
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.368591 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-98 -attr oid 96 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-99 -attr oid 97 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-100 -attr oid 98 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-101 -attr oid 99 -attr vt d
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-102 -attr oid 100 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-103 -attr oid 101 -attr vt d
load net {ensig.cgo} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-104 -attr oid 102 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-105 -attr oid 103 -attr vt d
load net {mult():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-106 -attr oid 104 -attr vt d
load net {mult():cmp.ccs_ccore_en} -port {mult():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-108 -attr oid 106 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-109 -attr oid 107 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-110 -attr oid 108 -attr vt d
load net {modulo_sub():cmp.ccs_ccore_en} -port {modulo_sub():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-111 -attr oid 109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-112 -attr oid 110 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-113 -attr oid 111 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-114 -attr oid 112 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#13" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-115 -attr oid 113 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#13} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-116 -attr oid 114 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {vec:rsci.we_d.core.sct.pff} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.we_d.core.sct.pff}
load port {vec:rsci.iswt0.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-123 -attr oid 121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.iswt0.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-125 -attr oid 123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-126 -attr oid 124 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-127 -attr oid 125 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-128 -attr oid 126 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-129 -attr oid 127 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-130 -attr oid 128 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-131 -attr oid 129 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-132 -attr oid 130 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-134 -attr oid 132 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-135 -attr oid 133 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-136 -attr oid 134 -attr vt d
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-137 -attr oid 135 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.we_d.core.sct.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-138 -attr oid 136 -attr vt d
load net {vec:rsci.we_d.core.sct.pff} -port {vec:rsci.we_d.core.sct.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-139 -attr oid 137 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.we_d.core.sct.pff}
load net {vec:rsci.iswt0.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-140 -attr oid 138 -attr vt d
load net {vec:rsci.iswt0.pff} -port {vec:rsci.iswt0.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-141 -attr oid 139 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-142 -attr oid 140 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-143 -attr oid 141 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-144 -attr oid 142 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-145 -attr oid 143 -attr vt d
load inst "VEC_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.iswt0.pff} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.iswt0.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.we_d.core.sct.pff} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.we_d.core.sct.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-151 -attr oid 149 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load portBus vec:rsci.q_d.mxwt(31:0) output 32 {vec:rsci.q_d.mxwt(31)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.q_d.bfwt(0)} -attr vt d
load net {vec:rsci.q_d.bfwt(1)} -attr vt d
load net {vec:rsci.q_d.bfwt(2)} -attr vt d
load net {vec:rsci.q_d.bfwt(3)} -attr vt d
load net {vec:rsci.q_d.bfwt(4)} -attr vt d
load net {vec:rsci.q_d.bfwt(5)} -attr vt d
load net {vec:rsci.q_d.bfwt(6)} -attr vt d
load net {vec:rsci.q_d.bfwt(7)} -attr vt d
load net {vec:rsci.q_d.bfwt(8)} -attr vt d
load net {vec:rsci.q_d.bfwt(9)} -attr vt d
load net {vec:rsci.q_d.bfwt(10)} -attr vt d
load net {vec:rsci.q_d.bfwt(11)} -attr vt d
load net {vec:rsci.q_d.bfwt(12)} -attr vt d
load net {vec:rsci.q_d.bfwt(13)} -attr vt d
load net {vec:rsci.q_d.bfwt(14)} -attr vt d
load net {vec:rsci.q_d.bfwt(15)} -attr vt d
load net {vec:rsci.q_d.bfwt(16)} -attr vt d
load net {vec:rsci.q_d.bfwt(17)} -attr vt d
load net {vec:rsci.q_d.bfwt(18)} -attr vt d
load net {vec:rsci.q_d.bfwt(19)} -attr vt d
load net {vec:rsci.q_d.bfwt(20)} -attr vt d
load net {vec:rsci.q_d.bfwt(21)} -attr vt d
load net {vec:rsci.q_d.bfwt(22)} -attr vt d
load net {vec:rsci.q_d.bfwt(23)} -attr vt d
load net {vec:rsci.q_d.bfwt(24)} -attr vt d
load net {vec:rsci.q_d.bfwt(25)} -attr vt d
load net {vec:rsci.q_d.bfwt(26)} -attr vt d
load net {vec:rsci.q_d.bfwt(27)} -attr vt d
load net {vec:rsci.q_d.bfwt(28)} -attr vt d
load net {vec:rsci.q_d.bfwt(29)} -attr vt d
load net {vec:rsci.q_d.bfwt(30)} -attr vt d
load net {vec:rsci.q_d.bfwt(31)} -attr vt d
load netBundle {vec:rsci.q_d.bfwt} 32 {vec:rsci.q_d.bfwt(0)} {vec:rsci.q_d.bfwt(1)} {vec:rsci.q_d.bfwt(2)} {vec:rsci.q_d.bfwt(3)} {vec:rsci.q_d.bfwt(4)} {vec:rsci.q_d.bfwt(5)} {vec:rsci.q_d.bfwt(6)} {vec:rsci.q_d.bfwt(7)} {vec:rsci.q_d.bfwt(8)} {vec:rsci.q_d.bfwt(9)} {vec:rsci.q_d.bfwt(10)} {vec:rsci.q_d.bfwt(11)} {vec:rsci.q_d.bfwt(12)} {vec:rsci.q_d.bfwt(13)} {vec:rsci.q_d.bfwt(14)} {vec:rsci.q_d.bfwt(15)} {vec:rsci.q_d.bfwt(16)} {vec:rsci.q_d.bfwt(17)} {vec:rsci.q_d.bfwt(18)} {vec:rsci.q_d.bfwt(19)} {vec:rsci.q_d.bfwt(20)} {vec:rsci.q_d.bfwt(21)} {vec:rsci.q_d.bfwt(22)} {vec:rsci.q_d.bfwt(23)} {vec:rsci.q_d.bfwt(24)} {vec:rsci.q_d.bfwt(25)} {vec:rsci.q_d.bfwt(26)} {vec:rsci.q_d.bfwt(27)} {vec:rsci.q_d.bfwt(28)} {vec:rsci.q_d.bfwt(29)} {vec:rsci.q_d.bfwt(30)} {vec:rsci.q_d.bfwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-160 -attr oid 158 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-161 -attr oid 159 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-162 -attr oid 160 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-163 -attr oid 161 -attr vt d
load net {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(0)} -port {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -port {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -port {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -port {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -port {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -port {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -port {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -port {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -port {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -port {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -port {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -port {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -port {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -port {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -port {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -port {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -port {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -port {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -port {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -port {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -port {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -port {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -port {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -port {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -port {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -port {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -port {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -port {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -port {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -port {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -port {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -port {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d.mxwt(0)} -attr vt d
load net {vec:rsci.q_d.mxwt(1)} -attr vt d
load net {vec:rsci.q_d.mxwt(2)} -attr vt d
load net {vec:rsci.q_d.mxwt(3)} -attr vt d
load net {vec:rsci.q_d.mxwt(4)} -attr vt d
load net {vec:rsci.q_d.mxwt(5)} -attr vt d
load net {vec:rsci.q_d.mxwt(6)} -attr vt d
load net {vec:rsci.q_d.mxwt(7)} -attr vt d
load net {vec:rsci.q_d.mxwt(8)} -attr vt d
load net {vec:rsci.q_d.mxwt(9)} -attr vt d
load net {vec:rsci.q_d.mxwt(10)} -attr vt d
load net {vec:rsci.q_d.mxwt(11)} -attr vt d
load net {vec:rsci.q_d.mxwt(12)} -attr vt d
load net {vec:rsci.q_d.mxwt(13)} -attr vt d
load net {vec:rsci.q_d.mxwt(14)} -attr vt d
load net {vec:rsci.q_d.mxwt(15)} -attr vt d
load net {vec:rsci.q_d.mxwt(16)} -attr vt d
load net {vec:rsci.q_d.mxwt(17)} -attr vt d
load net {vec:rsci.q_d.mxwt(18)} -attr vt d
load net {vec:rsci.q_d.mxwt(19)} -attr vt d
load net {vec:rsci.q_d.mxwt(20)} -attr vt d
load net {vec:rsci.q_d.mxwt(21)} -attr vt d
load net {vec:rsci.q_d.mxwt(22)} -attr vt d
load net {vec:rsci.q_d.mxwt(23)} -attr vt d
load net {vec:rsci.q_d.mxwt(24)} -attr vt d
load net {vec:rsci.q_d.mxwt(25)} -attr vt d
load net {vec:rsci.q_d.mxwt(26)} -attr vt d
load net {vec:rsci.q_d.mxwt(27)} -attr vt d
load net {vec:rsci.q_d.mxwt(28)} -attr vt d
load net {vec:rsci.q_d.mxwt(29)} -attr vt d
load net {vec:rsci.q_d.mxwt(30)} -attr vt d
load net {vec:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {vec:rsci.q_d.mxwt} 32 {vec:rsci.q_d.mxwt(0)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(0)} -port {vec:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -port {vec:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -port {vec:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -port {vec:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -port {vec:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -port {vec:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -port {vec:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -port {vec:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -port {vec:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -port {vec:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -port {vec:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -port {vec:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -port {vec:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -port {vec:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -port {vec:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -port {vec:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -port {vec:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -port {vec:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -port {vec:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -port {vec:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -port {vec:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -port {vec:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -port {vec:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -port {vec:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -port {vec:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -port {vec:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -port {vec:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -port {vec:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -port {vec:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -port {vec:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -port {vec:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -port {vec:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-167 -attr oid 165 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-168 -attr oid 166 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-169 -attr oid 167 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-170 -attr oid 168 -attr vt d
load inst "VEC_LOOP:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-171 -attr oid 169 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-172 -attr oid 170 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#4.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-173 -attr oid 171 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#3.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-174 -attr oid 172 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.q_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.q_d.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.q_d(0)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "reg(vec:rsci.q_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {clk} -pin  "reg(vec:rsci.q_d.bfwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-176 -attr oid 174 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.q_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.q_d.bfwt(0)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(1)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(2)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(3)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(4)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(5)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(6)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(7)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(8)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(9)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(10)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(11)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(12)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(13)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(14)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(15)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(16)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(17)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(18)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(19)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(20)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(21)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(22)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(23)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(24)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(25)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(26)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(27)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(28)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(29)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(30)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(31)} -pin  "reg(vec:rsci.q_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load inst "VEC_LOOP:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#1} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(32,1,2)"
load net {vec:rsci.q_d(0)} -pin  "VEC_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "VEC_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "VEC_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "VEC_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "VEC_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "VEC_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "VEC_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "VEC_LOOP:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "VEC_LOOP:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "VEC_LOOP:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "VEC_LOOP:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "VEC_LOOP:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "VEC_LOOP:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "VEC_LOOP:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "VEC_LOOP:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "VEC_LOOP:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "VEC_LOOP:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "VEC_LOOP:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "VEC_LOOP:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "VEC_LOOP:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "VEC_LOOP:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "VEC_LOOP:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "VEC_LOOP:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "VEC_LOOP:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "VEC_LOOP:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "VEC_LOOP:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "VEC_LOOP:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "VEC_LOOP:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "VEC_LOOP:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "VEC_LOOP:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "VEC_LOOP:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "VEC_LOOP:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d}
load net {vec:rsci.q_d.bfwt(0)} -pin  "VEC_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(1)} -pin  "VEC_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(2)} -pin  "VEC_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(3)} -pin  "VEC_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(4)} -pin  "VEC_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(5)} -pin  "VEC_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(6)} -pin  "VEC_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(7)} -pin  "VEC_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(8)} -pin  "VEC_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(9)} -pin  "VEC_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(10)} -pin  "VEC_LOOP:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(11)} -pin  "VEC_LOOP:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(12)} -pin  "VEC_LOOP:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(13)} -pin  "VEC_LOOP:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(14)} -pin  "VEC_LOOP:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(15)} -pin  "VEC_LOOP:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(16)} -pin  "VEC_LOOP:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(17)} -pin  "VEC_LOOP:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(18)} -pin  "VEC_LOOP:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(19)} -pin  "VEC_LOOP:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(20)} -pin  "VEC_LOOP:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(21)} -pin  "VEC_LOOP:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(22)} -pin  "VEC_LOOP:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(23)} -pin  "VEC_LOOP:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(24)} -pin  "VEC_LOOP:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(25)} -pin  "VEC_LOOP:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(26)} -pin  "VEC_LOOP:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(27)} -pin  "VEC_LOOP:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(28)} -pin  "VEC_LOOP:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(29)} -pin  "VEC_LOOP:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(30)} -pin  "VEC_LOOP:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.q_d.bfwt(31)} -pin  "VEC_LOOP:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.bfwt}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.q_d.mxwt(0)} -pin  "VEC_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "VEC_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "VEC_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "VEC_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "VEC_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "VEC_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "VEC_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "VEC_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "VEC_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "VEC_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "VEC_LOOP:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "VEC_LOOP:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "VEC_LOOP:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "VEC_LOOP:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "VEC_LOOP:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "VEC_LOOP:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "VEC_LOOP:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "VEC_LOOP:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "VEC_LOOP:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "VEC_LOOP:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "VEC_LOOP:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "VEC_LOOP:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "VEC_LOOP:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "VEC_LOOP:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "VEC_LOOP:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "VEC_LOOP:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "VEC_LOOP:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "VEC_LOOP:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "VEC_LOOP:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "VEC_LOOP:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "VEC_LOOP:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "VEC_LOOP:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.q_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-181 -attr oid 179 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-182 -attr oid 180 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-183 -attr oid 181 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-184 -attr oid 182 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.q_d.mxwt(31:0) output 32 {vec:rsci.q_d.mxwt(31)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-185 -attr oid 183 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load port {vec:rsci.we_d.pff} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-186 -attr oid 184 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.we_d.pff}
load port {vec:rsci.iswt0.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-187 -attr oid 185 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.iswt0.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-188 -attr oid 186 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-189 -attr oid 187 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt#1} input \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {vec:rsci.we_d.core.sct.pff} output \
     port {vec:rsci.iswt0.pff} input \
     port {core.wten.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} \
     portBus vec:rsci.q_d.mxwt(31:0) output 32 {vec:rsci.q_d.mxwt(31)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(0)} \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-190 -attr oid 188 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-191 -attr oid 189 -attr vt d
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-192 -attr oid 190 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-193 -attr oid 191 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-194 -attr oid 192 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-195 -attr oid 193 -attr vt d
load net {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-196 -attr oid 194 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(0)} -port {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -port {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -port {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -port {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -port {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -port {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -port {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -port {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -port {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -port {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -port {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -port {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -port {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -port {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -port {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -port {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -port {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -port {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -port {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -port {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -port {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -port {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -port {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -port {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -port {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -port {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -port {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -port {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -port {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -port {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -port {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -port {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-198 -attr oid 196 -attr vt d
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-200 -attr oid 198 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-201 -attr oid 199 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-202 -attr oid 200 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-203 -attr oid 201 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-204 -attr oid 202 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-205 -attr oid 203 -attr vt d
load net {vec:rsci.q_d.mxwt(0)} -attr vt d
load net {vec:rsci.q_d.mxwt(1)} -attr vt d
load net {vec:rsci.q_d.mxwt(2)} -attr vt d
load net {vec:rsci.q_d.mxwt(3)} -attr vt d
load net {vec:rsci.q_d.mxwt(4)} -attr vt d
load net {vec:rsci.q_d.mxwt(5)} -attr vt d
load net {vec:rsci.q_d.mxwt(6)} -attr vt d
load net {vec:rsci.q_d.mxwt(7)} -attr vt d
load net {vec:rsci.q_d.mxwt(8)} -attr vt d
load net {vec:rsci.q_d.mxwt(9)} -attr vt d
load net {vec:rsci.q_d.mxwt(10)} -attr vt d
load net {vec:rsci.q_d.mxwt(11)} -attr vt d
load net {vec:rsci.q_d.mxwt(12)} -attr vt d
load net {vec:rsci.q_d.mxwt(13)} -attr vt d
load net {vec:rsci.q_d.mxwt(14)} -attr vt d
load net {vec:rsci.q_d.mxwt(15)} -attr vt d
load net {vec:rsci.q_d.mxwt(16)} -attr vt d
load net {vec:rsci.q_d.mxwt(17)} -attr vt d
load net {vec:rsci.q_d.mxwt(18)} -attr vt d
load net {vec:rsci.q_d.mxwt(19)} -attr vt d
load net {vec:rsci.q_d.mxwt(20)} -attr vt d
load net {vec:rsci.q_d.mxwt(21)} -attr vt d
load net {vec:rsci.q_d.mxwt(22)} -attr vt d
load net {vec:rsci.q_d.mxwt(23)} -attr vt d
load net {vec:rsci.q_d.mxwt(24)} -attr vt d
load net {vec:rsci.q_d.mxwt(25)} -attr vt d
load net {vec:rsci.q_d.mxwt(26)} -attr vt d
load net {vec:rsci.q_d.mxwt(27)} -attr vt d
load net {vec:rsci.q_d.mxwt(28)} -attr vt d
load net {vec:rsci.q_d.mxwt(29)} -attr vt d
load net {vec:rsci.q_d.mxwt(30)} -attr vt d
load net {vec:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {vec:rsci.q_d.mxwt} 32 {vec:rsci.q_d.mxwt(0)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(0)} -port {vec:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -port {vec:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -port {vec:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -port {vec:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -port {vec:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -port {vec:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -port {vec:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -port {vec:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -port {vec:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -port {vec:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -port {vec:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -port {vec:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -port {vec:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -port {vec:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -port {vec:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -port {vec:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -port {vec:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -port {vec:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -port {vec:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -port {vec:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -port {vec:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -port {vec:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -port {vec:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -port {vec:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -port {vec:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -port {vec:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -port {vec:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -port {vec:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -port {vec:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -port {vec:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -port {vec:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -port {vec:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-207 -attr oid 205 -attr vt d
load net {vec:rsci.we_d.core.sct.iff} -port {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.we_d.pff}
load net {vec:rsci.iswt0.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-209 -attr oid 207 -attr vt d
load net {vec:rsci.iswt0.pff} -port {vec:rsci.iswt0.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-210 -attr oid 208 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-211 -attr oid 209 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-212 -attr oid 210 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-213 -attr oid 211 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-214 -attr oid 212 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-215 -attr oid 213 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 4.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-216 -attr oid 214 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-217 -attr oid 215 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-218 -attr oid 216 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-219 -attr oid 217 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-220 -attr oid 218 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-221 -attr oid 219 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.we_d.core.sct.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.we_d.core.sct.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-222 -attr oid 220 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.we_d.core.sct.iff}
load net {vec:rsci.iswt0.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.iswt0.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-223 -attr oid 221 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.iswt0.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-224 -attr oid 222 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-225 -attr oid 223 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-226 -attr oid 224 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.368591 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-227 -attr oid 225 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-228 -attr oid 226 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d}
load net {vec:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.q_d.mxwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-229 -attr oid 227 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-230 -attr oid 228 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-234 -attr oid 232 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-235 -attr oid 233 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-236 -attr oid 234 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-237 -attr oid 235 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-239 -attr oid 237 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-240 -attr oid 238 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-241 -attr oid 239 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-242 -attr oid 240 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-243 -attr oid 241 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-244 -attr oid 242 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-245 -attr oid 243 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-246 -attr oid 244 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-247 -attr oid 245 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-248 -attr oid 246 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-249 -attr oid 247 -attr vt d
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-250 -attr oid 248 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-251 -attr oid 249 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-252 -attr oid 250 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-253 -attr oid 251 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-254 -attr oid 252 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-255 -attr oid 253 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-256 -attr oid 254 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-257 -attr oid 255 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-258 -attr oid 256 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-259 -attr oid 257 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-261 -attr oid 259 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-262 -attr oid 260 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load portBus twiddle:rsci.q_d.mxwt(31:0) output 32 {twiddle:rsci.q_d.mxwt(31)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-263 -attr oid 261 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-264 -attr oid 262 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-265 -attr oid 263 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.q_d.bfwt(0)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(1)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(2)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(3)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(4)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(5)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(6)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(7)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(8)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(9)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(10)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(11)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(12)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(13)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(14)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(15)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(16)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(17)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(18)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(19)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(20)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(21)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(22)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(23)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(24)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(25)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(26)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(27)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(28)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(29)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(30)} -attr vt d
load net {twiddle:rsci.q_d.bfwt(31)} -attr vt d
load netBundle {twiddle:rsci.q_d.bfwt} 32 {twiddle:rsci.q_d.bfwt(0)} {twiddle:rsci.q_d.bfwt(1)} {twiddle:rsci.q_d.bfwt(2)} {twiddle:rsci.q_d.bfwt(3)} {twiddle:rsci.q_d.bfwt(4)} {twiddle:rsci.q_d.bfwt(5)} {twiddle:rsci.q_d.bfwt(6)} {twiddle:rsci.q_d.bfwt(7)} {twiddle:rsci.q_d.bfwt(8)} {twiddle:rsci.q_d.bfwt(9)} {twiddle:rsci.q_d.bfwt(10)} {twiddle:rsci.q_d.bfwt(11)} {twiddle:rsci.q_d.bfwt(12)} {twiddle:rsci.q_d.bfwt(13)} {twiddle:rsci.q_d.bfwt(14)} {twiddle:rsci.q_d.bfwt(15)} {twiddle:rsci.q_d.bfwt(16)} {twiddle:rsci.q_d.bfwt(17)} {twiddle:rsci.q_d.bfwt(18)} {twiddle:rsci.q_d.bfwt(19)} {twiddle:rsci.q_d.bfwt(20)} {twiddle:rsci.q_d.bfwt(21)} {twiddle:rsci.q_d.bfwt(22)} {twiddle:rsci.q_d.bfwt(23)} {twiddle:rsci.q_d.bfwt(24)} {twiddle:rsci.q_d.bfwt(25)} {twiddle:rsci.q_d.bfwt(26)} {twiddle:rsci.q_d.bfwt(27)} {twiddle:rsci.q_d.bfwt(28)} {twiddle:rsci.q_d.bfwt(29)} {twiddle:rsci.q_d.bfwt(30)} {twiddle:rsci.q_d.bfwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-266 -attr oid 264 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-267 -attr oid 265 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-268 -attr oid 266 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-269 -attr oid 267 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-270 -attr oid 268 -attr vt d
load net {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-271 -attr oid 269 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(0)} -port {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -port {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -port {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -port {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -port {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -port {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -port {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -port {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -port {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -port {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -port {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -port {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -port {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -port {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -port {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -port {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -port {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -port {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -port {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -port {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -port {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -port {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -port {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -port {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -port {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -port {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -port {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -port {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -port {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -port {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -port {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -port {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-272 -attr oid 270 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.q_d.mxwt} 32 {twiddle:rsci.q_d.mxwt(0)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-273 -attr oid 271 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(0)} -port {twiddle:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -port {twiddle:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -port {twiddle:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -port {twiddle:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -port {twiddle:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -port {twiddle:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -port {twiddle:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -port {twiddle:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -port {twiddle:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -port {twiddle:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -port {twiddle:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -port {twiddle:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -port {twiddle:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -port {twiddle:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -port {twiddle:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -port {twiddle:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -port {twiddle:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -port {twiddle:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -port {twiddle:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -port {twiddle:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -port {twiddle:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -port {twiddle:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -port {twiddle:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -port {twiddle:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -port {twiddle:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -port {twiddle:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -port {twiddle:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -port {twiddle:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -port {twiddle:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -port {twiddle:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -port {twiddle:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -port {twiddle:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-274 -attr oid 272 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-275 -attr oid 273 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-276 -attr oid 274 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-277 -attr oid 275 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-278 -attr oid 276 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-279 -attr oid 277 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-280 -attr oid 278 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-281 -attr oid 279 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.q_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-282 -attr oid 280 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.q_d.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.q_d(0)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {clk} -pin  "reg(twiddle:rsci.q_d.bfwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-283 -attr oid 281 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.q_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.q_d.bfwt(0)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(1)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(2)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(3)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(4)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(5)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(6)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(7)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(8)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(9)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(10)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(11)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(12)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(13)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(14)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(15)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(16)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(17)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(18)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(19)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(20)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(21)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(22)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(23)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(24)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(25)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(26)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(27)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(28)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(29)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(30)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(31)} -pin  "reg(twiddle:rsci.q_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load inst "COMP_LOOP:twiddle_f:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-284 -attr oid 282 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#1} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.q_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.q_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.bfwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.q_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.q_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-285 -attr oid 283 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.q_d.mxwt(31:0) output 32 {twiddle:rsci.q_d.mxwt(31)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-293 -attr oid 291 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-294 -attr oid 292 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} \
     portBus twiddle:rsci.q_d.mxwt(31:0) output 32 {twiddle:rsci.q_d.mxwt(31)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-295 -attr oid 293 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-296 -attr oid 294 -attr vt d
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-297 -attr oid 295 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-298 -attr oid 296 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-299 -attr oid 297 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-300 -attr oid 298 -attr vt d
load net {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-301 -attr oid 299 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(0)} -port {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -port {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -port {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -port {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -port {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -port {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -port {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -port {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -port {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -port {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -port {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -port {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -port {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -port {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -port {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -port {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -port {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -port {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -port {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -port {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -port {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -port {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -port {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -port {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -port {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -port {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -port {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -port {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -port {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -port {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -port {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -port {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-303 -attr oid 301 -attr vt d
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-304 -attr oid 302 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-305 -attr oid 303 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-306 -attr oid 304 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-307 -attr oid 305 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-308 -attr oid 306 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-309 -attr oid 307 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-310 -attr oid 308 -attr vt d
load net {twiddle:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.q_d.mxwt} 32 {twiddle:rsci.q_d.mxwt(0)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(0)} -port {twiddle:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -port {twiddle:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -port {twiddle:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -port {twiddle:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -port {twiddle:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -port {twiddle:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -port {twiddle:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -port {twiddle:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -port {twiddle:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -port {twiddle:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -port {twiddle:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -port {twiddle:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -port {twiddle:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -port {twiddle:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -port {twiddle:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -port {twiddle:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -port {twiddle:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -port {twiddle:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -port {twiddle:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -port {twiddle:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -port {twiddle:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -port {twiddle:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -port {twiddle:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -port {twiddle:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -port {twiddle:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -port {twiddle:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -port {twiddle:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -port {twiddle:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -port {twiddle:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -port {twiddle:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -port {twiddle:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -port {twiddle:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-312 -attr oid 310 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-313 -attr oid 311 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-314 -attr oid 312 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-315 -attr oid 313 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-316 -attr oid 314 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-317 -attr oid 315 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-318 -attr oid 316 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-319 -attr oid 317 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-320 -attr oid 318 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-321 -attr oid 319 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-322 -attr oid 320 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-323 -attr oid 321 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-324 -attr oid 322 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-325 -attr oid 323 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.368591 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-326 -attr oid 324 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-327 -attr oid 325 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-328 -attr oid 326 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-329 -attr oid 327 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-330 -attr oid 328 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-331 -attr oid 329 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-332 -attr oid 330 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-333 -attr oid 331 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-334 -attr oid 332 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-335 -attr oid 333 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-336 -attr oid 334 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-337 -attr oid 335 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-338 -attr oid 336 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-339 -attr oid 337 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-340 -attr oid 338 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-341 -attr oid 339 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-342 -attr oid 340 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-343 -attr oid 341 -attr vt d
load net {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-344 -attr oid 342 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-346 -attr oid 344 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-347 -attr oid 345 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-348 -attr oid 346 -attr vt d
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-349 -attr oid 347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-350 -attr oid 348 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-351 -attr oid 349 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-352 -attr oid 350 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-353 -attr oid 351 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-354 -attr oid 352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-355 -attr oid 353 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-356 -attr oid 354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-357 -attr oid 355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load inst "COMP_LOOP:twiddle_help:and#4" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-358 -attr oid 356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_help:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-359 -attr oid 357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-360 -attr oid 358 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-361 -attr oid 359 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load portBus twiddle_h:rsci.q_d.mxwt(31:0) output 32 {twiddle_h:rsci.q_d.mxwt(31)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-363 -attr oid 361 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-364 -attr oid 362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.q_d.bfwt(0)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(1)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(2)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(3)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(4)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(5)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(6)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(7)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(8)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(9)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(10)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(11)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(12)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(13)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(14)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(15)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(16)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(17)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(18)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(19)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(20)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(21)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(22)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(23)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(24)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(25)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(26)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(27)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(28)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(29)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(30)} -attr vt d
load net {twiddle_h:rsci.q_d.bfwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d.bfwt} 32 {twiddle_h:rsci.q_d.bfwt(0)} {twiddle_h:rsci.q_d.bfwt(1)} {twiddle_h:rsci.q_d.bfwt(2)} {twiddle_h:rsci.q_d.bfwt(3)} {twiddle_h:rsci.q_d.bfwt(4)} {twiddle_h:rsci.q_d.bfwt(5)} {twiddle_h:rsci.q_d.bfwt(6)} {twiddle_h:rsci.q_d.bfwt(7)} {twiddle_h:rsci.q_d.bfwt(8)} {twiddle_h:rsci.q_d.bfwt(9)} {twiddle_h:rsci.q_d.bfwt(10)} {twiddle_h:rsci.q_d.bfwt(11)} {twiddle_h:rsci.q_d.bfwt(12)} {twiddle_h:rsci.q_d.bfwt(13)} {twiddle_h:rsci.q_d.bfwt(14)} {twiddle_h:rsci.q_d.bfwt(15)} {twiddle_h:rsci.q_d.bfwt(16)} {twiddle_h:rsci.q_d.bfwt(17)} {twiddle_h:rsci.q_d.bfwt(18)} {twiddle_h:rsci.q_d.bfwt(19)} {twiddle_h:rsci.q_d.bfwt(20)} {twiddle_h:rsci.q_d.bfwt(21)} {twiddle_h:rsci.q_d.bfwt(22)} {twiddle_h:rsci.q_d.bfwt(23)} {twiddle_h:rsci.q_d.bfwt(24)} {twiddle_h:rsci.q_d.bfwt(25)} {twiddle_h:rsci.q_d.bfwt(26)} {twiddle_h:rsci.q_d.bfwt(27)} {twiddle_h:rsci.q_d.bfwt(28)} {twiddle_h:rsci.q_d.bfwt(29)} {twiddle_h:rsci.q_d.bfwt(30)} {twiddle_h:rsci.q_d.bfwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-365 -attr oid 363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-366 -attr oid 364 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-367 -attr oid 365 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-368 -attr oid 366 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-369 -attr oid 367 -attr vt d
load net {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-370 -attr oid 368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(0)} -port {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -port {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -port {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -port {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -port {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -port {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -port {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -port {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -port {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -port {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -port {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -port {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -port {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -port {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -port {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -port {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -port {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -port {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -port {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -port {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -port {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -port {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -port {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -port {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -port {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -port {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -port {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -port {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -port {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -port {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -port {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -port {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d.mxwt} 32 {twiddle_h:rsci.q_d.mxwt(0)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-372 -attr oid 370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(0)} -port {twiddle_h:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -port {twiddle_h:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -port {twiddle_h:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -port {twiddle_h:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -port {twiddle_h:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -port {twiddle_h:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -port {twiddle_h:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -port {twiddle_h:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -port {twiddle_h:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -port {twiddle_h:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -port {twiddle_h:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -port {twiddle_h:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -port {twiddle_h:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -port {twiddle_h:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -port {twiddle_h:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -port {twiddle_h:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -port {twiddle_h:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -port {twiddle_h:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -port {twiddle_h:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -port {twiddle_h:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -port {twiddle_h:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -port {twiddle_h:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -port {twiddle_h:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -port {twiddle_h:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -port {twiddle_h:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -port {twiddle_h:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -port {twiddle_h:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -port {twiddle_h:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -port {twiddle_h:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -port {twiddle_h:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -port {twiddle_h:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -port {twiddle_h:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-373 -attr oid 371 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-374 -attr oid 372 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-375 -attr oid 373 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-376 -attr oid 374 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-377 -attr oid 375 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-378 -attr oid 376 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-379 -attr oid 377 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-380 -attr oid 378 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.q_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.q_d.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.q_d(0)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {clk} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-382 -attr oid 380 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.q_d.bfwt(0)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(1)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(2)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(3)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(4)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(5)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(6)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(7)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(8)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(9)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(10)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(11)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(12)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(13)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(14)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(15)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(16)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(17)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(18)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(19)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(20)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(21)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(22)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(23)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(24)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(25)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(26)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(27)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(28)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(29)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(30)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(31)} -pin  "reg(twiddle_h:rsci.q_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load inst "COMP_LOOP:twiddle_help:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-383 -attr oid 381 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#1} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.q_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.q_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.bfwt}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.q_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.q_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-385 -attr oid 383 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-386 -attr oid 384 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-387 -attr oid 385 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-388 -attr oid 386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-389 -attr oid 387 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-390 -attr oid 388 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.q_d.mxwt(31:0) output 32 {twiddle_h:rsci.q_d.mxwt(31)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-391 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-392 -attr oid 390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-393 -attr oid 391 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} \
     portBus twiddle_h:rsci.q_d.mxwt(31:0) output 32 {twiddle_h:rsci.q_d.mxwt(31)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-394 -attr oid 392 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-395 -attr oid 393 -attr vt d
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-396 -attr oid 394 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-397 -attr oid 395 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-398 -attr oid 396 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-399 -attr oid 397 -attr vt d
load net {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-400 -attr oid 398 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(0)} -port {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -port {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -port {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -port {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -port {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -port {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -port {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -port {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -port {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -port {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -port {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -port {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -port {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -port {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -port {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -port {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -port {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -port {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -port {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -port {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -port {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -port {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -port {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -port {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -port {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -port {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -port {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -port {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -port {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -port {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -port {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -port {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-401 -attr oid 399 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-402 -attr oid 400 -attr vt d
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-403 -attr oid 401 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-404 -attr oid 402 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-405 -attr oid 403 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-406 -attr oid 404 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-407 -attr oid 405 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-408 -attr oid 406 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-409 -attr oid 407 -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d.mxwt} 32 {twiddle_h:rsci.q_d.mxwt(0)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-410 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(0)} -port {twiddle_h:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -port {twiddle_h:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -port {twiddle_h:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -port {twiddle_h:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -port {twiddle_h:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -port {twiddle_h:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -port {twiddle_h:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -port {twiddle_h:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -port {twiddle_h:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -port {twiddle_h:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -port {twiddle_h:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -port {twiddle_h:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -port {twiddle_h:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -port {twiddle_h:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -port {twiddle_h:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -port {twiddle_h:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -port {twiddle_h:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -port {twiddle_h:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -port {twiddle_h:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -port {twiddle_h:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -port {twiddle_h:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -port {twiddle_h:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -port {twiddle_h:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -port {twiddle_h:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -port {twiddle_h:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -port {twiddle_h:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -port {twiddle_h:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -port {twiddle_h:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -port {twiddle_h:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -port {twiddle_h:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -port {twiddle_h:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -port {twiddle_h:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-411 -attr oid 409 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-412 -attr oid 410 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-413 -attr oid 411 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-414 -attr oid 412 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-415 -attr oid 413 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-416 -attr oid 414 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-417 -attr oid 415 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-418 -attr oid 416 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-419 -attr oid 417 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-420 -attr oid 418 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-421 -attr oid 419 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-422 -attr oid 420 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-423 -attr oid 421 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-424 -attr oid 422 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.368591 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-425 -attr oid 423 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-426 -attr oid 424 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-427 -attr oid 425 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-428 -attr oid 426 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-429 -attr oid 427 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-430 -attr oid 428 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-431 -attr oid 429 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-432 -attr oid 430 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-433 -attr oid 431 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-434 -attr oid 432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-435 -attr oid 433 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-436 -attr oid 434 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-437 -attr oid 435 -attr vt d
load net {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-438 -attr oid 436 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-439 -attr oid 437 -attr vt d
load net {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-440 -attr oid 438 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-441 -attr oid 439 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-442 -attr oid 440 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-443 -attr oid 441 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-444 -attr oid 442 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-445 -attr oid 443 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-446 -attr oid 444 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-447 -attr oid 445 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-448 -attr oid 446 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-449 -attr oid 447 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-450 -attr oid 448 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-451 -attr oid 449 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-452 -attr oid 450 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-453 -attr oid 451 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-454 -attr oid 452 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-455 -attr oid 453 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-456 -attr oid 454 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-457 -attr oid 455 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-458 -attr oid 456 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-459 -attr oid 457 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-460 -attr oid 458 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-461 -attr oid 459 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-462 -attr oid 460 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-463 -attr oid 461 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-464 -attr oid 462 -attr vt d
load net {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-465 -attr oid 463 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-466 -attr oid 464 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-467 -attr oid 465 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-469 -attr oid 467 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-470 -attr oid 468 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-471 -attr oid 469 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-472 -attr oid 470 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-473 -attr oid 471 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-474 -attr oid 472 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-475 -attr oid 473 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-476 -attr oid 474 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-477 -attr oid 475 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-478 -attr oid 476 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-479 -attr oid 477 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-480 -attr oid 478 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-482 -attr oid 480 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-483 -attr oid 481 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-484 -attr oid 482 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-485 -attr oid 483 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-486 -attr oid 484 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-487 -attr oid 485 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-488 -attr oid 486 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-489 -attr oid 487 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-490 -attr oid 488 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-491 -attr oid 489 -attr vt d
load net {complete:rsci.irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-492 -attr oid 490 -attr vt d
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-493 -attr oid 491 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-494 -attr oid 492 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-495 -attr oid 493 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-496 -attr oid 494 -attr vt d
load net {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-497 -attr oid 495 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-498 -attr oid 496 -attr vt d
load net {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-499 -attr oid 497 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-500 -attr oid 498 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-501 -attr oid 499 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-502 -attr oid 500 -attr vt d
load net {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-503 -attr oid 501 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-504 -attr oid 502 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-505 -attr oid 503 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-506 -attr oid 504 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-507 -attr oid 505 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.532052 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-508 -attr oid 506 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-509 -attr oid 507 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-510 -attr oid 508 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-511 -attr oid 509 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-512 -attr oid 510 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-513 -attr oid 511 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-514 -attr oid 512 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-515 -attr oid 513 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.368591 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-516 -attr oid 514 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-517 -attr oid 515 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-518 -attr oid 516 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-519 -attr oid 517 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-520 -attr oid 518 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-521 -attr oid 519 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-522 -attr oid 520 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-523 -attr oid 521 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-524 -attr oid 522 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-525 -attr oid 523 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-526 -attr oid 524 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-527 -attr oid 525 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-528 -attr oid 526 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-529 -attr oid 527 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-530 -attr oid 528 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-531 -attr oid 529 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-532 -attr oid 530 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-533 -attr oid 531 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-534 -attr oid 532 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-535 -attr oid 533 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-536 -attr oid 534 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-537 -attr oid 535 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-538 -attr oid 536 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-540 -attr oid 537 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-541 -attr oid 538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-542 -attr oid 539 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-543 -attr oid 540 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-544 -attr oid 541 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-545 -attr oid 542 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-546 -attr oid 543 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-547 -attr oid 544 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-548 -attr oid 545 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-549 -attr oid 546 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-550 -attr oid 547 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-551 -attr oid 548 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-552 -attr oid 549 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-553 -attr oid 550 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-554 -attr oid 551 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-555 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-556 -attr oid 553 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-557 -attr oid 554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-558 -attr oid 555 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-559 -attr oid 556 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-560 -attr oid 557 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-561 -attr oid 558 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-562 -attr oid 559 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-563 -attr oid 560 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-564 -attr oid 561 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-565 -attr oid 562 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-566 -attr oid 563 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-567 -attr oid 564 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-568 -attr oid 565 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-569 -attr oid 566 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-570 -attr oid 567 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-571 -attr oid 568 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-572 -attr oid 569 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-573 -attr oid 570 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-574 -attr oid 571 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-575 -attr oid 572 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-576 -attr oid 573 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-577 -attr oid 574 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-578 -attr oid 575 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-579 -attr oid 576 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-580 -attr oid 577 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-581 -attr oid 578 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-582 -attr oid 579 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-583 -attr oid 580 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-584 -attr oid 581 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-585 -attr oid 582 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-586 -attr oid 583 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-587 -attr oid 584 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-588 -attr oid 585 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-589 -attr oid 586 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-590 -attr oid 587 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-591 -attr oid 588 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-592 -attr oid 589 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-593 -attr oid 590 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-594 -attr oid 591 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-595 -attr oid 592 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-596 -attr oid 593 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-597 -attr oid 594 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-598 -attr oid 595 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-599 -attr oid 596 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-600 -attr oid 597 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-601 -attr oid 598 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-602 -attr oid 599 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-603 -attr oid 600 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-604 -attr oid 601 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-605 -attr oid 602 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-606 -attr oid 603 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-607 -attr oid 604 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-608 -attr oid 605 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-609 -attr oid 606 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-610 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-611 -attr oid 608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-612 -attr oid 609 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-613 -attr oid 610 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-614 -attr oid 611 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-615 -attr oid 612 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-616 -attr oid 613 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-617 -attr oid 614 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-618 -attr oid 615 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-619 -attr oid 616 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-620 -attr oid 617 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-621 -attr oid 618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-622 -attr oid 619 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-623 -attr oid 620 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-624 -attr oid 621 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-625 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-626 -attr oid 623 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-627 -attr oid 624 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-628 -attr oid 625 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-629 -attr oid 626 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-630 -attr oid 627 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-631 -attr oid 628 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-632 -attr oid 629 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-633 -attr oid 630 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-634 -attr oid 631 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-635 -attr oid 632 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-636 -attr oid 633 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-637 -attr oid 634 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-638 -attr oid 635 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-639 -attr oid 636 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-640 -attr oid 637 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-641 -attr oid 638 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-642 -attr oid 639 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-643 -attr oid 640 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-644 -attr oid 641 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-645 -attr oid 642 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-646 -attr oid 643 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-647 -attr oid 644 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-648 -attr oid 645 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-649 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-650 -attr oid 647 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-651 -attr oid 648 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-12 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-652 -attr oid 649 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-653 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-654 -attr oid 651 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-655 -attr oid 652 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-656 -attr oid 653 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-657 -attr oid 654 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-658 -attr oid 655 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-659 -attr oid 656 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-660 -attr oid 657 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-661 -attr oid 658 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-662 -attr oid 659 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-663 -attr oid 660 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-664 -attr oid 661 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-665 -attr oid 662 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-666 -attr oid 663 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-667 -attr oid 664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-668 -attr oid 665 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-669 -attr oid 666 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-670 -attr oid 667 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-671 -attr oid 668 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-672 -attr oid 669 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-673 -attr oid 670 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-674 -attr oid 671 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-675 -attr oid 672 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-676 -attr oid 673 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-677 -attr oid 674 -attr vt d
load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-678 -attr oid 675 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-679 -attr oid 676 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-680 -attr oid 677 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-681 -attr oid 678 -attr vt d
load net {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-682 -attr oid 679 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-683 -attr oid 680 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-684 -attr oid 681 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-685 -attr oid 682 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-686 -attr oid 683 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-687 -attr oid 684 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-688 -attr oid 685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-689 -attr oid 686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-690 -attr oid 687 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(17:0) output 18 {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-691 -attr oid 688 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {VEC_LOOP.C#9_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/VEC_LOOP.C#9_tr0}
load port {COMP_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#2_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-692 -attr oid 689 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-693 -attr oid 690
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-694 -attr oid 691 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-695 -attr oid 692
load net {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-696 -attr oid 693 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-697 -attr oid 694
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load netBundle {fsm_output} 18 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-698 -attr oid 695 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {VEC_LOOP.C#9_tr0} -attr vt d
load net {VEC_LOOP.C#9_tr0} -port {VEC_LOOP.C#9_tr0}
load net {COMP_LOOP.C#2_tr0} -attr vt d
load net {COMP_LOOP.C#2_tr0} -port {COMP_LOOP.C#2_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {14e1cc06-e372-4ebc-994a-319490d41ce5-11 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v7} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-699 -attr oid 696 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-700 -attr oid 697 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-701 -attr oid 698 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-702 -attr oid 699 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-703 -attr oid 700 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-707 -attr oid 704 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-708 -attr oid 705 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-709 -attr oid 706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-710 -attr oid 707 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.d_d(31:0) output 32 {vec:rsci.d_d(31)} {vec:rsci.d_d(30)} {vec:rsci.d_d(29)} {vec:rsci.d_d(28)} {vec:rsci.d_d(27)} {vec:rsci.d_d(26)} {vec:rsci.d_d(25)} {vec:rsci.d_d(24)} {vec:rsci.d_d(23)} {vec:rsci.d_d(22)} {vec:rsci.d_d(21)} {vec:rsci.d_d(20)} {vec:rsci.d_d(19)} {vec:rsci.d_d(18)} {vec:rsci.d_d(17)} {vec:rsci.d_d(16)} {vec:rsci.d_d(15)} {vec:rsci.d_d(14)} {vec:rsci.d_d(13)} {vec:rsci.d_d(12)} {vec:rsci.d_d(11)} {vec:rsci.d_d(10)} {vec:rsci.d_d(9)} {vec:rsci.d_d(8)} {vec:rsci.d_d(7)} {vec:rsci.d_d(6)} {vec:rsci.d_d(5)} {vec:rsci.d_d(4)} {vec:rsci.d_d(3)} {vec:rsci.d_d(2)} {vec:rsci.d_d(1)} {vec:rsci.d_d(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-711 -attr oid 708 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-712 -attr oid 709 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load portBus vec:rsci.radr_d(9:0) output 10 {vec:rsci.radr_d(9)} {vec:rsci.radr_d(8)} {vec:rsci.radr_d(7)} {vec:rsci.radr_d(6)} {vec:rsci.radr_d(5)} {vec:rsci.radr_d(4)} {vec:rsci.radr_d(3)} {vec:rsci.radr_d(2)} {vec:rsci.radr_d(1)} {vec:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-713 -attr oid 710 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load portBus vec:rsci.wadr_d(9:0) output 10 {vec:rsci.wadr_d(9)} {vec:rsci.wadr_d(8)} {vec:rsci.wadr_d(7)} {vec:rsci.wadr_d(6)} {vec:rsci.wadr_d(5)} {vec:rsci.wadr_d(4)} {vec:rsci.wadr_d(3)} {vec:rsci.wadr_d(2)} {vec:rsci.wadr_d(1)} {vec:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-714 -attr oid 711 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-715 -attr oid 712 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-716 -attr oid 713 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-717 -attr oid 714 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load port {vec:rsci.we_d.pff} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-720 -attr oid 717 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.we_d.pff}
load portBus twiddle:rsci.radr_d.pff(9:0) output 10 {twiddle:rsci.radr_d.pff(9)} {twiddle:rsci.radr_d.pff(8)} {twiddle:rsci.radr_d.pff(7)} {twiddle:rsci.radr_d.pff(6)} {twiddle:rsci.radr_d.pff(5)} {twiddle:rsci.radr_d.pff(4)} {twiddle:rsci.radr_d.pff(3)} {twiddle:rsci.radr_d.pff(2)} {twiddle:rsci.radr_d.pff(1)} {twiddle:rsci.radr_d.pff(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-721 -attr oid 718 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_59151e092748153366e044431725dce770ca()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_20a309095b5a6fe8364d291159fdb443635b()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_cc63cafac97d74f1eed42d0ce4f58b4f60d2()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,2,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} \
     port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.q_d.mxwt(31:0) output 32 {vec:rsci.q_d.mxwt(31)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(0)} \
     port {vec:rsci.we_d.pff} output \
     port {vec:rsci.iswt0.pff} input \
     port {core.wten.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} \
     port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.q_d.mxwt(31:0) output 32 {twiddle:rsci.q_d.mxwt(31)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(0)} \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} \
     port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.q_d.mxwt(31:0) output 32 {twiddle_h:rsci.q_d.mxwt(31)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(0)} \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(17:0) output 18 {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {VEC_LOOP.C#9_tr0} input \
     port {COMP_LOOP.C#2_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(7,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add3(10,-1,10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(9:0) input 10 {C(9)} {C(8)} {C(7)} {C(6)} {C(5)} {C(4)} {C(3)} {C(2)} {C(1)} {C(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(10,-1,10,-1,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-722 -attr oid 719 -attr vt d
load net {vec:rsci.q_d.mxwt(0)} -attr vt d
load net {vec:rsci.q_d.mxwt(1)} -attr vt d
load net {vec:rsci.q_d.mxwt(2)} -attr vt d
load net {vec:rsci.q_d.mxwt(3)} -attr vt d
load net {vec:rsci.q_d.mxwt(4)} -attr vt d
load net {vec:rsci.q_d.mxwt(5)} -attr vt d
load net {vec:rsci.q_d.mxwt(6)} -attr vt d
load net {vec:rsci.q_d.mxwt(7)} -attr vt d
load net {vec:rsci.q_d.mxwt(8)} -attr vt d
load net {vec:rsci.q_d.mxwt(9)} -attr vt d
load net {vec:rsci.q_d.mxwt(10)} -attr vt d
load net {vec:rsci.q_d.mxwt(11)} -attr vt d
load net {vec:rsci.q_d.mxwt(12)} -attr vt d
load net {vec:rsci.q_d.mxwt(13)} -attr vt d
load net {vec:rsci.q_d.mxwt(14)} -attr vt d
load net {vec:rsci.q_d.mxwt(15)} -attr vt d
load net {vec:rsci.q_d.mxwt(16)} -attr vt d
load net {vec:rsci.q_d.mxwt(17)} -attr vt d
load net {vec:rsci.q_d.mxwt(18)} -attr vt d
load net {vec:rsci.q_d.mxwt(19)} -attr vt d
load net {vec:rsci.q_d.mxwt(20)} -attr vt d
load net {vec:rsci.q_d.mxwt(21)} -attr vt d
load net {vec:rsci.q_d.mxwt(22)} -attr vt d
load net {vec:rsci.q_d.mxwt(23)} -attr vt d
load net {vec:rsci.q_d.mxwt(24)} -attr vt d
load net {vec:rsci.q_d.mxwt(25)} -attr vt d
load net {vec:rsci.q_d.mxwt(26)} -attr vt d
load net {vec:rsci.q_d.mxwt(27)} -attr vt d
load net {vec:rsci.q_d.mxwt(28)} -attr vt d
load net {vec:rsci.q_d.mxwt(29)} -attr vt d
load net {vec:rsci.q_d.mxwt(30)} -attr vt d
load net {vec:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {vec:rsci.q_d.mxwt} 32 {vec:rsci.q_d.mxwt(0)} {vec:rsci.q_d.mxwt(1)} {vec:rsci.q_d.mxwt(2)} {vec:rsci.q_d.mxwt(3)} {vec:rsci.q_d.mxwt(4)} {vec:rsci.q_d.mxwt(5)} {vec:rsci.q_d.mxwt(6)} {vec:rsci.q_d.mxwt(7)} {vec:rsci.q_d.mxwt(8)} {vec:rsci.q_d.mxwt(9)} {vec:rsci.q_d.mxwt(10)} {vec:rsci.q_d.mxwt(11)} {vec:rsci.q_d.mxwt(12)} {vec:rsci.q_d.mxwt(13)} {vec:rsci.q_d.mxwt(14)} {vec:rsci.q_d.mxwt(15)} {vec:rsci.q_d.mxwt(16)} {vec:rsci.q_d.mxwt(17)} {vec:rsci.q_d.mxwt(18)} {vec:rsci.q_d.mxwt(19)} {vec:rsci.q_d.mxwt(20)} {vec:rsci.q_d.mxwt(21)} {vec:rsci.q_d.mxwt(22)} {vec:rsci.q_d.mxwt(23)} {vec:rsci.q_d.mxwt(24)} {vec:rsci.q_d.mxwt(25)} {vec:rsci.q_d.mxwt(26)} {vec:rsci.q_d.mxwt(27)} {vec:rsci.q_d.mxwt(28)} {vec:rsci.q_d.mxwt(29)} {vec:rsci.q_d.mxwt(30)} {vec:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-723 -attr oid 720 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-724 -attr oid 721 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.q_d.mxwt} 32 {twiddle:rsci.q_d.mxwt(0)} {twiddle:rsci.q_d.mxwt(1)} {twiddle:rsci.q_d.mxwt(2)} {twiddle:rsci.q_d.mxwt(3)} {twiddle:rsci.q_d.mxwt(4)} {twiddle:rsci.q_d.mxwt(5)} {twiddle:rsci.q_d.mxwt(6)} {twiddle:rsci.q_d.mxwt(7)} {twiddle:rsci.q_d.mxwt(8)} {twiddle:rsci.q_d.mxwt(9)} {twiddle:rsci.q_d.mxwt(10)} {twiddle:rsci.q_d.mxwt(11)} {twiddle:rsci.q_d.mxwt(12)} {twiddle:rsci.q_d.mxwt(13)} {twiddle:rsci.q_d.mxwt(14)} {twiddle:rsci.q_d.mxwt(15)} {twiddle:rsci.q_d.mxwt(16)} {twiddle:rsci.q_d.mxwt(17)} {twiddle:rsci.q_d.mxwt(18)} {twiddle:rsci.q_d.mxwt(19)} {twiddle:rsci.q_d.mxwt(20)} {twiddle:rsci.q_d.mxwt(21)} {twiddle:rsci.q_d.mxwt(22)} {twiddle:rsci.q_d.mxwt(23)} {twiddle:rsci.q_d.mxwt(24)} {twiddle:rsci.q_d.mxwt(25)} {twiddle:rsci.q_d.mxwt(26)} {twiddle:rsci.q_d.mxwt(27)} {twiddle:rsci.q_d.mxwt(28)} {twiddle:rsci.q_d.mxwt(29)} {twiddle:rsci.q_d.mxwt(30)} {twiddle:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-725 -attr oid 722 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d.mxwt} 32 {twiddle_h:rsci.q_d.mxwt(0)} {twiddle_h:rsci.q_d.mxwt(1)} {twiddle_h:rsci.q_d.mxwt(2)} {twiddle_h:rsci.q_d.mxwt(3)} {twiddle_h:rsci.q_d.mxwt(4)} {twiddle_h:rsci.q_d.mxwt(5)} {twiddle_h:rsci.q_d.mxwt(6)} {twiddle_h:rsci.q_d.mxwt(7)} {twiddle_h:rsci.q_d.mxwt(8)} {twiddle_h:rsci.q_d.mxwt(9)} {twiddle_h:rsci.q_d.mxwt(10)} {twiddle_h:rsci.q_d.mxwt(11)} {twiddle_h:rsci.q_d.mxwt(12)} {twiddle_h:rsci.q_d.mxwt(13)} {twiddle_h:rsci.q_d.mxwt(14)} {twiddle_h:rsci.q_d.mxwt(15)} {twiddle_h:rsci.q_d.mxwt(16)} {twiddle_h:rsci.q_d.mxwt(17)} {twiddle_h:rsci.q_d.mxwt(18)} {twiddle_h:rsci.q_d.mxwt(19)} {twiddle_h:rsci.q_d.mxwt(20)} {twiddle_h:rsci.q_d.mxwt(21)} {twiddle_h:rsci.q_d.mxwt(22)} {twiddle_h:rsci.q_d.mxwt(23)} {twiddle_h:rsci.q_d.mxwt(24)} {twiddle_h:rsci.q_d.mxwt(25)} {twiddle_h:rsci.q_d.mxwt(26)} {twiddle_h:rsci.q_d.mxwt(27)} {twiddle_h:rsci.q_d.mxwt(28)} {twiddle_h:rsci.q_d.mxwt(29)} {twiddle_h:rsci.q_d.mxwt(30)} {twiddle_h:rsci.q_d.mxwt(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-726 -attr oid 723 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-727 -attr oid 724 -attr vt d
load net {mult():cmp.return_rsc_z(0)} -attr vt d
load net {mult():cmp.return_rsc_z(1)} -attr vt d
load net {mult():cmp.return_rsc_z(2)} -attr vt d
load net {mult():cmp.return_rsc_z(3)} -attr vt d
load net {mult():cmp.return_rsc_z(4)} -attr vt d
load net {mult():cmp.return_rsc_z(5)} -attr vt d
load net {mult():cmp.return_rsc_z(6)} -attr vt d
load net {mult():cmp.return_rsc_z(7)} -attr vt d
load net {mult():cmp.return_rsc_z(8)} -attr vt d
load net {mult():cmp.return_rsc_z(9)} -attr vt d
load net {mult():cmp.return_rsc_z(10)} -attr vt d
load net {mult():cmp.return_rsc_z(11)} -attr vt d
load net {mult():cmp.return_rsc_z(12)} -attr vt d
load net {mult():cmp.return_rsc_z(13)} -attr vt d
load net {mult():cmp.return_rsc_z(14)} -attr vt d
load net {mult():cmp.return_rsc_z(15)} -attr vt d
load net {mult():cmp.return_rsc_z(16)} -attr vt d
load net {mult():cmp.return_rsc_z(17)} -attr vt d
load net {mult():cmp.return_rsc_z(18)} -attr vt d
load net {mult():cmp.return_rsc_z(19)} -attr vt d
load net {mult():cmp.return_rsc_z(20)} -attr vt d
load net {mult():cmp.return_rsc_z(21)} -attr vt d
load net {mult():cmp.return_rsc_z(22)} -attr vt d
load net {mult():cmp.return_rsc_z(23)} -attr vt d
load net {mult():cmp.return_rsc_z(24)} -attr vt d
load net {mult():cmp.return_rsc_z(25)} -attr vt d
load net {mult():cmp.return_rsc_z(26)} -attr vt d
load net {mult():cmp.return_rsc_z(27)} -attr vt d
load net {mult():cmp.return_rsc_z(28)} -attr vt d
load net {mult():cmp.return_rsc_z(29)} -attr vt d
load net {mult():cmp.return_rsc_z(30)} -attr vt d
load net {mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {mult():cmp.return_rsc_z} 32 {mult():cmp.return_rsc_z(0)} {mult():cmp.return_rsc_z(1)} {mult():cmp.return_rsc_z(2)} {mult():cmp.return_rsc_z(3)} {mult():cmp.return_rsc_z(4)} {mult():cmp.return_rsc_z(5)} {mult():cmp.return_rsc_z(6)} {mult():cmp.return_rsc_z(7)} {mult():cmp.return_rsc_z(8)} {mult():cmp.return_rsc_z(9)} {mult():cmp.return_rsc_z(10)} {mult():cmp.return_rsc_z(11)} {mult():cmp.return_rsc_z(12)} {mult():cmp.return_rsc_z(13)} {mult():cmp.return_rsc_z(14)} {mult():cmp.return_rsc_z(15)} {mult():cmp.return_rsc_z(16)} {mult():cmp.return_rsc_z(17)} {mult():cmp.return_rsc_z(18)} {mult():cmp.return_rsc_z(19)} {mult():cmp.return_rsc_z(20)} {mult():cmp.return_rsc_z(21)} {mult():cmp.return_rsc_z(22)} {mult():cmp.return_rsc_z(23)} {mult():cmp.return_rsc_z(24)} {mult():cmp.return_rsc_z(25)} {mult():cmp.return_rsc_z(26)} {mult():cmp.return_rsc_z(27)} {mult():cmp.return_rsc_z(28)} {mult():cmp.return_rsc_z(29)} {mult():cmp.return_rsc_z(30)} {mult():cmp.return_rsc_z(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-728 -attr oid 725 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-729 -attr oid 726 -attr vt d
load net {modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_sub():cmp.return_rsc_z} 32 {modulo_sub():cmp.return_rsc_z(0)} {modulo_sub():cmp.return_rsc_z(1)} {modulo_sub():cmp.return_rsc_z(2)} {modulo_sub():cmp.return_rsc_z(3)} {modulo_sub():cmp.return_rsc_z(4)} {modulo_sub():cmp.return_rsc_z(5)} {modulo_sub():cmp.return_rsc_z(6)} {modulo_sub():cmp.return_rsc_z(7)} {modulo_sub():cmp.return_rsc_z(8)} {modulo_sub():cmp.return_rsc_z(9)} {modulo_sub():cmp.return_rsc_z(10)} {modulo_sub():cmp.return_rsc_z(11)} {modulo_sub():cmp.return_rsc_z(12)} {modulo_sub():cmp.return_rsc_z(13)} {modulo_sub():cmp.return_rsc_z(14)} {modulo_sub():cmp.return_rsc_z(15)} {modulo_sub():cmp.return_rsc_z(16)} {modulo_sub():cmp.return_rsc_z(17)} {modulo_sub():cmp.return_rsc_z(18)} {modulo_sub():cmp.return_rsc_z(19)} {modulo_sub():cmp.return_rsc_z(20)} {modulo_sub():cmp.return_rsc_z(21)} {modulo_sub():cmp.return_rsc_z(22)} {modulo_sub():cmp.return_rsc_z(23)} {modulo_sub():cmp.return_rsc_z(24)} {modulo_sub():cmp.return_rsc_z(25)} {modulo_sub():cmp.return_rsc_z(26)} {modulo_sub():cmp.return_rsc_z(27)} {modulo_sub():cmp.return_rsc_z(28)} {modulo_sub():cmp.return_rsc_z(29)} {modulo_sub():cmp.return_rsc_z(30)} {modulo_sub():cmp.return_rsc_z(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-730 -attr oid 727 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-731 -attr oid 728 -attr vt d
load net {modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {modulo_add():cmp.return_rsc_z} 32 {modulo_add():cmp.return_rsc_z(0)} {modulo_add():cmp.return_rsc_z(1)} {modulo_add():cmp.return_rsc_z(2)} {modulo_add():cmp.return_rsc_z(3)} {modulo_add():cmp.return_rsc_z(4)} {modulo_add():cmp.return_rsc_z(5)} {modulo_add():cmp.return_rsc_z(6)} {modulo_add():cmp.return_rsc_z(7)} {modulo_add():cmp.return_rsc_z(8)} {modulo_add():cmp.return_rsc_z(9)} {modulo_add():cmp.return_rsc_z(10)} {modulo_add():cmp.return_rsc_z(11)} {modulo_add():cmp.return_rsc_z(12)} {modulo_add():cmp.return_rsc_z(13)} {modulo_add():cmp.return_rsc_z(14)} {modulo_add():cmp.return_rsc_z(15)} {modulo_add():cmp.return_rsc_z(16)} {modulo_add():cmp.return_rsc_z(17)} {modulo_add():cmp.return_rsc_z(18)} {modulo_add():cmp.return_rsc_z(19)} {modulo_add():cmp.return_rsc_z(20)} {modulo_add():cmp.return_rsc_z(21)} {modulo_add():cmp.return_rsc_z(22)} {modulo_add():cmp.return_rsc_z(23)} {modulo_add():cmp.return_rsc_z(24)} {modulo_add():cmp.return_rsc_z(25)} {modulo_add():cmp.return_rsc_z(26)} {modulo_add():cmp.return_rsc_z(27)} {modulo_add():cmp.return_rsc_z(28)} {modulo_add():cmp.return_rsc_z(29)} {modulo_add():cmp.return_rsc_z(30)} {modulo_add():cmp.return_rsc_z(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse.sva} 10 {VEC_LOOP:acc#1.cse.sva(0)} {VEC_LOOP:acc#1.cse.sva(1)} {VEC_LOOP:acc#1.cse.sva(2)} {VEC_LOOP:acc#1.cse.sva(3)} {VEC_LOOP:acc#1.cse.sva(4)} {VEC_LOOP:acc#1.cse.sva(5)} {VEC_LOOP:acc#1.cse.sva(6)} {VEC_LOOP:acc#1.cse.sva(7)} {VEC_LOOP:acc#1.cse.sva(8)} {VEC_LOOP:acc#1.cse.sva(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-733 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 11 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-734 -attr oid 731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(10:0).sva#1(0)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(1)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(2)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(3)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(4)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(5)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(6)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(7)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(8)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(9)} -attr vt d
load net {VEC_LOOP:j(10:0).sva#1(10)} -attr vt d
load netBundle {VEC_LOOP:j(10:0).sva#1} 11 {VEC_LOOP:j(10:0).sva#1(0)} {VEC_LOOP:j(10:0).sva#1(1)} {VEC_LOOP:j(10:0).sva#1(2)} {VEC_LOOP:j(10:0).sva#1(3)} {VEC_LOOP:j(10:0).sva#1(4)} {VEC_LOOP:j(10:0).sva#1(5)} {VEC_LOOP:j(10:0).sva#1(6)} {VEC_LOOP:j(10:0).sva#1(7)} {VEC_LOOP:j(10:0).sva#1(8)} {VEC_LOOP:j(10:0).sva#1(9)} {VEC_LOOP:j(10:0).sva#1(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-735 -attr oid 732 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {core.wten.iff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-736 -attr oid 733 -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva:mx0w0} 10 {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-737 -attr oid 734 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva} 10 {VEC_LOOP:acc#10.cse.sva(0)} {VEC_LOOP:acc#10.cse.sva(1)} {VEC_LOOP:acc#10.cse.sva(2)} {VEC_LOOP:acc#10.cse.sva(3)} {VEC_LOOP:acc#10.cse.sva(4)} {VEC_LOOP:acc#10.cse.sva(5)} {VEC_LOOP:acc#10.cse.sva(6)} {VEC_LOOP:acc#10.cse.sva(7)} {VEC_LOOP:acc#10.cse.sva(8)} {VEC_LOOP:acc#10.cse.sva(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-738 -attr oid 735 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {COMP_LOOP:twiddle_f.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f.sva} 32 {COMP_LOOP:twiddle_f.sva(0)} {COMP_LOOP:twiddle_f.sva(1)} {COMP_LOOP:twiddle_f.sva(2)} {COMP_LOOP:twiddle_f.sva(3)} {COMP_LOOP:twiddle_f.sva(4)} {COMP_LOOP:twiddle_f.sva(5)} {COMP_LOOP:twiddle_f.sva(6)} {COMP_LOOP:twiddle_f.sva(7)} {COMP_LOOP:twiddle_f.sva(8)} {COMP_LOOP:twiddle_f.sva(9)} {COMP_LOOP:twiddle_f.sva(10)} {COMP_LOOP:twiddle_f.sva(11)} {COMP_LOOP:twiddle_f.sva(12)} {COMP_LOOP:twiddle_f.sva(13)} {COMP_LOOP:twiddle_f.sva(14)} {COMP_LOOP:twiddle_f.sva(15)} {COMP_LOOP:twiddle_f.sva(16)} {COMP_LOOP:twiddle_f.sva(17)} {COMP_LOOP:twiddle_f.sva(18)} {COMP_LOOP:twiddle_f.sva(19)} {COMP_LOOP:twiddle_f.sva(20)} {COMP_LOOP:twiddle_f.sva(21)} {COMP_LOOP:twiddle_f.sva(22)} {COMP_LOOP:twiddle_f.sva(23)} {COMP_LOOP:twiddle_f.sva(24)} {COMP_LOOP:twiddle_f.sva(25)} {COMP_LOOP:twiddle_f.sva(26)} {COMP_LOOP:twiddle_f.sva(27)} {COMP_LOOP:twiddle_f.sva(28)} {COMP_LOOP:twiddle_f.sva(29)} {COMP_LOOP:twiddle_f.sva(30)} {COMP_LOOP:twiddle_f.sva(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-739 -attr oid 736 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_help.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help.sva} 32 {COMP_LOOP:twiddle_help.sva(0)} {COMP_LOOP:twiddle_help.sva(1)} {COMP_LOOP:twiddle_help.sva(2)} {COMP_LOOP:twiddle_help.sva(3)} {COMP_LOOP:twiddle_help.sva(4)} {COMP_LOOP:twiddle_help.sva(5)} {COMP_LOOP:twiddle_help.sva(6)} {COMP_LOOP:twiddle_help.sva(7)} {COMP_LOOP:twiddle_help.sva(8)} {COMP_LOOP:twiddle_help.sva(9)} {COMP_LOOP:twiddle_help.sva(10)} {COMP_LOOP:twiddle_help.sva(11)} {COMP_LOOP:twiddle_help.sva(12)} {COMP_LOOP:twiddle_help.sva(13)} {COMP_LOOP:twiddle_help.sva(14)} {COMP_LOOP:twiddle_help.sva(15)} {COMP_LOOP:twiddle_help.sva(16)} {COMP_LOOP:twiddle_help.sva(17)} {COMP_LOOP:twiddle_help.sva(18)} {COMP_LOOP:twiddle_help.sva(19)} {COMP_LOOP:twiddle_help.sva(20)} {COMP_LOOP:twiddle_help.sva(21)} {COMP_LOOP:twiddle_help.sva(22)} {COMP_LOOP:twiddle_help.sva(23)} {COMP_LOOP:twiddle_help.sva(24)} {COMP_LOOP:twiddle_help.sva(25)} {COMP_LOOP:twiddle_help.sva(26)} {COMP_LOOP:twiddle_help.sva(27)} {COMP_LOOP:twiddle_help.sva(28)} {COMP_LOOP:twiddle_help.sva(29)} {COMP_LOOP:twiddle_help.sva(30)} {COMP_LOOP:twiddle_help.sva(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-740 -attr oid 737 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {factor2.sva(0)} -attr vt d
load net {factor2.sva(1)} -attr vt d
load net {factor2.sva(2)} -attr vt d
load net {factor2.sva(3)} -attr vt d
load net {factor2.sva(4)} -attr vt d
load net {factor2.sva(5)} -attr vt d
load net {factor2.sva(6)} -attr vt d
load net {factor2.sva(7)} -attr vt d
load net {factor2.sva(8)} -attr vt d
load net {factor2.sva(9)} -attr vt d
load net {factor2.sva(10)} -attr vt d
load net {factor2.sva(11)} -attr vt d
load net {factor2.sva(12)} -attr vt d
load net {factor2.sva(13)} -attr vt d
load net {factor2.sva(14)} -attr vt d
load net {factor2.sva(15)} -attr vt d
load net {factor2.sva(16)} -attr vt d
load net {factor2.sva(17)} -attr vt d
load net {factor2.sva(18)} -attr vt d
load net {factor2.sva(19)} -attr vt d
load net {factor2.sva(20)} -attr vt d
load net {factor2.sva(21)} -attr vt d
load net {factor2.sva(22)} -attr vt d
load net {factor2.sva(23)} -attr vt d
load net {factor2.sva(24)} -attr vt d
load net {factor2.sva(25)} -attr vt d
load net {factor2.sva(26)} -attr vt d
load net {factor2.sva(27)} -attr vt d
load net {factor2.sva(28)} -attr vt d
load net {factor2.sva(29)} -attr vt d
load net {factor2.sva(30)} -attr vt d
load net {factor2.sva(31)} -attr vt d
load netBundle {factor2.sva} 32 {factor2.sva(0)} {factor2.sva(1)} {factor2.sva(2)} {factor2.sva(3)} {factor2.sva(4)} {factor2.sva(5)} {factor2.sva(6)} {factor2.sva(7)} {factor2.sva(8)} {factor2.sva(9)} {factor2.sva(10)} {factor2.sva(11)} {factor2.sva(12)} {factor2.sva(13)} {factor2.sva(14)} {factor2.sva(15)} {factor2.sva(16)} {factor2.sva(17)} {factor2.sva(18)} {factor2.sva(19)} {factor2.sva(20)} {factor2.sva(21)} {factor2.sva(22)} {factor2.sva(23)} {factor2.sva(24)} {factor2.sva(25)} {factor2.sva(26)} {factor2.sva(27)} {factor2.sva(28)} {factor2.sva(29)} {factor2.sva(30)} {factor2.sva(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-741 -attr oid 738 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-742 -attr oid 739 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -attr vt d
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr vt d
load netBundle {COMP_LOOP:k(10:0).sva(9:0)} 10 {COMP_LOOP:k(10:0).sva(9:0)(0)} {COMP_LOOP:k(10:0).sva(9:0)(1)} {COMP_LOOP:k(10:0).sva(9:0)(2)} {COMP_LOOP:k(10:0).sva(9:0)(3)} {COMP_LOOP:k(10:0).sva(9:0)(4)} {COMP_LOOP:k(10:0).sva(9:0)(5)} {COMP_LOOP:k(10:0).sva(9:0)(6)} {COMP_LOOP:k(10:0).sva(9:0)(7)} {COMP_LOOP:k(10:0).sva(9:0)(8)} {COMP_LOOP:k(10:0).sva(9:0)(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-743 -attr oid 740 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-744 -attr oid 741 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load netBundle {z.out} 11 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-745 -attr oid 742 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load netBundle {z.out#1} 11 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load netBundle {z.out#2} 11 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0).itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out#2)(3-0).itm} 4 {STAGE_LOOP:slc(z.out#2)(3-0).itm(0)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(1)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(2)} {STAGE_LOOP:slc(z.out#2)(3-0).itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-749 -attr oid 746 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-750 -attr oid 747 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} -attr vt d
load net {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm} 10 {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(0)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(1)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(2)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(3)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(4)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(5)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(6)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(7)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(8)} {COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-751 -attr oid 748 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:exs.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs.itm} 10 {COMP_LOOP:k:exs.itm(0)} {COMP_LOOP:k:exs.itm(1)} {COMP_LOOP:k:exs.itm(2)} {COMP_LOOP:k:exs.itm(3)} {COMP_LOOP:k:exs.itm(4)} {COMP_LOOP:k:exs.itm(5)} {COMP_LOOP:k:exs.itm(6)} {COMP_LOOP:k:exs.itm(7)} {COMP_LOOP:k:exs.itm(8)} {COMP_LOOP:k:exs.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-752 -attr oid 749 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:COMP_LOOP:k:and#1.itm} 10 {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-753 -attr oid 750 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:mux.itm(0)} -attr vt d
load net {COMP_LOOP:k:mux.itm(1)} -attr vt d
load net {COMP_LOOP:k:mux.itm(2)} -attr vt d
load net {COMP_LOOP:k:mux.itm(3)} -attr vt d
load net {COMP_LOOP:k:mux.itm(4)} -attr vt d
load net {COMP_LOOP:k:mux.itm(5)} -attr vt d
load net {COMP_LOOP:k:mux.itm(6)} -attr vt d
load net {COMP_LOOP:k:mux.itm(7)} -attr vt d
load net {COMP_LOOP:k:mux.itm(8)} -attr vt d
load net {COMP_LOOP:k:mux.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:mux.itm} 10 {COMP_LOOP:k:mux.itm(0)} {COMP_LOOP:k:mux.itm(1)} {COMP_LOOP:k:mux.itm(2)} {COMP_LOOP:k:mux.itm(3)} {COMP_LOOP:k:mux.itm(4)} {COMP_LOOP:k:mux.itm(5)} {COMP_LOOP:k:mux.itm(6)} {COMP_LOOP:k:mux.itm(7)} {COMP_LOOP:k:mux.itm(8)} {COMP_LOOP:k:mux.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-754 -attr oid 751 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:acc#1.itm(0)} -attr vt d
load net {VEC_LOOP:acc#1.itm(1)} -attr vt d
load net {VEC_LOOP:acc#1.itm(2)} -attr vt d
load net {VEC_LOOP:acc#1.itm(3)} -attr vt d
load net {VEC_LOOP:acc#1.itm(4)} -attr vt d
load net {VEC_LOOP:acc#1.itm(5)} -attr vt d
load net {VEC_LOOP:acc#1.itm(6)} -attr vt d
load net {VEC_LOOP:acc#1.itm(7)} -attr vt d
load net {VEC_LOOP:acc#1.itm(8)} -attr vt d
load net {VEC_LOOP:acc#1.itm(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.itm} 10 {VEC_LOOP:acc#1.itm(0)} {VEC_LOOP:acc#1.itm(1)} {VEC_LOOP:acc#1.itm(2)} {VEC_LOOP:acc#1.itm(3)} {VEC_LOOP:acc#1.itm(4)} {VEC_LOOP:acc#1.itm(5)} {VEC_LOOP:acc#1.itm(6)} {VEC_LOOP:acc#1.itm(7)} {VEC_LOOP:acc#1.itm(8)} {VEC_LOOP:acc#1.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-755 -attr oid 752 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm} 10 {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-756 -attr oid 753 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {COMP_LOOP:k:exs#1.itm(0)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(1)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(2)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(3)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(4)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(5)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(6)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(7)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(8)} -attr vt d
load net {COMP_LOOP:k:exs#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:k:exs#1.itm} 10 {COMP_LOOP:k:exs#1.itm(0)} {COMP_LOOP:k:exs#1.itm(1)} {COMP_LOOP:k:exs#1.itm(2)} {COMP_LOOP:k:exs#1.itm(3)} {COMP_LOOP:k:exs#1.itm(4)} {COMP_LOOP:k:exs#1.itm(5)} {COMP_LOOP:k:exs#1.itm(6)} {COMP_LOOP:k:exs#1.itm(7)} {COMP_LOOP:k:exs#1.itm(8)} {COMP_LOOP:k:exs#1.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-757 -attr oid 754 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-758 -attr oid 755 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:i:conc#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(3)} -attr vt d
load net {STAGE_LOOP:i:conc#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:i:conc#1.itm} 5 {STAGE_LOOP:i:conc#1.itm(0)} {STAGE_LOOP:i:conc#1.itm(1)} {STAGE_LOOP:i:conc#1.itm(2)} {STAGE_LOOP:i:conc#1.itm(3)} {STAGE_LOOP:i:conc#1.itm(4)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-759 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-760 -attr oid 757 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm} 4 {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(0)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(1)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(2)} {STAGE_LOOP:slc(z.out#2)(3-0)#1.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-761 -attr oid 758 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {STAGE_LOOP:slc(z.out)(9-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(9-0).itm} 10 {STAGE_LOOP:slc(z.out)(9-0).itm(0)} {STAGE_LOOP:slc(z.out)(9-0).itm(1)} {STAGE_LOOP:slc(z.out)(9-0).itm(2)} {STAGE_LOOP:slc(z.out)(9-0).itm(3)} {STAGE_LOOP:slc(z.out)(9-0).itm(4)} {STAGE_LOOP:slc(z.out)(9-0).itm(5)} {STAGE_LOOP:slc(z.out)(9-0).itm(6)} {STAGE_LOOP:slc(z.out)(9-0).itm(7)} {STAGE_LOOP:slc(z.out)(9-0).itm(8)} {STAGE_LOOP:slc(z.out)(9-0).itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-762 -attr oid 759 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-764 -attr oid 761 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-765 -attr oid 762 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:acc#8.itm(0)} -attr vt d
load net {VEC_LOOP:acc#8.itm(1)} -attr vt d
load net {VEC_LOOP:acc#8.itm(2)} -attr vt d
load net {VEC_LOOP:acc#8.itm(3)} -attr vt d
load net {VEC_LOOP:acc#8.itm(4)} -attr vt d
load net {VEC_LOOP:acc#8.itm(5)} -attr vt d
load net {VEC_LOOP:acc#8.itm(6)} -attr vt d
load net {VEC_LOOP:acc#8.itm(7)} -attr vt d
load net {VEC_LOOP:acc#8.itm(8)} -attr vt d
load net {VEC_LOOP:acc#8.itm(9)} -attr vt d
load net {VEC_LOOP:acc#8.itm(10)} -attr vt d
load net {VEC_LOOP:acc#8.itm(11)} -attr vt d
load net {VEC_LOOP:acc#8.itm(12)} -attr vt d
load net {VEC_LOOP:acc#8.itm(13)} -attr vt d
load net {VEC_LOOP:acc#8.itm(14)} -attr vt d
load net {VEC_LOOP:acc#8.itm(15)} -attr vt d
load net {VEC_LOOP:acc#8.itm(16)} -attr vt d
load net {VEC_LOOP:acc#8.itm(17)} -attr vt d
load net {VEC_LOOP:acc#8.itm(18)} -attr vt d
load net {VEC_LOOP:acc#8.itm(19)} -attr vt d
load net {VEC_LOOP:acc#8.itm(20)} -attr vt d
load net {VEC_LOOP:acc#8.itm(21)} -attr vt d
load net {VEC_LOOP:acc#8.itm(22)} -attr vt d
load net {VEC_LOOP:acc#8.itm(23)} -attr vt d
load net {VEC_LOOP:acc#8.itm(24)} -attr vt d
load net {VEC_LOOP:acc#8.itm(25)} -attr vt d
load net {VEC_LOOP:acc#8.itm(26)} -attr vt d
load net {VEC_LOOP:acc#8.itm(27)} -attr vt d
load net {VEC_LOOP:acc#8.itm(28)} -attr vt d
load net {VEC_LOOP:acc#8.itm(29)} -attr vt d
load net {VEC_LOOP:acc#8.itm(30)} -attr vt d
load net {VEC_LOOP:acc#8.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#8.itm} 32 {VEC_LOOP:acc#8.itm(0)} {VEC_LOOP:acc#8.itm(1)} {VEC_LOOP:acc#8.itm(2)} {VEC_LOOP:acc#8.itm(3)} {VEC_LOOP:acc#8.itm(4)} {VEC_LOOP:acc#8.itm(5)} {VEC_LOOP:acc#8.itm(6)} {VEC_LOOP:acc#8.itm(7)} {VEC_LOOP:acc#8.itm(8)} {VEC_LOOP:acc#8.itm(9)} {VEC_LOOP:acc#8.itm(10)} {VEC_LOOP:acc#8.itm(11)} {VEC_LOOP:acc#8.itm(12)} {VEC_LOOP:acc#8.itm(13)} {VEC_LOOP:acc#8.itm(14)} {VEC_LOOP:acc#8.itm(15)} {VEC_LOOP:acc#8.itm(16)} {VEC_LOOP:acc#8.itm(17)} {VEC_LOOP:acc#8.itm(18)} {VEC_LOOP:acc#8.itm(19)} {VEC_LOOP:acc#8.itm(20)} {VEC_LOOP:acc#8.itm(21)} {VEC_LOOP:acc#8.itm(22)} {VEC_LOOP:acc#8.itm(23)} {VEC_LOOP:acc#8.itm(24)} {VEC_LOOP:acc#8.itm(25)} {VEC_LOOP:acc#8.itm(26)} {VEC_LOOP:acc#8.itm(27)} {VEC_LOOP:acc#8.itm(28)} {VEC_LOOP:acc#8.itm(29)} {VEC_LOOP:acc#8.itm(30)} {VEC_LOOP:acc#8.itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-766 -attr oid 763 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {factor2:not.itm(0)} -attr vt d
load net {factor2:not.itm(1)} -attr vt d
load net {factor2:not.itm(2)} -attr vt d
load net {factor2:not.itm(3)} -attr vt d
load net {factor2:not.itm(4)} -attr vt d
load net {factor2:not.itm(5)} -attr vt d
load net {factor2:not.itm(6)} -attr vt d
load net {factor2:not.itm(7)} -attr vt d
load net {factor2:not.itm(8)} -attr vt d
load net {factor2:not.itm(9)} -attr vt d
load net {factor2:not.itm(10)} -attr vt d
load net {factor2:not.itm(11)} -attr vt d
load net {factor2:not.itm(12)} -attr vt d
load net {factor2:not.itm(13)} -attr vt d
load net {factor2:not.itm(14)} -attr vt d
load net {factor2:not.itm(15)} -attr vt d
load net {factor2:not.itm(16)} -attr vt d
load net {factor2:not.itm(17)} -attr vt d
load net {factor2:not.itm(18)} -attr vt d
load net {factor2:not.itm(19)} -attr vt d
load net {factor2:not.itm(20)} -attr vt d
load net {factor2:not.itm(21)} -attr vt d
load net {factor2:not.itm(22)} -attr vt d
load net {factor2:not.itm(23)} -attr vt d
load net {factor2:not.itm(24)} -attr vt d
load net {factor2:not.itm(25)} -attr vt d
load net {factor2:not.itm(26)} -attr vt d
load net {factor2:not.itm(27)} -attr vt d
load net {factor2:not.itm(28)} -attr vt d
load net {factor2:not.itm(29)} -attr vt d
load net {factor2:not.itm(30)} -attr vt d
load net {factor2:not.itm(31)} -attr vt d
load netBundle {factor2:not.itm} 32 {factor2:not.itm(0)} {factor2:not.itm(1)} {factor2:not.itm(2)} {factor2:not.itm(3)} {factor2:not.itm(4)} {factor2:not.itm(5)} {factor2:not.itm(6)} {factor2:not.itm(7)} {factor2:not.itm(8)} {factor2:not.itm(9)} {factor2:not.itm(10)} {factor2:not.itm(11)} {factor2:not.itm(12)} {factor2:not.itm(13)} {factor2:not.itm(14)} {factor2:not.itm(15)} {factor2:not.itm(16)} {factor2:not.itm(17)} {factor2:not.itm(18)} {factor2:not.itm(19)} {factor2:not.itm(20)} {factor2:not.itm(21)} {factor2:not.itm(22)} {factor2:not.itm(23)} {factor2:not.itm(24)} {factor2:not.itm(25)} {factor2:not.itm(26)} {factor2:not.itm(27)} {factor2:not.itm(28)} {factor2:not.itm(29)} {factor2:not.itm(30)} {factor2:not.itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-767 -attr oid 764 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-768 -attr oid 765 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:acc#5.itm(0)} -attr vt d
load net {VEC_LOOP:acc#5.itm(1)} -attr vt d
load net {VEC_LOOP:acc#5.itm(2)} -attr vt d
load net {VEC_LOOP:acc#5.itm(3)} -attr vt d
load net {VEC_LOOP:acc#5.itm(4)} -attr vt d
load net {VEC_LOOP:acc#5.itm(5)} -attr vt d
load net {VEC_LOOP:acc#5.itm(6)} -attr vt d
load net {VEC_LOOP:acc#5.itm(7)} -attr vt d
load net {VEC_LOOP:acc#5.itm(8)} -attr vt d
load net {VEC_LOOP:acc#5.itm(9)} -attr vt d
load net {VEC_LOOP:acc#5.itm(10)} -attr vt d
load net {VEC_LOOP:acc#5.itm(11)} -attr vt d
load net {VEC_LOOP:acc#5.itm(12)} -attr vt d
load net {VEC_LOOP:acc#5.itm(13)} -attr vt d
load net {VEC_LOOP:acc#5.itm(14)} -attr vt d
load net {VEC_LOOP:acc#5.itm(15)} -attr vt d
load net {VEC_LOOP:acc#5.itm(16)} -attr vt d
load net {VEC_LOOP:acc#5.itm(17)} -attr vt d
load net {VEC_LOOP:acc#5.itm(18)} -attr vt d
load net {VEC_LOOP:acc#5.itm(19)} -attr vt d
load net {VEC_LOOP:acc#5.itm(20)} -attr vt d
load net {VEC_LOOP:acc#5.itm(21)} -attr vt d
load net {VEC_LOOP:acc#5.itm(22)} -attr vt d
load net {VEC_LOOP:acc#5.itm(23)} -attr vt d
load net {VEC_LOOP:acc#5.itm(24)} -attr vt d
load net {VEC_LOOP:acc#5.itm(25)} -attr vt d
load net {VEC_LOOP:acc#5.itm(26)} -attr vt d
load net {VEC_LOOP:acc#5.itm(27)} -attr vt d
load net {VEC_LOOP:acc#5.itm(28)} -attr vt d
load net {VEC_LOOP:acc#5.itm(29)} -attr vt d
load net {VEC_LOOP:acc#5.itm(30)} -attr vt d
load net {VEC_LOOP:acc#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:acc#5.itm} 32 {VEC_LOOP:acc#5.itm(0)} {VEC_LOOP:acc#5.itm(1)} {VEC_LOOP:acc#5.itm(2)} {VEC_LOOP:acc#5.itm(3)} {VEC_LOOP:acc#5.itm(4)} {VEC_LOOP:acc#5.itm(5)} {VEC_LOOP:acc#5.itm(6)} {VEC_LOOP:acc#5.itm(7)} {VEC_LOOP:acc#5.itm(8)} {VEC_LOOP:acc#5.itm(9)} {VEC_LOOP:acc#5.itm(10)} {VEC_LOOP:acc#5.itm(11)} {VEC_LOOP:acc#5.itm(12)} {VEC_LOOP:acc#5.itm(13)} {VEC_LOOP:acc#5.itm(14)} {VEC_LOOP:acc#5.itm(15)} {VEC_LOOP:acc#5.itm(16)} {VEC_LOOP:acc#5.itm(17)} {VEC_LOOP:acc#5.itm(18)} {VEC_LOOP:acc#5.itm(19)} {VEC_LOOP:acc#5.itm(20)} {VEC_LOOP:acc#5.itm(21)} {VEC_LOOP:acc#5.itm(22)} {VEC_LOOP:acc#5.itm(23)} {VEC_LOOP:acc#5.itm(24)} {VEC_LOOP:acc#5.itm(25)} {VEC_LOOP:acc#5.itm(26)} {VEC_LOOP:acc#5.itm(27)} {VEC_LOOP:acc#5.itm(28)} {VEC_LOOP:acc#5.itm(29)} {VEC_LOOP:acc#5.itm(30)} {VEC_LOOP:acc#5.itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-769 -attr oid 766 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-770 -attr oid 767 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {STAGE_LOOP:mux#3.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#3.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#3.itm} 4 {STAGE_LOOP:mux#3.itm(0)} {STAGE_LOOP:mux#3.itm(1)} {STAGE_LOOP:mux#3.itm(2)} {STAGE_LOOP:mux#3.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-771 -attr oid 768 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:acc.itm} 4 {COMP_LOOP:twiddle_f:acc.itm(0)} {COMP_LOOP:twiddle_f:acc.itm(1)} {COMP_LOOP:twiddle_f:acc.itm(2)} {COMP_LOOP:twiddle_f:acc.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-772 -attr oid 769 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not#1.itm} 4 {STAGE_LOOP:i:not#1.itm(0)} {STAGE_LOOP:i:not#1.itm(1)} {STAGE_LOOP:i:not#1.itm(2)} {STAGE_LOOP:i:not#1.itm(3)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-773 -attr oid 770 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 11 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-774 -attr oid 771 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load netBundle {conc.itm} 11 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:mux#14.itm(0)} -attr vt d
load net {VEC_LOOP:mux#14.itm(1)} -attr vt d
load net {VEC_LOOP:mux#14.itm(2)} -attr vt d
load net {VEC_LOOP:mux#14.itm(3)} -attr vt d
load net {VEC_LOOP:mux#14.itm(4)} -attr vt d
load net {VEC_LOOP:mux#14.itm(5)} -attr vt d
load net {VEC_LOOP:mux#14.itm(6)} -attr vt d
load net {VEC_LOOP:mux#14.itm(7)} -attr vt d
load net {VEC_LOOP:mux#14.itm(8)} -attr vt d
load net {VEC_LOOP:mux#14.itm(9)} -attr vt d
load net {VEC_LOOP:mux#14.itm(10)} -attr vt d
load netBundle {VEC_LOOP:mux#14.itm} 11 {VEC_LOOP:mux#14.itm(0)} {VEC_LOOP:mux#14.itm(1)} {VEC_LOOP:mux#14.itm(2)} {VEC_LOOP:mux#14.itm(3)} {VEC_LOOP:mux#14.itm(4)} {VEC_LOOP:mux#14.itm(5)} {VEC_LOOP:mux#14.itm(6)} {VEC_LOOP:mux#14.itm(7)} {VEC_LOOP:mux#14.itm(8)} {VEC_LOOP:mux#14.itm(9)} {VEC_LOOP:mux#14.itm(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-775 -attr oid 772 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 11 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-776 -attr oid 773 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(0)} -attr vt d
load net {COMP_LOOP:not#3.itm(1)} -attr vt d
load net {COMP_LOOP:not#3.itm(2)} -attr vt d
load net {COMP_LOOP:not#3.itm(3)} -attr vt d
load net {COMP_LOOP:not#3.itm(4)} -attr vt d
load net {COMP_LOOP:not#3.itm(5)} -attr vt d
load net {COMP_LOOP:not#3.itm(6)} -attr vt d
load net {COMP_LOOP:not#3.itm(7)} -attr vt d
load net {COMP_LOOP:not#3.itm(8)} -attr vt d
load net {COMP_LOOP:not#3.itm(9)} -attr vt d
load netBundle {COMP_LOOP:not#3.itm} 10 {COMP_LOOP:not#3.itm(0)} {COMP_LOOP:not#3.itm(1)} {COMP_LOOP:not#3.itm(2)} {COMP_LOOP:not#3.itm(3)} {COMP_LOOP:not#3.itm(4)} {COMP_LOOP:not#3.itm(5)} {COMP_LOOP:not#3.itm(6)} {COMP_LOOP:not#3.itm(7)} {COMP_LOOP:not#3.itm(8)} {COMP_LOOP:not#3.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-777 -attr oid 774 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-778 -attr oid 775 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(4)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(5)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(6)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(7)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(8)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 10 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} {STAGE_LOOP:mux#1.itm(4)} {STAGE_LOOP:mux#1.itm(5)} {STAGE_LOOP:mux#1.itm(6)} {STAGE_LOOP:mux#1.itm(7)} {STAGE_LOOP:mux#1.itm(8)} {STAGE_LOOP:mux#1.itm(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-779 -attr oid 776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load net {conc#1.itm(2)} -attr vt d
load net {conc#1.itm(3)} -attr vt d
load net {conc#1.itm(4)} -attr vt d
load net {conc#1.itm(5)} -attr vt d
load net {conc#1.itm(6)} -attr vt d
load net {conc#1.itm(7)} -attr vt d
load net {conc#1.itm(8)} -attr vt d
load net {conc#1.itm(9)} -attr vt d
load netBundle {conc#1.itm} 10 {conc#1.itm(0)} {conc#1.itm(1)} {conc#1.itm(2)} {conc#1.itm(3)} {conc#1.itm(4)} {conc#1.itm(5)} {conc#1.itm(6)} {conc#1.itm(7)} {conc#1.itm(8)} {conc#1.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:STAGE_LOOP:conc.itm(0)} -attr vt d
load net {STAGE_LOOP:STAGE_LOOP:conc.itm(1)} -attr vt d
load netBundle {STAGE_LOOP:STAGE_LOOP:conc.itm} 2 {STAGE_LOOP:STAGE_LOOP:conc.itm(0)} {STAGE_LOOP:STAGE_LOOP:conc.itm(1)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-780 -attr oid 777 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-781 -attr oid 778 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-782 -attr oid 779 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-783 -attr oid 780 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-784 -attr oid 781 -attr vt d
load net {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-785 -attr oid 782 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-786 -attr oid 783 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-787 -attr oid 784 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-788 -attr oid 785 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-789 -attr oid 786 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-790 -attr oid 787 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-791 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-792 -attr oid 789 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-793 -attr oid 790 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-794 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-795 -attr oid 792 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-796 -attr oid 793 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-797 -attr oid 794 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-798 -attr oid 795 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-799 -attr oid 796 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-800 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-801 -attr oid 798 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-802 -attr oid 799 -attr vt d
load net {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-803 -attr oid 800 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-804 -attr oid 801 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.d_d(0)} -attr vt d
load net {vec:rsci.d_d(1)} -attr vt d
load net {vec:rsci.d_d(2)} -attr vt d
load net {vec:rsci.d_d(3)} -attr vt d
load net {vec:rsci.d_d(4)} -attr vt d
load net {vec:rsci.d_d(5)} -attr vt d
load net {vec:rsci.d_d(6)} -attr vt d
load net {vec:rsci.d_d(7)} -attr vt d
load net {vec:rsci.d_d(8)} -attr vt d
load net {vec:rsci.d_d(9)} -attr vt d
load net {vec:rsci.d_d(10)} -attr vt d
load net {vec:rsci.d_d(11)} -attr vt d
load net {vec:rsci.d_d(12)} -attr vt d
load net {vec:rsci.d_d(13)} -attr vt d
load net {vec:rsci.d_d(14)} -attr vt d
load net {vec:rsci.d_d(15)} -attr vt d
load net {vec:rsci.d_d(16)} -attr vt d
load net {vec:rsci.d_d(17)} -attr vt d
load net {vec:rsci.d_d(18)} -attr vt d
load net {vec:rsci.d_d(19)} -attr vt d
load net {vec:rsci.d_d(20)} -attr vt d
load net {vec:rsci.d_d(21)} -attr vt d
load net {vec:rsci.d_d(22)} -attr vt d
load net {vec:rsci.d_d(23)} -attr vt d
load net {vec:rsci.d_d(24)} -attr vt d
load net {vec:rsci.d_d(25)} -attr vt d
load net {vec:rsci.d_d(26)} -attr vt d
load net {vec:rsci.d_d(27)} -attr vt d
load net {vec:rsci.d_d(28)} -attr vt d
load net {vec:rsci.d_d(29)} -attr vt d
load net {vec:rsci.d_d(30)} -attr vt d
load net {vec:rsci.d_d(31)} -attr vt d
load netBundle {vec:rsci.d_d} 32 {vec:rsci.d_d(0)} {vec:rsci.d_d(1)} {vec:rsci.d_d(2)} {vec:rsci.d_d(3)} {vec:rsci.d_d(4)} {vec:rsci.d_d(5)} {vec:rsci.d_d(6)} {vec:rsci.d_d(7)} {vec:rsci.d_d(8)} {vec:rsci.d_d(9)} {vec:rsci.d_d(10)} {vec:rsci.d_d(11)} {vec:rsci.d_d(12)} {vec:rsci.d_d(13)} {vec:rsci.d_d(14)} {vec:rsci.d_d(15)} {vec:rsci.d_d(16)} {vec:rsci.d_d(17)} {vec:rsci.d_d(18)} {vec:rsci.d_d(19)} {vec:rsci.d_d(20)} {vec:rsci.d_d(21)} {vec:rsci.d_d(22)} {vec:rsci.d_d(23)} {vec:rsci.d_d(24)} {vec:rsci.d_d(25)} {vec:rsci.d_d(26)} {vec:rsci.d_d(27)} {vec:rsci.d_d(28)} {vec:rsci.d_d(29)} {vec:rsci.d_d(30)} {vec:rsci.d_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-805 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(0)} -port {vec:rsci.d_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(1)} -port {vec:rsci.d_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(2)} -port {vec:rsci.d_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(3)} -port {vec:rsci.d_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(4)} -port {vec:rsci.d_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(5)} -port {vec:rsci.d_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(6)} -port {vec:rsci.d_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(7)} -port {vec:rsci.d_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(8)} -port {vec:rsci.d_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(9)} -port {vec:rsci.d_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(10)} -port {vec:rsci.d_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(11)} -port {vec:rsci.d_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(12)} -port {vec:rsci.d_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(13)} -port {vec:rsci.d_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(14)} -port {vec:rsci.d_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(15)} -port {vec:rsci.d_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(16)} -port {vec:rsci.d_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(17)} -port {vec:rsci.d_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(18)} -port {vec:rsci.d_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(19)} -port {vec:rsci.d_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(20)} -port {vec:rsci.d_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(21)} -port {vec:rsci.d_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(22)} -port {vec:rsci.d_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(23)} -port {vec:rsci.d_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(24)} -port {vec:rsci.d_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(25)} -port {vec:rsci.d_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(26)} -port {vec:rsci.d_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(27)} -port {vec:rsci.d_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(28)} -port {vec:rsci.d_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(29)} -port {vec:rsci.d_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(30)} -port {vec:rsci.d_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(31)} -port {vec:rsci.d_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-806 -attr oid 803 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(0)} -port {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -port {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -port {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -port {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -port {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -port {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -port {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -port {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -port {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -port {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -port {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -port {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -port {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -port {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -port {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -port {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -port {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -port {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -port {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -port {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -port {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -port {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -port {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -port {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -port {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -port {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -port {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -port {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -port {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -port {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -port {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -port {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-807 -attr oid 804 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.radr_d(0)} -attr vt d
load net {vec:rsci.radr_d(1)} -attr vt d
load net {vec:rsci.radr_d(2)} -attr vt d
load net {vec:rsci.radr_d(3)} -attr vt d
load net {vec:rsci.radr_d(4)} -attr vt d
load net {vec:rsci.radr_d(5)} -attr vt d
load net {vec:rsci.radr_d(6)} -attr vt d
load net {vec:rsci.radr_d(7)} -attr vt d
load net {vec:rsci.radr_d(8)} -attr vt d
load net {vec:rsci.radr_d(9)} -attr vt d
load netBundle {vec:rsci.radr_d} 10 {vec:rsci.radr_d(0)} {vec:rsci.radr_d(1)} {vec:rsci.radr_d(2)} {vec:rsci.radr_d(3)} {vec:rsci.radr_d(4)} {vec:rsci.radr_d(5)} {vec:rsci.radr_d(6)} {vec:rsci.radr_d(7)} {vec:rsci.radr_d(8)} {vec:rsci.radr_d(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-808 -attr oid 805 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(0)} -port {vec:rsci.radr_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(1)} -port {vec:rsci.radr_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(2)} -port {vec:rsci.radr_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(3)} -port {vec:rsci.radr_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(4)} -port {vec:rsci.radr_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(5)} -port {vec:rsci.radr_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(6)} -port {vec:rsci.radr_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(7)} -port {vec:rsci.radr_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(8)} -port {vec:rsci.radr_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(9)} -port {vec:rsci.radr_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.wadr_d(0)} -attr vt d
load net {vec:rsci.wadr_d(1)} -attr vt d
load net {vec:rsci.wadr_d(2)} -attr vt d
load net {vec:rsci.wadr_d(3)} -attr vt d
load net {vec:rsci.wadr_d(4)} -attr vt d
load net {vec:rsci.wadr_d(5)} -attr vt d
load net {vec:rsci.wadr_d(6)} -attr vt d
load net {vec:rsci.wadr_d(7)} -attr vt d
load net {vec:rsci.wadr_d(8)} -attr vt d
load net {vec:rsci.wadr_d(9)} -attr vt d
load netBundle {vec:rsci.wadr_d} 10 {vec:rsci.wadr_d(0)} {vec:rsci.wadr_d(1)} {vec:rsci.wadr_d(2)} {vec:rsci.wadr_d(3)} {vec:rsci.wadr_d(4)} {vec:rsci.wadr_d(5)} {vec:rsci.wadr_d(6)} {vec:rsci.wadr_d(7)} {vec:rsci.wadr_d(8)} {vec:rsci.wadr_d(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-809 -attr oid 806 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(0)} -port {vec:rsci.wadr_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(1)} -port {vec:rsci.wadr_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(2)} -port {vec:rsci.wadr_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(3)} -port {vec:rsci.wadr_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(4)} -port {vec:rsci.wadr_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(5)} -port {vec:rsci.wadr_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(6)} -port {vec:rsci.wadr_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(7)} -port {vec:rsci.wadr_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(8)} -port {vec:rsci.wadr_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(9)} -port {vec:rsci.wadr_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-810 -attr oid 807 -attr vt d
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-811 -attr oid 808 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-812 -attr oid 809 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(0)} -port {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -port {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -port {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -port {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -port {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -port {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -port {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -port {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -port {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -port {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -port {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -port {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -port {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -port {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -port {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -port {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -port {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -port {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -port {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -port {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -port {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -port {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -port {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -port {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -port {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -port {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -port {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -port {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -port {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -port {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -port {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -port {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-813 -attr oid 810 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-814 -attr oid 811 -attr vt d
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-815 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-816 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(0)} -port {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -port {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -port {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -port {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -port {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -port {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -port {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -port {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -port {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -port {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -port {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -port {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -port {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -port {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -port {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -port {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -port {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -port {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -port {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -port {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -port {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -port {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -port {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -port {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -port {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -port {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -port {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -port {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -port {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -port {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -port {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -port {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-817 -attr oid 814 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-818 -attr oid 815 -attr vt d
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-819 -attr oid 816 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-820 -attr oid 817 -attr vt d
load net {vec:rsci.we_d.iff} -port {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-821 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.we_d.pff}
load net {twiddle:rsci.radr_d.pff(0)} -attr vt d
load net {twiddle:rsci.radr_d.pff(1)} -attr vt d
load net {twiddle:rsci.radr_d.pff(2)} -attr vt d
load net {twiddle:rsci.radr_d.pff(3)} -attr vt d
load net {twiddle:rsci.radr_d.pff(4)} -attr vt d
load net {twiddle:rsci.radr_d.pff(5)} -attr vt d
load net {twiddle:rsci.radr_d.pff(6)} -attr vt d
load net {twiddle:rsci.radr_d.pff(7)} -attr vt d
load net {twiddle:rsci.radr_d.pff(8)} -attr vt d
load net {twiddle:rsci.radr_d.pff(9)} -attr vt d
load netBundle {twiddle:rsci.radr_d.pff} 10 {twiddle:rsci.radr_d.pff(0)} {twiddle:rsci.radr_d.pff(1)} {twiddle:rsci.radr_d.pff(2)} {twiddle:rsci.radr_d.pff(3)} {twiddle:rsci.radr_d.pff(4)} {twiddle:rsci.radr_d.pff(5)} {twiddle:rsci.radr_d.pff(6)} {twiddle:rsci.radr_d.pff(7)} {twiddle:rsci.radr_d.pff(8)} {twiddle:rsci.radr_d.pff(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-822 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(0)} -port {twiddle:rsci.radr_d.pff(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(1)} -port {twiddle:rsci.radr_d.pff(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(2)} -port {twiddle:rsci.radr_d.pff(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(3)} -port {twiddle:rsci.radr_d.pff(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(4)} -port {twiddle:rsci.radr_d.pff(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(5)} -port {twiddle:rsci.radr_d.pff(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(6)} -port {twiddle:rsci.radr_d.pff(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(7)} -port {twiddle:rsci.radr_d.pff(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(8)} -port {twiddle:rsci.radr_d.pff(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(9)} -port {twiddle:rsci.radr_d.pff(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-823 -attr oid 820 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 0.532053 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-824 -attr oid 821 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-825 -attr oid 822 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-826 -attr oid 823 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-827 -attr oid 824 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-828 -attr oid 825 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-829 -attr oid 826 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-830 -attr oid 827 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-831 -attr oid 828 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-832 -attr oid 829 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {or#22.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#22.rmff}
load net {or#24.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#24.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-833 -attr oid 830 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-834 -attr oid 831 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {mult():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-835 -attr oid 832 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-836 -attr oid 833 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {modulo_sub():cmp.ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-837 -attr oid 834 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-838 -attr oid 835 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 38.003000 -attr delay 0.532053 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-839 -attr oid 836 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-840 -attr oid 837 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-841 -attr oid 838 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-842 -attr oid 839 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-843 -attr oid 840 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-844 -attr oid 841 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {vec:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.we_d.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-845 -attr oid 842 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.we_d.iff}
load net {or#14.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.iswt0.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#14.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-846 -attr oid 843 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {or#16.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#16.rmff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-847 -attr oid 844 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 0.532053 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-848 -attr oid 845 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-849 -attr oid 846 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-850 -attr oid 847 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-851 -attr oid 848 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-852 -attr oid 849 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-853 -attr oid 850 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-854 -attr oid 851 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-855 -attr oid 852 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-856 -attr oid 853 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 0.532053 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-857 -attr oid 854 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-858 -attr oid 855 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-859 -attr oid 856 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-860 -attr oid 857 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-861 -attr oid 858 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-862 -attr oid 859 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle_h:rsci.q_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-863 -attr oid 860 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#3.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-864 -attr oid 861 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-865 -attr oid 862 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 0.900643 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-866 -attr oid 863 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-867 -attr oid 864 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-868 -attr oid 865 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-869 -attr oid 866 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-870 -attr oid 867 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-871 -attr oid 868 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-872 -attr oid 869 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-873 -attr oid 870 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-874 -attr oid 871 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-875 -attr oid 872 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-876 -attr oid 873 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-877 -attr oid 874 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-878 -attr oid 875 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-879 -attr oid 876 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-880 -attr oid 877 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-881 -attr oid 878 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-882 -attr oid 879 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-883 -attr oid 880 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-884 -attr oid 881 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-885 -attr oid 882 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-886 -attr oid 883 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-887 -attr oid 884 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-888 -attr oid 885 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-889 -attr oid 886 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-890 -attr oid 887 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-891 -attr oid 888 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-892 -attr oid 889 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-893 -attr oid 890 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.102564 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-894 -attr oid 891 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-895 -attr oid 892 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-896 -attr oid 893 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-897 -attr oid 894 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-898 -attr oid 895 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-899 -attr oid 896 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 5.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-900 -attr oid 897 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-901 -attr oid 898 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-902 -attr oid 899 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(8)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(9)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(11)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(11)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(12)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(12)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(13)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(13)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(14)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(14)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(15)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(15)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(16)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(16)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(17)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(17)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#9.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {VEC_LOOP.C#9_tr0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-903 -attr oid 900 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(10)#1.itm}
load net {COMP_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#2_tr0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-904 -attr oid 901 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-905 -attr oid 902 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-906 -attr oid 903 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "mult():cmp" "cluster.mult_59151e092748153366e044431725dce770ca()" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp} -attr area 6883.000000 -attr delay 4.267100 -attr qmod "cluster.mult_59151e092748153366e044431725dce770ca()" -attr @fillcolor {#B43EBE} 
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {mult():cmp.return_rsc_z(0)} -pin  "mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(7)} -pin  "mult():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-908 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7).itm}
load net {clk} -pin  "mult():cmp" {ccs_ccore_clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-909 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "mult():cmp" {ccs_ccore_srst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-910 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {mult():cmp.ccs_ccore_en} -pin  "mult():cmp" {ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.ccs_ccore_en}
load inst "modulo_sub():cmp" "cluster.modulo_sub_20a309095b5a6fe8364d291159fdb443635b()" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp} -attr area 64.000000 -attr delay 0.912000 -attr qmod "cluster.modulo_sub_20a309095b5a6fe8364d291159fdb443635b()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#8.itm(0)} -pin  "modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {p.sva(0)} -pin  "modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {modulo_sub():cmp.return_rsc_z(0)} -pin  "modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(1)} -pin  "modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(2)} -pin  "modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(3)} -pin  "modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(4)} -pin  "modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(5)} -pin  "modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(6)} -pin  "modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(7)} -pin  "modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(8)} -pin  "modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(9)} -pin  "modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(10)} -pin  "modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(11)} -pin  "modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(12)} -pin  "modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(13)} -pin  "modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(14)} -pin  "modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(15)} -pin  "modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(16)} -pin  "modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(17)} -pin  "modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(18)} -pin  "modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(19)} -pin  "modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(20)} -pin  "modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(21)} -pin  "modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(22)} -pin  "modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(23)} -pin  "modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(24)} -pin  "modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(25)} -pin  "modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(26)} -pin  "modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(27)} -pin  "modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(28)} -pin  "modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(29)} -pin  "modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(30)} -pin  "modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {modulo_sub():cmp.return_rsc_z(31)} -pin  "modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.return_rsc_z}
load net {fsm_output(6)} -pin  "modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-913 -attr oid 910 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#2.itm}
load net {clk} -pin  "modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-914 -attr oid 911 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-915 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_sub():cmp" {ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-916 -attr oid 913 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "modulo_add():cmp" "cluster.modulo_add_cc63cafac97d74f1eed42d0ce4f58b4f60d2()" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-917 -attr oid 914 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp} -attr area 96.000000 -attr delay 0.912000 -attr qmod "cluster.modulo_add_cc63cafac97d74f1eed42d0ce4f58b4f60d2()" -attr @fillcolor {#B43EBE} 
load net {VEC_LOOP:acc#5.itm(0)} -pin  "modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {p.sva(0)} -pin  "modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(mult():cmp.p_rsc_dat).cse.pff).itm}
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {fsm_output(6)} -pin  "modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-918 -attr oid 915 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#3.itm}
load net {clk} -pin  "modulo_add():cmp" {ccs_ccore_clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-919 -attr oid 916 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "modulo_add():cmp" {ccs_ccore_srst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-920 -attr oid 917 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {modulo_sub():cmp.ccs_ccore_en} -pin  "modulo_add():cmp" {ccs_ccore_en} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-921 -attr oid 918 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-922 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift:rg} -attr area 9.595150 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_shift_l(1,0,4,11)"
load net {PWR} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-923 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 11.000000 -attr delay 0.561859 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(11,0,11,0,11)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux#14.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(3)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(4)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(5)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(6)} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(7)} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(8)} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(9)} -pin  "COMP_LOOP:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(10)} -pin  "COMP_LOOP:acc:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:or#1.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "COMP_LOOP:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,2,1,11)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-924 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc#1:rg} -attr area 10.000000 -attr delay 0.557853 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,2,1,11)"
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "COMP_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "COMP_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "COMP_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "COMP_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "COMP_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(9)} -pin  "COMP_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {PWR} -pin  "COMP_LOOP:acc#1:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "COMP_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:STAGE_LOOP:conc.itm}
load net {GND} -pin  "COMP_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {z.out#2(0)} -pin  "COMP_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "COMP_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-925 -attr oid 922 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(0)} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#2.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-926 -attr oid 923 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "or#16" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-927 -attr oid 924 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#16} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#1.itm}
load net {fsm_output(4)} -pin  "or#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#2.itm}
load net {or#16.rmff} -pin  "or#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#16.rmff}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-928 -attr oid 925 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#16.rmff} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#16.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-929 -attr oid 926 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-930 -attr oid 927 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#2.itm}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-931 -attr oid 928 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "STAGE_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-932 -attr oid 929 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not#1.itm} -pin  "STAGE_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load inst "and#46" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-933 -attr oid 930 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {STAGE_LOOP:not#1.itm} -pin  "and#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#1.itm}
load net {fsm_output(15)} -pin  "and#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#1.itm}
load net {and#46.itm} -pin  "and#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-934 -attr oid 931 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#46.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-935 -attr oid 932 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-936 -attr oid 933 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(16)} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(16)#1.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-937 -attr oid 934 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "or#22" "or(5,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-938 -attr oid 935 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#22} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,5)"
load net {fsm_output(11)} -pin  "or#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(11).itm}
load net {fsm_output(10)} -pin  "or#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(10).itm}
load net {fsm_output(9)} -pin  "or#22" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(9).itm}
load net {fsm_output(8)} -pin  "or#22" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8).itm}
load net {fsm_output(7)} -pin  "or#22" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#2.itm}
load net {or#22.rmff} -pin  "or#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#22.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-939 -attr oid 936 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#22.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#22.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-940 -attr oid 937 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "or#24" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-941 -attr oid 938 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#24} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(7)} -pin  "or#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#3.itm}
load net {fsm_output(6)} -pin  "or#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#1.itm}
load net {or#24.rmff} -pin  "or#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#24.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-942 -attr oid 939 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#24.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#24.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#15}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-943 -attr oid 940 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-944 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0).itm}
load net {fsm_output(15)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#4.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-945 -attr oid 942 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#1.itm}
load net {fsm_output(15)} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#7.itm}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-946 -attr oid 943 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-947 -attr oid 944 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-948 -attr oid 945 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "not#23" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-949 -attr oid 946 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#23} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#23" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#4.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#23.itm}
load inst "nand" "nand(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-950 -attr oid 947 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nand(1,2)"
load net {and.dcpl#2} -pin  "nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {not#23.itm} -pin  "nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#23.itm}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-951 -attr oid 948 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {nand.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-952 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-953 -attr oid 950 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-954 -attr oid 951 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(16)} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(16)#2.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-955 -attr oid 952 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-956 -attr oid 953 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "reg(STAGE_LOOP:or" "or(5,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-957 -attr oid 954 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,5)"
load net {fsm_output(1)} -pin  "reg(STAGE_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#4.itm}
load net {fsm_output(17)} -pin  "reg(STAGE_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(17)#1.itm}
load net {fsm_output(16)} -pin  "reg(STAGE_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(16)#4.itm}
load net {fsm_output(0)} -pin  "reg(STAGE_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#3.itm}
load net {fsm_output(15)} -pin  "reg(STAGE_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#6.itm}
load net {reg(STAGE_LOOP:or.itm} -pin  "reg(STAGE_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-958 -attr oid 955 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(STAGE_LOOP:or.itm} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:or.itm}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-959 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-960 -attr oid 957 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "COMP_LOOP:k:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-961 -attr oid 958 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#1.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and" "and(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-962 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {z.out#2(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {z.out#2(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:slc(COMP_LOOP:k(10:0).sva#2)(9-0).itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load inst "COMP_LOOP:k:or" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-963 -attr oid 960 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "COMP_LOOP:k:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#3.itm}
load net {fsm_output(14)} -pin  "COMP_LOOP:k:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#1.itm}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load inst "COMP_LOOP:k:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-964 -attr oid 961 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:k:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:k:or.itm} -pin  "COMP_LOOP:k:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:or.itm}
load net {COMP_LOOP:k:and.itm} -pin  "COMP_LOOP:k:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load inst "reg(COMP_LOOP:k(10:0).sva(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-965 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and.itm(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-966 -attr oid 963 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:k:and.itm} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:and.itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "reg(COMP_LOOP:k(10:0).sva(9:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load inst "not#36" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-967 -attr oid 964 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {and.dcpl#2} -pin  "not#36" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load net {not#36.itm} -pin  "not#36" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36.itm}
load inst "reg(COMP_LOOP:or" "or(7,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-968 -attr oid 965 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or} -attr area 2.000000 -attr delay 0.532051 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,7)"
load net {fsm_output(1)} -pin  "reg(COMP_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#2.itm}
load net {fsm_output(2)} -pin  "reg(COMP_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#1.itm}
load net {not#36.itm} -pin  "reg(COMP_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#36.itm}
load net {fsm_output(0)} -pin  "reg(COMP_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#5.itm}
load net {fsm_output(3)} -pin  "reg(COMP_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#1.itm}
load net {fsm_output(14)} -pin  "reg(COMP_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#3.itm}
load net {fsm_output(15)} -pin  "reg(COMP_LOOP:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(15)#3.itm}
load net {reg(COMP_LOOP:or.itm} -pin  "reg(COMP_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or.itm}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-969 -attr oid 966 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP:or.itm} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:or.itm}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-970 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.q_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {twiddle_h:rsci.q_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.q_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-971 -attr oid 968 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load net {COMP_LOOP:twiddle_help.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help.sva}
load inst "reg(COMP_LOOP:twiddle_f)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-972 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.q_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {twiddle:rsci.q_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.q_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-973 -attr oid 970 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load net {COMP_LOOP:twiddle_f.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f.sva}
load inst "VEC_LOOP:acc#1" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-974 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1} -attr area 10.000000 -attr delay 0.557853 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "VEC_LOOP:acc#1" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "VEC_LOOP:acc#1" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "VEC_LOOP:acc#1" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "VEC_LOOP:acc#1" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "VEC_LOOP:acc#1" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "VEC_LOOP:acc#1" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "VEC_LOOP:acc#1" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "VEC_LOOP:acc#1" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "VEC_LOOP:acc#1" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "VEC_LOOP:acc#1" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {VEC_LOOP:acc#1.itm(0)} -pin  "VEC_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(1)} -pin  "VEC_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(2)} -pin  "VEC_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(3)} -pin  "VEC_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(4)} -pin  "VEC_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(5)} -pin  "VEC_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(6)} -pin  "VEC_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(7)} -pin  "VEC_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(8)} -pin  "VEC_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(9)} -pin  "VEC_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load inst "COMP_LOOP:k:mux" "mux(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-975 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.itm(0)} -pin  "COMP_LOOP:k:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(1)} -pin  "COMP_LOOP:k:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(2)} -pin  "COMP_LOOP:k:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(3)} -pin  "COMP_LOOP:k:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(4)} -pin  "COMP_LOOP:k:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(5)} -pin  "COMP_LOOP:k:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(6)} -pin  "COMP_LOOP:k:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(7)} -pin  "COMP_LOOP:k:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(8)} -pin  "COMP_LOOP:k:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:acc#1.itm(9)} -pin  "COMP_LOOP:k:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.itm}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "COMP_LOOP:k:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "COMP_LOOP:k:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "COMP_LOOP:k:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "COMP_LOOP:k:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "COMP_LOOP:k:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "COMP_LOOP:k:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "COMP_LOOP:k:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "COMP_LOOP:k:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "COMP_LOOP:k:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "COMP_LOOP:k:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0).sva#1)(9-0).itm}
load net {fsm_output(13)} -pin  "COMP_LOOP:k:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13).itm}
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-976 -attr oid 973 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:not#1.itm}
load inst "COMP_LOOP:k:COMP_LOOP:k:and#1" "and(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-977 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1} -attr area 10.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(10,2)"
load net {COMP_LOOP:k:mux.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {COMP_LOOP:k:mux.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:mux.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {VEC_LOOP:not#1.itm} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:exs#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "COMP_LOOP:k:COMP_LOOP:k:and#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load inst "VEC_LOOP:or" "or(3,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-978 -attr oid 975 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,3)"
load net {fsm_output(13)} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(13)#1.itm}
load net {fsm_output(3)} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#2.itm}
load net {fsm_output(4)} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#1.itm}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-979 -attr oid 976 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:and.itm} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-980 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {COMP_LOOP:k:COMP_LOOP:k:and#1.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:COMP_LOOP:k:and#1.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-981 -attr oid 978 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-982 -attr oid 979 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(4)} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#4.itm}
load net {VEC_LOOP:j:and.cse} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load inst "reg(VEC_LOOP:j(10:0))" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-983 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(11,0,0,1,1,1,1)"
load net {z.out#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0))" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#19}
load net {clk} -pin  "reg(VEC_LOOP:j(10:0))" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-984 -attr oid 981 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:j(10:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {rst} -pin  "reg(VEC_LOOP:j(10:0))" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(10:0).sva#1(0)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(1)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(2)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(3)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(4)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(5)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(6)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(7)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(8)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(9)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load net {VEC_LOOP:j(10:0).sva#1(10)} -pin  "reg(VEC_LOOP:j(10:0))" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0).sva#1}
load inst "reg(VEC_LOOP:acc#10)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-985 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-986 -attr oid 983 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.cse} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.cse}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load inst "reg(factor2)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-987 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(factor2)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.q_d.mxwt(0)} -pin  "reg(factor2)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "reg(factor2)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "reg(factor2)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "reg(factor2)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "reg(factor2)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "reg(factor2)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "reg(factor2)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "reg(factor2)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "reg(factor2)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "reg(factor2)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "reg(factor2)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "reg(factor2)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "reg(factor2)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "reg(factor2)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "reg(factor2)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "reg(factor2)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "reg(factor2)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "reg(factor2)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "reg(factor2)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "reg(factor2)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "reg(factor2)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "reg(factor2)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "reg(factor2)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "reg(factor2)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "reg(factor2)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "reg(factor2)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "reg(factor2)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "reg(factor2)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "reg(factor2)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "reg(factor2)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "reg(factor2)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "reg(factor2)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {clk} -pin  "reg(factor2)" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-988 -attr oid 985 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(factor2)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {factor2.sva(0)} -pin  "reg(factor2)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "reg(factor2)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "reg(factor2)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "reg(factor2)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "reg(factor2)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "reg(factor2)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "reg(factor2)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "reg(factor2)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "reg(factor2)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "reg(factor2)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "reg(factor2)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "reg(factor2)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "reg(factor2)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "reg(factor2)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "reg(factor2)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "reg(factor2)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "reg(factor2)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "reg(factor2)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "reg(factor2)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "reg(factor2)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "reg(factor2)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "reg(factor2)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "reg(factor2)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "reg(factor2)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "reg(factor2)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "reg(factor2)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "reg(factor2)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "reg(factor2)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "reg(factor2)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "reg(factor2)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "reg(factor2)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "reg(factor2)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load inst "VEC_LOOP:acc#10" "add3(10,-1,10,-1,10,-1,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-989 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 0.835032 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add3(10,0,10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#10" {C(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#10" {C(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#10" {C(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#10" {C(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#10" {C(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#10" {C(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#10" {C(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#10" {C(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#10" {C(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#10" {C(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-990 -attr oid 987 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_nor(1,2)"
load net {fsm_output(17)} -pin  "nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(17).itm}
load net {fsm_output(16)} -pin  "nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(16).itm}
load net {and.dcpl#2} -pin  "nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#2}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-991 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(4)"
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out#2)(3-0)#1.itm}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "STAGE_LOOP:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-992 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc} -attr area 5.000000 -attr delay 0.537821 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(5,0,2,1,5)"
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:conc#1.itm}
load net {PWR} -pin  "STAGE_LOOP:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:acc.itm(0)} -pin  "STAGE_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(1)} -pin  "STAGE_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(2)} -pin  "STAGE_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(3)} -pin  "STAGE_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-993 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(32,1,2)"
load net {modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/modulo_add():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mult():cmp.return_rsc_z}
load net {fsm_output(12)} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#1.itm}
load net {vec:rsci.d_d(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load net {vec:rsci.d_d(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.d_d}
load inst "VEC_LOOP:mux#4" "mux(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-994 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#4} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(0)} -pin  "VEC_LOOP:mux#4" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(1)} -pin  "VEC_LOOP:mux#4" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(2)} -pin  "VEC_LOOP:mux#4" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(3)} -pin  "VEC_LOOP:mux#4" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(4)} -pin  "VEC_LOOP:mux#4" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(5)} -pin  "VEC_LOOP:mux#4" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(6)} -pin  "VEC_LOOP:mux#4" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(7)} -pin  "VEC_LOOP:mux#4" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(8)} -pin  "VEC_LOOP:mux#4" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse.sva:mx0w0(9)} -pin  "VEC_LOOP:mux#4" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w0}
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux#4" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux#4" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux#4" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux#4" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux#4" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux#4" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux#4" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux#4" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux#4" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux#4" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {fsm_output(5)} -pin  "VEC_LOOP:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#2.itm}
load net {vec:rsci.radr_d(0)} -pin  "VEC_LOOP:mux#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(1)} -pin  "VEC_LOOP:mux#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(2)} -pin  "VEC_LOOP:mux#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(3)} -pin  "VEC_LOOP:mux#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(4)} -pin  "VEC_LOOP:mux#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(5)} -pin  "VEC_LOOP:mux#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(6)} -pin  "VEC_LOOP:mux#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(7)} -pin  "VEC_LOOP:mux#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(8)} -pin  "VEC_LOOP:mux#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load net {vec:rsci.radr_d(9)} -pin  "VEC_LOOP:mux#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.radr_d}
load inst "VEC_LOOP:mux#5" "mux(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-995 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#5} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux#5" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux#5" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux#5" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux#5" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux#5" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux#5" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux#5" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux#5" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux#5" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux#5" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(0)} -pin  "VEC_LOOP:mux#5" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(1)} -pin  "VEC_LOOP:mux#5" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(2)} -pin  "VEC_LOOP:mux#5" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(3)} -pin  "VEC_LOOP:mux#5" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(4)} -pin  "VEC_LOOP:mux#5" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(5)} -pin  "VEC_LOOP:mux#5" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(6)} -pin  "VEC_LOOP:mux#5" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(7)} -pin  "VEC_LOOP:mux#5" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(8)} -pin  "VEC_LOOP:mux#5" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {VEC_LOOP:acc#10.cse.sva(9)} -pin  "VEC_LOOP:mux#5" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva}
load net {fsm_output(12)} -pin  "VEC_LOOP:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12)#2.itm}
load net {vec:rsci.wadr_d(0)} -pin  "VEC_LOOP:mux#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(1)} -pin  "VEC_LOOP:mux#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(2)} -pin  "VEC_LOOP:mux#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(3)} -pin  "VEC_LOOP:mux#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(4)} -pin  "VEC_LOOP:mux#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(5)} -pin  "VEC_LOOP:mux#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(6)} -pin  "VEC_LOOP:mux#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(7)} -pin  "VEC_LOOP:mux#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(8)} -pin  "VEC_LOOP:mux#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(9)} -pin  "VEC_LOOP:mux#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wadr_d}
load inst "COMP_LOOP:twiddle_f:mul" "mul(10,-1,10,-1,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-996 -attr oid 993 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul} -attr area 667.000000 -attr delay 2.070393 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mul(10,0,10,0,10)"
load net {z.out(0)} -pin  "COMP_LOOP:twiddle_f:mul" {A(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(1)} -pin  "COMP_LOOP:twiddle_f:mul" {A(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(2)} -pin  "COMP_LOOP:twiddle_f:mul" {A(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(3)} -pin  "COMP_LOOP:twiddle_f:mul" {A(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(4)} -pin  "COMP_LOOP:twiddle_f:mul" {A(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(5)} -pin  "COMP_LOOP:twiddle_f:mul" {A(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(6)} -pin  "COMP_LOOP:twiddle_f:mul" {A(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(7)} -pin  "COMP_LOOP:twiddle_f:mul" {A(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(8)} -pin  "COMP_LOOP:twiddle_f:mul" {A(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {z.out(9)} -pin  "COMP_LOOP:twiddle_f:mul" {A(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(9-0).itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "COMP_LOOP:twiddle_f:mul" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "COMP_LOOP:twiddle_f:mul" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "COMP_LOOP:twiddle_f:mul" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "COMP_LOOP:twiddle_f:mul" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "COMP_LOOP:twiddle_f:mul" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "COMP_LOOP:twiddle_f:mul" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "COMP_LOOP:twiddle_f:mul" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "COMP_LOOP:twiddle_f:mul" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "COMP_LOOP:twiddle_f:mul" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "COMP_LOOP:twiddle_f:mul" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {twiddle:rsci.radr_d.pff(0)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(1)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(2)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(3)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(4)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(5)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(6)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(7)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(8)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load net {twiddle:rsci.radr_d.pff(9)} -pin  "COMP_LOOP:twiddle_f:mul" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.radr_d.pff}
load inst "factor2:not" "not(32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-997 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(32)"
load net {factor2.sva(0)} -pin  "factor2:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "factor2:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "factor2:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "factor2:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "factor2:not" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "factor2:not" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "factor2:not" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "factor2:not" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "factor2:not" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "factor2:not" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "factor2:not" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "factor2:not" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "factor2:not" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "factor2:not" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "factor2:not" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "factor2:not" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "factor2:not" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "factor2:not" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "factor2:not" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "factor2:not" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "factor2:not" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "factor2:not" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "factor2:not" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "factor2:not" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "factor2:not" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "factor2:not" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "factor2:not" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "factor2:not" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "factor2:not" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "factor2:not" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "factor2:not" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "factor2:not" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2:not.itm(0)} -pin  "factor2:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "factor2:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "factor2:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "factor2:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "factor2:not" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "factor2:not" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "factor2:not" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "factor2:not" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "factor2:not" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "factor2:not" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "factor2:not" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "factor2:not" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "factor2:not" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "factor2:not" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "factor2:not" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "factor2:not" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "factor2:not" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "factor2:not" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "factor2:not" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "factor2:not" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "factor2:not" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "factor2:not" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "factor2:not" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "factor2:not" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "factor2:not" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "factor2:not" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "factor2:not" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "factor2:not" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "factor2:not" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "factor2:not" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "factor2:not" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "factor2:not" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load inst "VEC_LOOP:acc#8" "add_ci(32,-1,32,-1,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8} -attr area 32.000000 -attr delay 0.645994 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.q_d.mxwt(0)} -pin  "VEC_LOOP:acc#8" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "VEC_LOOP:acc#8" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "VEC_LOOP:acc#8" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "VEC_LOOP:acc#8" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "VEC_LOOP:acc#8" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "VEC_LOOP:acc#8" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "VEC_LOOP:acc#8" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "VEC_LOOP:acc#8" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "VEC_LOOP:acc#8" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "VEC_LOOP:acc#8" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "VEC_LOOP:acc#8" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "VEC_LOOP:acc#8" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "VEC_LOOP:acc#8" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "VEC_LOOP:acc#8" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "VEC_LOOP:acc#8" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "VEC_LOOP:acc#8" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "VEC_LOOP:acc#8" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "VEC_LOOP:acc#8" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "VEC_LOOP:acc#8" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "VEC_LOOP:acc#8" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "VEC_LOOP:acc#8" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "VEC_LOOP:acc#8" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "VEC_LOOP:acc#8" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "VEC_LOOP:acc#8" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "VEC_LOOP:acc#8" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "VEC_LOOP:acc#8" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "VEC_LOOP:acc#8" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "VEC_LOOP:acc#8" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "VEC_LOOP:acc#8" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "VEC_LOOP:acc#8" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "VEC_LOOP:acc#8" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "VEC_LOOP:acc#8" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {factor2:not.itm(0)} -pin  "VEC_LOOP:acc#8" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(1)} -pin  "VEC_LOOP:acc#8" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(2)} -pin  "VEC_LOOP:acc#8" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(3)} -pin  "VEC_LOOP:acc#8" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(4)} -pin  "VEC_LOOP:acc#8" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(5)} -pin  "VEC_LOOP:acc#8" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(6)} -pin  "VEC_LOOP:acc#8" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(7)} -pin  "VEC_LOOP:acc#8" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(8)} -pin  "VEC_LOOP:acc#8" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(9)} -pin  "VEC_LOOP:acc#8" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(10)} -pin  "VEC_LOOP:acc#8" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(11)} -pin  "VEC_LOOP:acc#8" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(12)} -pin  "VEC_LOOP:acc#8" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(13)} -pin  "VEC_LOOP:acc#8" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(14)} -pin  "VEC_LOOP:acc#8" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(15)} -pin  "VEC_LOOP:acc#8" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(16)} -pin  "VEC_LOOP:acc#8" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(17)} -pin  "VEC_LOOP:acc#8" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(18)} -pin  "VEC_LOOP:acc#8" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(19)} -pin  "VEC_LOOP:acc#8" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(20)} -pin  "VEC_LOOP:acc#8" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(21)} -pin  "VEC_LOOP:acc#8" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(22)} -pin  "VEC_LOOP:acc#8" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(23)} -pin  "VEC_LOOP:acc#8" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(24)} -pin  "VEC_LOOP:acc#8" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(25)} -pin  "VEC_LOOP:acc#8" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(26)} -pin  "VEC_LOOP:acc#8" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(27)} -pin  "VEC_LOOP:acc#8" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(28)} -pin  "VEC_LOOP:acc#8" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(29)} -pin  "VEC_LOOP:acc#8" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(30)} -pin  "VEC_LOOP:acc#8" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {factor2:not.itm(31)} -pin  "VEC_LOOP:acc#8" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2:not.itm}
load net {PWR} -pin  "VEC_LOOP:acc#8" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {VEC_LOOP:acc#8.itm(0)} -pin  "VEC_LOOP:acc#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(1)} -pin  "VEC_LOOP:acc#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(2)} -pin  "VEC_LOOP:acc#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(3)} -pin  "VEC_LOOP:acc#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(4)} -pin  "VEC_LOOP:acc#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(5)} -pin  "VEC_LOOP:acc#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(6)} -pin  "VEC_LOOP:acc#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(7)} -pin  "VEC_LOOP:acc#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(8)} -pin  "VEC_LOOP:acc#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(9)} -pin  "VEC_LOOP:acc#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(10)} -pin  "VEC_LOOP:acc#8" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(11)} -pin  "VEC_LOOP:acc#8" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(12)} -pin  "VEC_LOOP:acc#8" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(13)} -pin  "VEC_LOOP:acc#8" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(14)} -pin  "VEC_LOOP:acc#8" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(15)} -pin  "VEC_LOOP:acc#8" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(16)} -pin  "VEC_LOOP:acc#8" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(17)} -pin  "VEC_LOOP:acc#8" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(18)} -pin  "VEC_LOOP:acc#8" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(19)} -pin  "VEC_LOOP:acc#8" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(20)} -pin  "VEC_LOOP:acc#8" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(21)} -pin  "VEC_LOOP:acc#8" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(22)} -pin  "VEC_LOOP:acc#8" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(23)} -pin  "VEC_LOOP:acc#8" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(24)} -pin  "VEC_LOOP:acc#8" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(25)} -pin  "VEC_LOOP:acc#8" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(26)} -pin  "VEC_LOOP:acc#8" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(27)} -pin  "VEC_LOOP:acc#8" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(28)} -pin  "VEC_LOOP:acc#8" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(29)} -pin  "VEC_LOOP:acc#8" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(30)} -pin  "VEC_LOOP:acc#8" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load net {VEC_LOOP:acc#8.itm(31)} -pin  "VEC_LOOP:acc#8" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#8.itm}
load inst "VEC_LOOP:acc#5" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5} -attr area 32.000000 -attr delay 0.645994 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(32,0,32,0,32)"
load net {vec:rsci.q_d.mxwt(0)} -pin  "VEC_LOOP:acc#5" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(1)} -pin  "VEC_LOOP:acc#5" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(2)} -pin  "VEC_LOOP:acc#5" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(3)} -pin  "VEC_LOOP:acc#5" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(4)} -pin  "VEC_LOOP:acc#5" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(5)} -pin  "VEC_LOOP:acc#5" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(6)} -pin  "VEC_LOOP:acc#5" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(7)} -pin  "VEC_LOOP:acc#5" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(8)} -pin  "VEC_LOOP:acc#5" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(9)} -pin  "VEC_LOOP:acc#5" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(10)} -pin  "VEC_LOOP:acc#5" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(11)} -pin  "VEC_LOOP:acc#5" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(12)} -pin  "VEC_LOOP:acc#5" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(13)} -pin  "VEC_LOOP:acc#5" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(14)} -pin  "VEC_LOOP:acc#5" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(15)} -pin  "VEC_LOOP:acc#5" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(16)} -pin  "VEC_LOOP:acc#5" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(17)} -pin  "VEC_LOOP:acc#5" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(18)} -pin  "VEC_LOOP:acc#5" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(19)} -pin  "VEC_LOOP:acc#5" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(20)} -pin  "VEC_LOOP:acc#5" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(21)} -pin  "VEC_LOOP:acc#5" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(22)} -pin  "VEC_LOOP:acc#5" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(23)} -pin  "VEC_LOOP:acc#5" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(24)} -pin  "VEC_LOOP:acc#5" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(25)} -pin  "VEC_LOOP:acc#5" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(26)} -pin  "VEC_LOOP:acc#5" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(27)} -pin  "VEC_LOOP:acc#5" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(28)} -pin  "VEC_LOOP:acc#5" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(29)} -pin  "VEC_LOOP:acc#5" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(30)} -pin  "VEC_LOOP:acc#5" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {vec:rsci.q_d.mxwt(31)} -pin  "VEC_LOOP:acc#5" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.q_d.mxwt}
load net {factor2.sva(0)} -pin  "VEC_LOOP:acc#5" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(1)} -pin  "VEC_LOOP:acc#5" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(2)} -pin  "VEC_LOOP:acc#5" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(3)} -pin  "VEC_LOOP:acc#5" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(4)} -pin  "VEC_LOOP:acc#5" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(5)} -pin  "VEC_LOOP:acc#5" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(6)} -pin  "VEC_LOOP:acc#5" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(7)} -pin  "VEC_LOOP:acc#5" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(8)} -pin  "VEC_LOOP:acc#5" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(9)} -pin  "VEC_LOOP:acc#5" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(10)} -pin  "VEC_LOOP:acc#5" {B(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(11)} -pin  "VEC_LOOP:acc#5" {B(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(12)} -pin  "VEC_LOOP:acc#5" {B(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(13)} -pin  "VEC_LOOP:acc#5" {B(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(14)} -pin  "VEC_LOOP:acc#5" {B(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(15)} -pin  "VEC_LOOP:acc#5" {B(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(16)} -pin  "VEC_LOOP:acc#5" {B(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(17)} -pin  "VEC_LOOP:acc#5" {B(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(18)} -pin  "VEC_LOOP:acc#5" {B(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(19)} -pin  "VEC_LOOP:acc#5" {B(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(20)} -pin  "VEC_LOOP:acc#5" {B(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(21)} -pin  "VEC_LOOP:acc#5" {B(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(22)} -pin  "VEC_LOOP:acc#5" {B(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(23)} -pin  "VEC_LOOP:acc#5" {B(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(24)} -pin  "VEC_LOOP:acc#5" {B(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(25)} -pin  "VEC_LOOP:acc#5" {B(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(26)} -pin  "VEC_LOOP:acc#5" {B(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(27)} -pin  "VEC_LOOP:acc#5" {B(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(28)} -pin  "VEC_LOOP:acc#5" {B(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(29)} -pin  "VEC_LOOP:acc#5" {B(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(30)} -pin  "VEC_LOOP:acc#5" {B(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {factor2.sva(31)} -pin  "VEC_LOOP:acc#5" {B(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/factor2.sva}
load net {VEC_LOOP:acc#5.itm(0)} -pin  "VEC_LOOP:acc#5" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(1)} -pin  "VEC_LOOP:acc#5" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(2)} -pin  "VEC_LOOP:acc#5" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(3)} -pin  "VEC_LOOP:acc#5" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(4)} -pin  "VEC_LOOP:acc#5" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(5)} -pin  "VEC_LOOP:acc#5" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(6)} -pin  "VEC_LOOP:acc#5" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(7)} -pin  "VEC_LOOP:acc#5" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(8)} -pin  "VEC_LOOP:acc#5" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(9)} -pin  "VEC_LOOP:acc#5" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(10)} -pin  "VEC_LOOP:acc#5" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(11)} -pin  "VEC_LOOP:acc#5" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(12)} -pin  "VEC_LOOP:acc#5" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(13)} -pin  "VEC_LOOP:acc#5" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(14)} -pin  "VEC_LOOP:acc#5" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(15)} -pin  "VEC_LOOP:acc#5" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(16)} -pin  "VEC_LOOP:acc#5" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(17)} -pin  "VEC_LOOP:acc#5" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(18)} -pin  "VEC_LOOP:acc#5" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(19)} -pin  "VEC_LOOP:acc#5" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(20)} -pin  "VEC_LOOP:acc#5" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(21)} -pin  "VEC_LOOP:acc#5" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(22)} -pin  "VEC_LOOP:acc#5" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(23)} -pin  "VEC_LOOP:acc#5" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(24)} -pin  "VEC_LOOP:acc#5" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(25)} -pin  "VEC_LOOP:acc#5" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(26)} -pin  "VEC_LOOP:acc#5" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(27)} -pin  "VEC_LOOP:acc#5" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(28)} -pin  "VEC_LOOP:acc#5" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(29)} -pin  "VEC_LOOP:acc#5" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(30)} -pin  "VEC_LOOP:acc#5" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load net {VEC_LOOP:acc#5.itm(31)} -pin  "VEC_LOOP:acc#5" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#5.itm}
load inst "STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1000 -attr oid 997 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:i:not#1" {A(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:i:not#1" {A(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:i:not#1" {A(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:i:not#1" {A(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "STAGE_LOOP:i:not#1" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "STAGE_LOOP:i:not#1" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "STAGE_LOOP:i:not#1" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "STAGE_LOOP:i:not#1" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load inst "COMP_LOOP:twiddle_f:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1001 -attr oid 998 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc} -attr area 4.000000 -attr delay 0.250000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {A(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {A(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {A(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {A(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not#1.itm}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {GND} -pin  "COMP_LOOP:twiddle_f:acc" {B(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:acc" {B(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "COMP_LOOP:twiddle_f:acc" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load inst "STAGE_LOOP:mux#3" "mux(2,4)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1002 -attr oid 999 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3} -attr area 4.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#3" {A0(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#3" {A0(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#3" {A0(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#3" {A0(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP:twiddle_f:acc.itm(0)} -pin  "STAGE_LOOP:mux#3" {A1(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(1)} -pin  "STAGE_LOOP:mux#3" {A1(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(2)} -pin  "STAGE_LOOP:mux#3" {A1(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {COMP_LOOP:twiddle_f:acc.itm(3)} -pin  "STAGE_LOOP:mux#3" {A1(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:acc.itm}
load net {fsm_output(2)} -pin  "STAGE_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#4.itm}
load net {STAGE_LOOP:mux#3.itm(0)} -pin  "STAGE_LOOP:mux#3" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(1)} -pin  "STAGE_LOOP:mux#3" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(2)} -pin  "STAGE_LOOP:mux#3" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load net {STAGE_LOOP:mux#3.itm(3)} -pin  "STAGE_LOOP:mux#3" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#3.itm}
load inst "VEC_LOOP:mux" "mux(2,11)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 11.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(11,1,2)"
load net {VEC_LOOP:acc#1.cse.sva(0)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(1)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(2)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(3)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(4)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(5)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(6)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(7)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(8)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {VEC_LOOP:acc#1.cse.sva(9)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "VEC_LOOP:mux" {A0(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {z.out#2(0)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(10)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {fsm_output(14)} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#7.itm}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "COMP_LOOP:not#3" "not(10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP:not#3" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP:not#3" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP:not#3" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP:not#3" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1).itm}
load net {COMP_LOOP:not#3.itm(0)} -pin  "COMP_LOOP:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "COMP_LOOP:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "COMP_LOOP:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "COMP_LOOP:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "COMP_LOOP:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "COMP_LOOP:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "COMP_LOOP:not#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "COMP_LOOP:not#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "COMP_LOOP:not#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "COMP_LOOP:not#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not#3.itm}
load inst "VEC_LOOP:mux#14" "mux(2,11)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14} -attr area 11.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(11,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:mux#14" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:mux#14" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:mux#14" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:mux#14" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:mux#14" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux#14" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:mux#14" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:mux#14" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:mux#14" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:mux#14" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:mux#14" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {COMP_LOOP:not#3.itm(0)} -pin  "VEC_LOOP:mux#14" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(1)} -pin  "VEC_LOOP:mux#14" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(2)} -pin  "VEC_LOOP:mux#14" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(3)} -pin  "VEC_LOOP:mux#14" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(4)} -pin  "VEC_LOOP:mux#14" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(5)} -pin  "VEC_LOOP:mux#14" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(6)} -pin  "VEC_LOOP:mux#14" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(7)} -pin  "VEC_LOOP:mux#14" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(8)} -pin  "VEC_LOOP:mux#14" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP:not#3.itm(9)} -pin  "VEC_LOOP:mux#14" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "VEC_LOOP:mux#14" {A1(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {fsm_output(14)} -pin  "VEC_LOOP:mux#14" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#8.itm}
load net {VEC_LOOP:mux#14.itm(0)} -pin  "VEC_LOOP:mux#14" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(1)} -pin  "VEC_LOOP:mux#14" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(2)} -pin  "VEC_LOOP:mux#14" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(3)} -pin  "VEC_LOOP:mux#14" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(4)} -pin  "VEC_LOOP:mux#14" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(5)} -pin  "VEC_LOOP:mux#14" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(6)} -pin  "VEC_LOOP:mux#14" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(7)} -pin  "VEC_LOOP:mux#14" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(8)} -pin  "VEC_LOOP:mux#14" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(9)} -pin  "VEC_LOOP:mux#14" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load net {VEC_LOOP:mux#14.itm(10)} -pin  "VEC_LOOP:mux#14" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#14.itm}
load inst "not#40" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1006 -attr oid 1003 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#40} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#40" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#5.itm}
load net {not#40.itm} -pin  "not#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#40.itm}
load inst "VEC_LOOP:or#1" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1007 -attr oid 1004 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {not#40.itm} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#40.itm}
load net {fsm_output(14)} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#6.itm}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,10)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 10.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_mux(10,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {GND} -pin  "STAGE_LOOP:mux#1" {A0(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#1.itm}
load net {COMP_LOOP:k(10:0).sva(9:0)(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(4)} -pin  "STAGE_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(5)} -pin  "STAGE_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(6)} -pin  "STAGE_LOOP:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(7)} -pin  "STAGE_LOOP:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(8)} -pin  "STAGE_LOOP:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {COMP_LOOP:k(10:0).sva(9:0)(9)} -pin  "STAGE_LOOP:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:0).sva(9:0)}
load net {fsm_output(14)} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#9.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(4)} -pin  "STAGE_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(5)} -pin  "STAGE_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(6)} -pin  "STAGE_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(7)} -pin  "STAGE_LOOP:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(8)} -pin  "STAGE_LOOP:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(9)} -pin  "STAGE_LOOP:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1009 -attr oid 1006 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {fsm_output(14)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(14)#5.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "or#14" "or(2,1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1010 -attr oid 1007 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#14} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_or(1,2)"
load net {fsm_output(12)} -pin  "or#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(12).itm}
load net {fsm_output(7)} -pin  "or#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#1.itm}
load net {or#14.itm} -pin  "or#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#14.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1011 -attr oid 1008 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#9" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#9.itm}
load inst "COMP_LOOP:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1012 -attr oid 1009 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {z.out#1(10)} -pin  "COMP_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#1)(10).itm}
load net {COMP_LOOP:not.itm} -pin  "COMP_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1013 -attr oid 1010 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-uplus-3_beh.mgc_not(1)"
load net {STAGE_LOOP:acc.itm(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc.itm(4)}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1014 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1015 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1016 -attr oid 1013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1017 -attr oid 1014 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.wadr(9:0) output 10 {vec:rsc.wadr(9)} {vec:rsc.wadr(8)} {vec:rsc.wadr(7)} {vec:rsc.wadr(6)} {vec:rsc.wadr(5)} {vec:rsc.wadr(4)} {vec:rsc.wadr(3)} {vec:rsc.wadr(2)} {vec:rsc.wadr(1)} {vec:rsc.wadr(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1018 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load portBus vec:rsc.d(31:0) output 32 {vec:rsc.d(31)} {vec:rsc.d(30)} {vec:rsc.d(29)} {vec:rsc.d(28)} {vec:rsc.d(27)} {vec:rsc.d(26)} {vec:rsc.d(25)} {vec:rsc.d(24)} {vec:rsc.d(23)} {vec:rsc.d(22)} {vec:rsc.d(21)} {vec:rsc.d(20)} {vec:rsc.d(19)} {vec:rsc.d(18)} {vec:rsc.d(17)} {vec:rsc.d(16)} {vec:rsc.d(15)} {vec:rsc.d(14)} {vec:rsc.d(13)} {vec:rsc.d(12)} {vec:rsc.d(11)} {vec:rsc.d(10)} {vec:rsc.d(9)} {vec:rsc.d(8)} {vec:rsc.d(7)} {vec:rsc.d(6)} {vec:rsc.d(5)} {vec:rsc.d(4)} {vec:rsc.d(3)} {vec:rsc.d(2)} {vec:rsc.d(1)} {vec:rsc.d(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1019 -attr oid 1016 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load port {vec:rsc.we} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1020 -attr oid 1017 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.we}
load portBus vec:rsc.radr(9:0) output 10 {vec:rsc.radr(9)} {vec:rsc.radr(8)} {vec:rsc.radr(7)} {vec:rsc.radr(6)} {vec:rsc.radr(5)} {vec:rsc.radr(4)} {vec:rsc.radr(3)} {vec:rsc.radr(2)} {vec:rsc.radr(1)} {vec:rsc.radr(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1021 -attr oid 1018 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load portBus vec:rsc.q(31:0) input 32 {vec:rsc.q(31)} {vec:rsc.q(30)} {vec:rsc.q(29)} {vec:rsc.q(28)} {vec:rsc.q(27)} {vec:rsc.q(26)} {vec:rsc.q(25)} {vec:rsc.q(24)} {vec:rsc.q(23)} {vec:rsc.q(22)} {vec:rsc.q(21)} {vec:rsc.q(20)} {vec:rsc.q(19)} {vec:rsc.q(18)} {vec:rsc.q(17)} {vec:rsc.q(16)} {vec:rsc.q(15)} {vec:rsc.q(14)} {vec:rsc.q(13)} {vec:rsc.q(12)} {vec:rsc.q(11)} {vec:rsc.q(10)} {vec:rsc.q(9)} {vec:rsc.q(8)} {vec:rsc.q(7)} {vec:rsc.q(6)} {vec:rsc.q(5)} {vec:rsc.q(4)} {vec:rsc.q(3)} {vec:rsc.q(2)} {vec:rsc.q(1)} {vec:rsc.q(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1022 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1023 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1024 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1025 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1026 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1027 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.radr(9:0) output 10 {twiddle:rsc.radr(9)} {twiddle:rsc.radr(8)} {twiddle:rsc.radr(7)} {twiddle:rsc.radr(6)} {twiddle:rsc.radr(5)} {twiddle:rsc.radr(4)} {twiddle:rsc.radr(3)} {twiddle:rsc.radr(2)} {twiddle:rsc.radr(1)} {twiddle:rsc.radr(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1028 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load portBus twiddle:rsc.q(31:0) input 32 {twiddle:rsc.q(31)} {twiddle:rsc.q(30)} {twiddle:rsc.q(29)} {twiddle:rsc.q(28)} {twiddle:rsc.q(27)} {twiddle:rsc.q(26)} {twiddle:rsc.q(25)} {twiddle:rsc.q(24)} {twiddle:rsc.q(23)} {twiddle:rsc.q(22)} {twiddle:rsc.q(21)} {twiddle:rsc.q(20)} {twiddle:rsc.q(19)} {twiddle:rsc.q(18)} {twiddle:rsc.q(17)} {twiddle:rsc.q(16)} {twiddle:rsc.q(15)} {twiddle:rsc.q(14)} {twiddle:rsc.q(13)} {twiddle:rsc.q(12)} {twiddle:rsc.q(11)} {twiddle:rsc.q(10)} {twiddle:rsc.q(9)} {twiddle:rsc.q(8)} {twiddle:rsc.q(7)} {twiddle:rsc.q(6)} {twiddle:rsc.q(5)} {twiddle:rsc.q(4)} {twiddle:rsc.q(3)} {twiddle:rsc.q(2)} {twiddle:rsc.q(1)} {twiddle:rsc.q(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1029 -attr oid 1026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1030 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.radr(9:0) output 10 {twiddle_h:rsc.radr(9)} {twiddle_h:rsc.radr(8)} {twiddle_h:rsc.radr(7)} {twiddle_h:rsc.radr(6)} {twiddle_h:rsc.radr(5)} {twiddle_h:rsc.radr(4)} {twiddle_h:rsc.radr(3)} {twiddle_h:rsc.radr(2)} {twiddle_h:rsc.radr(1)} {twiddle_h:rsc.radr(0)} -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1031 -attr oid 1028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load portBus twiddle_h:rsc.q(31:0) input 32 {twiddle_h:rsc.q(31)} {twiddle_h:rsc.q(30)} {twiddle_h:rsc.q(29)} {twiddle_h:rsc.q(28)} {twiddle_h:rsc.q(27)} {twiddle_h:rsc.q(26)} {twiddle_h:rsc.q(25)} {twiddle_h:rsc.q(24)} {twiddle_h:rsc.q(23)} {twiddle_h:rsc.q(22)} {twiddle_h:rsc.q(21)} {twiddle_h:rsc.q(20)} {twiddle_h:rsc.q(19)} {twiddle_h:rsc.q(18)} {twiddle_h:rsc.q(17)} {twiddle_h:rsc.q(16)} {twiddle_h:rsc.q(15)} {twiddle_h:rsc.q(14)} {twiddle_h:rsc.q(13)} {twiddle_h:rsc.q(12)} {twiddle_h:rsc.q(11)} {twiddle_h:rsc.q(10)} {twiddle_h:rsc.q(9)} {twiddle_h:rsc.q(8)} {twiddle_h:rsc.q(7)} {twiddle_h:rsc.q(6)} {twiddle_h:rsc.q(5)} {twiddle_h:rsc.q(4)} {twiddle_h:rsc.q(3)} {twiddle_h:rsc.q(2)} {twiddle_h:rsc.q(1)} {twiddle_h:rsc.q(0)} -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1032 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1033 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1034 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1035 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr(9:0) output 10 {radr(9)} {radr(8)} {radr(7)} {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     port {we} output \
     portBus d(31:0) output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus wadr(9:0) output 10 {wadr(9)} {wadr(8)} {wadr(7)} {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     port {clk} input \
     port {clken} input \
     portBus d_d(31:0) input 32 {d_d(31)} {d_d(30)} {d_d(29)} {d_d(28)} {d_d(27)} {d_d(26)} {d_d(25)} {d_d(24)} {d_d(23)} {d_d(22)} {d_d(21)} {d_d(20)} {d_d(19)} {d_d(18)} {d_d(17)} {d_d(16)} {d_d(15)} {d_d(14)} {d_d(13)} {d_d(12)} {d_d(11)} {d_d(10)} {d_d(9)} {d_d(8)} {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     portBus radr_d(9:0) input 10 {radr_d(9)} {radr_d(8)} {radr_d(7)} {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     portBus wadr_d(9:0) input 10 {wadr_d(9)} {wadr_d(8)} {wadr_d(7)} {wadr_d(6)} {wadr_d(5)} {wadr_d(4)} {wadr_d(3)} {wadr_d(2)} {wadr_d(1)} {wadr_d(0)} \
     port {we_d} input \
     port {writeA_w_ram_ir_internal_WMASK_B_d} input \
     port {readA_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr(9:0) output 10 {radr(9)} {radr(8)} {radr(7)} {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     port {clk} input \
     port {clken} input \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     portBus radr_d(9:0) input 10 {radr_d(9)} {radr_d(8)} {radr_d(7)} {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     port {readA_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr(9:0) output 10 {radr(9)} {radr(8)} {radr(7)} {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     port {clk} input \
     port {clken} input \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     portBus radr_d(9:0) input 10 {radr_d(9)} {radr_d(8)} {radr_d(7)} {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     port {readA_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.d_d(31:0) output 32 {vec:rsci.d_d(31)} {vec:rsci.d_d(30)} {vec:rsci.d_d(29)} {vec:rsci.d_d(28)} {vec:rsci.d_d(27)} {vec:rsci.d_d(26)} {vec:rsci.d_d(25)} {vec:rsci.d_d(24)} {vec:rsci.d_d(23)} {vec:rsci.d_d(22)} {vec:rsci.d_d(21)} {vec:rsci.d_d(20)} {vec:rsci.d_d(19)} {vec:rsci.d_d(18)} {vec:rsci.d_d(17)} {vec:rsci.d_d(16)} {vec:rsci.d_d(15)} {vec:rsci.d_d(14)} {vec:rsci.d_d(13)} {vec:rsci.d_d(12)} {vec:rsci.d_d(11)} {vec:rsci.d_d(10)} {vec:rsci.d_d(9)} {vec:rsci.d_d(8)} {vec:rsci.d_d(7)} {vec:rsci.d_d(6)} {vec:rsci.d_d(5)} {vec:rsci.d_d(4)} {vec:rsci.d_d(3)} {vec:rsci.d_d(2)} {vec:rsci.d_d(1)} {vec:rsci.d_d(0)} \
     portBus vec:rsci.q_d(31:0) input 32 {vec:rsci.q_d(31)} {vec:rsci.q_d(30)} {vec:rsci.q_d(29)} {vec:rsci.q_d(28)} {vec:rsci.q_d(27)} {vec:rsci.q_d(26)} {vec:rsci.q_d(25)} {vec:rsci.q_d(24)} {vec:rsci.q_d(23)} {vec:rsci.q_d(22)} {vec:rsci.q_d(21)} {vec:rsci.q_d(20)} {vec:rsci.q_d(19)} {vec:rsci.q_d(18)} {vec:rsci.q_d(17)} {vec:rsci.q_d(16)} {vec:rsci.q_d(15)} {vec:rsci.q_d(14)} {vec:rsci.q_d(13)} {vec:rsci.q_d(12)} {vec:rsci.q_d(11)} {vec:rsci.q_d(10)} {vec:rsci.q_d(9)} {vec:rsci.q_d(8)} {vec:rsci.q_d(7)} {vec:rsci.q_d(6)} {vec:rsci.q_d(5)} {vec:rsci.q_d(4)} {vec:rsci.q_d(3)} {vec:rsci.q_d(2)} {vec:rsci.q_d(1)} {vec:rsci.q_d(0)} \
     portBus vec:rsci.radr_d(9:0) output 10 {vec:rsci.radr_d(9)} {vec:rsci.radr_d(8)} {vec:rsci.radr_d(7)} {vec:rsci.radr_d(6)} {vec:rsci.radr_d(5)} {vec:rsci.radr_d(4)} {vec:rsci.radr_d(3)} {vec:rsci.radr_d(2)} {vec:rsci.radr_d(1)} {vec:rsci.radr_d(0)} \
     portBus vec:rsci.wadr_d(9:0) output 10 {vec:rsci.wadr_d(9)} {vec:rsci.wadr_d(8)} {vec:rsci.wadr_d(7)} {vec:rsci.wadr_d(6)} {vec:rsci.wadr_d(5)} {vec:rsci.wadr_d(4)} {vec:rsci.wadr_d(3)} {vec:rsci.wadr_d(2)} {vec:rsci.wadr_d(1)} {vec:rsci.wadr_d(0)} \
     port {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle:rsci.q_d(31:0) input 32 {twiddle:rsci.q_d(31)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(0)} \
     port {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle_h:rsci.q_d(31:0) input 32 {twiddle_h:rsci.q_d(31)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(0)} \
     port {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} output \
     port {vec:rsci.we_d.pff} output \
     portBus twiddle:rsci.radr_d.pff(9:0) output 10 {twiddle:rsci.radr_d.pff(9)} {twiddle:rsci.radr_d.pff(8)} {twiddle:rsci.radr_d.pff(7)} {twiddle:rsci.radr_d.pff(6)} {twiddle:rsci.radr_d.pff(5)} {twiddle:rsci.radr_d.pff(4)} {twiddle:rsci.radr_d.pff(3)} {twiddle:rsci.radr_d.pff(2)} {twiddle:rsci.radr_d.pff(1)} {twiddle:rsci.radr_d.pff(0)} \

load net {vec:rsci.d_d(0)} -attr vt d
load net {vec:rsci.d_d(1)} -attr vt d
load net {vec:rsci.d_d(2)} -attr vt d
load net {vec:rsci.d_d(3)} -attr vt d
load net {vec:rsci.d_d(4)} -attr vt d
load net {vec:rsci.d_d(5)} -attr vt d
load net {vec:rsci.d_d(6)} -attr vt d
load net {vec:rsci.d_d(7)} -attr vt d
load net {vec:rsci.d_d(8)} -attr vt d
load net {vec:rsci.d_d(9)} -attr vt d
load net {vec:rsci.d_d(10)} -attr vt d
load net {vec:rsci.d_d(11)} -attr vt d
load net {vec:rsci.d_d(12)} -attr vt d
load net {vec:rsci.d_d(13)} -attr vt d
load net {vec:rsci.d_d(14)} -attr vt d
load net {vec:rsci.d_d(15)} -attr vt d
load net {vec:rsci.d_d(16)} -attr vt d
load net {vec:rsci.d_d(17)} -attr vt d
load net {vec:rsci.d_d(18)} -attr vt d
load net {vec:rsci.d_d(19)} -attr vt d
load net {vec:rsci.d_d(20)} -attr vt d
load net {vec:rsci.d_d(21)} -attr vt d
load net {vec:rsci.d_d(22)} -attr vt d
load net {vec:rsci.d_d(23)} -attr vt d
load net {vec:rsci.d_d(24)} -attr vt d
load net {vec:rsci.d_d(25)} -attr vt d
load net {vec:rsci.d_d(26)} -attr vt d
load net {vec:rsci.d_d(27)} -attr vt d
load net {vec:rsci.d_d(28)} -attr vt d
load net {vec:rsci.d_d(29)} -attr vt d
load net {vec:rsci.d_d(30)} -attr vt d
load net {vec:rsci.d_d(31)} -attr vt d
load netBundle {vec:rsci.d_d} 32 {vec:rsci.d_d(0)} {vec:rsci.d_d(1)} {vec:rsci.d_d(2)} {vec:rsci.d_d(3)} {vec:rsci.d_d(4)} {vec:rsci.d_d(5)} {vec:rsci.d_d(6)} {vec:rsci.d_d(7)} {vec:rsci.d_d(8)} {vec:rsci.d_d(9)} {vec:rsci.d_d(10)} {vec:rsci.d_d(11)} {vec:rsci.d_d(12)} {vec:rsci.d_d(13)} {vec:rsci.d_d(14)} {vec:rsci.d_d(15)} {vec:rsci.d_d(16)} {vec:rsci.d_d(17)} {vec:rsci.d_d(18)} {vec:rsci.d_d(19)} {vec:rsci.d_d(20)} {vec:rsci.d_d(21)} {vec:rsci.d_d(22)} {vec:rsci.d_d(23)} {vec:rsci.d_d(24)} {vec:rsci.d_d(25)} {vec:rsci.d_d(26)} {vec:rsci.d_d(27)} {vec:rsci.d_d(28)} {vec:rsci.d_d(29)} {vec:rsci.d_d(30)} {vec:rsci.d_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1036 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.q_d(0)} -attr vt d
load net {vec:rsci.q_d(1)} -attr vt d
load net {vec:rsci.q_d(2)} -attr vt d
load net {vec:rsci.q_d(3)} -attr vt d
load net {vec:rsci.q_d(4)} -attr vt d
load net {vec:rsci.q_d(5)} -attr vt d
load net {vec:rsci.q_d(6)} -attr vt d
load net {vec:rsci.q_d(7)} -attr vt d
load net {vec:rsci.q_d(8)} -attr vt d
load net {vec:rsci.q_d(9)} -attr vt d
load net {vec:rsci.q_d(10)} -attr vt d
load net {vec:rsci.q_d(11)} -attr vt d
load net {vec:rsci.q_d(12)} -attr vt d
load net {vec:rsci.q_d(13)} -attr vt d
load net {vec:rsci.q_d(14)} -attr vt d
load net {vec:rsci.q_d(15)} -attr vt d
load net {vec:rsci.q_d(16)} -attr vt d
load net {vec:rsci.q_d(17)} -attr vt d
load net {vec:rsci.q_d(18)} -attr vt d
load net {vec:rsci.q_d(19)} -attr vt d
load net {vec:rsci.q_d(20)} -attr vt d
load net {vec:rsci.q_d(21)} -attr vt d
load net {vec:rsci.q_d(22)} -attr vt d
load net {vec:rsci.q_d(23)} -attr vt d
load net {vec:rsci.q_d(24)} -attr vt d
load net {vec:rsci.q_d(25)} -attr vt d
load net {vec:rsci.q_d(26)} -attr vt d
load net {vec:rsci.q_d(27)} -attr vt d
load net {vec:rsci.q_d(28)} -attr vt d
load net {vec:rsci.q_d(29)} -attr vt d
load net {vec:rsci.q_d(30)} -attr vt d
load net {vec:rsci.q_d(31)} -attr vt d
load netBundle {vec:rsci.q_d} 32 {vec:rsci.q_d(0)} {vec:rsci.q_d(1)} {vec:rsci.q_d(2)} {vec:rsci.q_d(3)} {vec:rsci.q_d(4)} {vec:rsci.q_d(5)} {vec:rsci.q_d(6)} {vec:rsci.q_d(7)} {vec:rsci.q_d(8)} {vec:rsci.q_d(9)} {vec:rsci.q_d(10)} {vec:rsci.q_d(11)} {vec:rsci.q_d(12)} {vec:rsci.q_d(13)} {vec:rsci.q_d(14)} {vec:rsci.q_d(15)} {vec:rsci.q_d(16)} {vec:rsci.q_d(17)} {vec:rsci.q_d(18)} {vec:rsci.q_d(19)} {vec:rsci.q_d(20)} {vec:rsci.q_d(21)} {vec:rsci.q_d(22)} {vec:rsci.q_d(23)} {vec:rsci.q_d(24)} {vec:rsci.q_d(25)} {vec:rsci.q_d(26)} {vec:rsci.q_d(27)} {vec:rsci.q_d(28)} {vec:rsci.q_d(29)} {vec:rsci.q_d(30)} {vec:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.radr_d(0)} -attr vt d
load net {vec:rsci.radr_d(1)} -attr vt d
load net {vec:rsci.radr_d(2)} -attr vt d
load net {vec:rsci.radr_d(3)} -attr vt d
load net {vec:rsci.radr_d(4)} -attr vt d
load net {vec:rsci.radr_d(5)} -attr vt d
load net {vec:rsci.radr_d(6)} -attr vt d
load net {vec:rsci.radr_d(7)} -attr vt d
load net {vec:rsci.radr_d(8)} -attr vt d
load net {vec:rsci.radr_d(9)} -attr vt d
load netBundle {vec:rsci.radr_d} 10 {vec:rsci.radr_d(0)} {vec:rsci.radr_d(1)} {vec:rsci.radr_d(2)} {vec:rsci.radr_d(3)} {vec:rsci.radr_d(4)} {vec:rsci.radr_d(5)} {vec:rsci.radr_d(6)} {vec:rsci.radr_d(7)} {vec:rsci.radr_d(8)} {vec:rsci.radr_d(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1038 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.wadr_d(0)} -attr vt d
load net {vec:rsci.wadr_d(1)} -attr vt d
load net {vec:rsci.wadr_d(2)} -attr vt d
load net {vec:rsci.wadr_d(3)} -attr vt d
load net {vec:rsci.wadr_d(4)} -attr vt d
load net {vec:rsci.wadr_d(5)} -attr vt d
load net {vec:rsci.wadr_d(6)} -attr vt d
load net {vec:rsci.wadr_d(7)} -attr vt d
load net {vec:rsci.wadr_d(8)} -attr vt d
load net {vec:rsci.wadr_d(9)} -attr vt d
load netBundle {vec:rsci.wadr_d} 10 {vec:rsci.wadr_d(0)} {vec:rsci.wadr_d(1)} {vec:rsci.wadr_d(2)} {vec:rsci.wadr_d(3)} {vec:rsci.wadr_d(4)} {vec:rsci.wadr_d(5)} {vec:rsci.wadr_d(6)} {vec:rsci.wadr_d(7)} {vec:rsci.wadr_d(8)} {vec:rsci.wadr_d(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1039 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1040 -attr oid 1037 -attr vt d
load net {twiddle:rsci.q_d(0)} -attr vt d
load net {twiddle:rsci.q_d(1)} -attr vt d
load net {twiddle:rsci.q_d(2)} -attr vt d
load net {twiddle:rsci.q_d(3)} -attr vt d
load net {twiddle:rsci.q_d(4)} -attr vt d
load net {twiddle:rsci.q_d(5)} -attr vt d
load net {twiddle:rsci.q_d(6)} -attr vt d
load net {twiddle:rsci.q_d(7)} -attr vt d
load net {twiddle:rsci.q_d(8)} -attr vt d
load net {twiddle:rsci.q_d(9)} -attr vt d
load net {twiddle:rsci.q_d(10)} -attr vt d
load net {twiddle:rsci.q_d(11)} -attr vt d
load net {twiddle:rsci.q_d(12)} -attr vt d
load net {twiddle:rsci.q_d(13)} -attr vt d
load net {twiddle:rsci.q_d(14)} -attr vt d
load net {twiddle:rsci.q_d(15)} -attr vt d
load net {twiddle:rsci.q_d(16)} -attr vt d
load net {twiddle:rsci.q_d(17)} -attr vt d
load net {twiddle:rsci.q_d(18)} -attr vt d
load net {twiddle:rsci.q_d(19)} -attr vt d
load net {twiddle:rsci.q_d(20)} -attr vt d
load net {twiddle:rsci.q_d(21)} -attr vt d
load net {twiddle:rsci.q_d(22)} -attr vt d
load net {twiddle:rsci.q_d(23)} -attr vt d
load net {twiddle:rsci.q_d(24)} -attr vt d
load net {twiddle:rsci.q_d(25)} -attr vt d
load net {twiddle:rsci.q_d(26)} -attr vt d
load net {twiddle:rsci.q_d(27)} -attr vt d
load net {twiddle:rsci.q_d(28)} -attr vt d
load net {twiddle:rsci.q_d(29)} -attr vt d
load net {twiddle:rsci.q_d(30)} -attr vt d
load net {twiddle:rsci.q_d(31)} -attr vt d
load netBundle {twiddle:rsci.q_d} 32 {twiddle:rsci.q_d(0)} {twiddle:rsci.q_d(1)} {twiddle:rsci.q_d(2)} {twiddle:rsci.q_d(3)} {twiddle:rsci.q_d(4)} {twiddle:rsci.q_d(5)} {twiddle:rsci.q_d(6)} {twiddle:rsci.q_d(7)} {twiddle:rsci.q_d(8)} {twiddle:rsci.q_d(9)} {twiddle:rsci.q_d(10)} {twiddle:rsci.q_d(11)} {twiddle:rsci.q_d(12)} {twiddle:rsci.q_d(13)} {twiddle:rsci.q_d(14)} {twiddle:rsci.q_d(15)} {twiddle:rsci.q_d(16)} {twiddle:rsci.q_d(17)} {twiddle:rsci.q_d(18)} {twiddle:rsci.q_d(19)} {twiddle:rsci.q_d(20)} {twiddle:rsci.q_d(21)} {twiddle:rsci.q_d(22)} {twiddle:rsci.q_d(23)} {twiddle:rsci.q_d(24)} {twiddle:rsci.q_d(25)} {twiddle:rsci.q_d(26)} {twiddle:rsci.q_d(27)} {twiddle:rsci.q_d(28)} {twiddle:rsci.q_d(29)} {twiddle:rsci.q_d(30)} {twiddle:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1041 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1042 -attr oid 1039 -attr vt d
load net {twiddle_h:rsci.q_d(0)} -attr vt d
load net {twiddle_h:rsci.q_d(1)} -attr vt d
load net {twiddle_h:rsci.q_d(2)} -attr vt d
load net {twiddle_h:rsci.q_d(3)} -attr vt d
load net {twiddle_h:rsci.q_d(4)} -attr vt d
load net {twiddle_h:rsci.q_d(5)} -attr vt d
load net {twiddle_h:rsci.q_d(6)} -attr vt d
load net {twiddle_h:rsci.q_d(7)} -attr vt d
load net {twiddle_h:rsci.q_d(8)} -attr vt d
load net {twiddle_h:rsci.q_d(9)} -attr vt d
load net {twiddle_h:rsci.q_d(10)} -attr vt d
load net {twiddle_h:rsci.q_d(11)} -attr vt d
load net {twiddle_h:rsci.q_d(12)} -attr vt d
load net {twiddle_h:rsci.q_d(13)} -attr vt d
load net {twiddle_h:rsci.q_d(14)} -attr vt d
load net {twiddle_h:rsci.q_d(15)} -attr vt d
load net {twiddle_h:rsci.q_d(16)} -attr vt d
load net {twiddle_h:rsci.q_d(17)} -attr vt d
load net {twiddle_h:rsci.q_d(18)} -attr vt d
load net {twiddle_h:rsci.q_d(19)} -attr vt d
load net {twiddle_h:rsci.q_d(20)} -attr vt d
load net {twiddle_h:rsci.q_d(21)} -attr vt d
load net {twiddle_h:rsci.q_d(22)} -attr vt d
load net {twiddle_h:rsci.q_d(23)} -attr vt d
load net {twiddle_h:rsci.q_d(24)} -attr vt d
load net {twiddle_h:rsci.q_d(25)} -attr vt d
load net {twiddle_h:rsci.q_d(26)} -attr vt d
load net {twiddle_h:rsci.q_d(27)} -attr vt d
load net {twiddle_h:rsci.q_d(28)} -attr vt d
load net {twiddle_h:rsci.q_d(29)} -attr vt d
load net {twiddle_h:rsci.q_d(30)} -attr vt d
load net {twiddle_h:rsci.q_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.q_d} 32 {twiddle_h:rsci.q_d(0)} {twiddle_h:rsci.q_d(1)} {twiddle_h:rsci.q_d(2)} {twiddle_h:rsci.q_d(3)} {twiddle_h:rsci.q_d(4)} {twiddle_h:rsci.q_d(5)} {twiddle_h:rsci.q_d(6)} {twiddle_h:rsci.q_d(7)} {twiddle_h:rsci.q_d(8)} {twiddle_h:rsci.q_d(9)} {twiddle_h:rsci.q_d(10)} {twiddle_h:rsci.q_d(11)} {twiddle_h:rsci.q_d(12)} {twiddle_h:rsci.q_d(13)} {twiddle_h:rsci.q_d(14)} {twiddle_h:rsci.q_d(15)} {twiddle_h:rsci.q_d(16)} {twiddle_h:rsci.q_d(17)} {twiddle_h:rsci.q_d(18)} {twiddle_h:rsci.q_d(19)} {twiddle_h:rsci.q_d(20)} {twiddle_h:rsci.q_d(21)} {twiddle_h:rsci.q_d(22)} {twiddle_h:rsci.q_d(23)} {twiddle_h:rsci.q_d(24)} {twiddle_h:rsci.q_d(25)} {twiddle_h:rsci.q_d(26)} {twiddle_h:rsci.q_d(27)} {twiddle_h:rsci.q_d(28)} {twiddle_h:rsci.q_d(29)} {twiddle_h:rsci.q_d(30)} {twiddle_h:rsci.q_d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1043 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1044 -attr oid 1041 -attr vt d
load net {vec:rsci.we_d.iff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1045 -attr oid 1042 -attr vt d
load net {twiddle:rsci.radr_d.iff(0)} -attr vt d
load net {twiddle:rsci.radr_d.iff(1)} -attr vt d
load net {twiddle:rsci.radr_d.iff(2)} -attr vt d
load net {twiddle:rsci.radr_d.iff(3)} -attr vt d
load net {twiddle:rsci.radr_d.iff(4)} -attr vt d
load net {twiddle:rsci.radr_d.iff(5)} -attr vt d
load net {twiddle:rsci.radr_d.iff(6)} -attr vt d
load net {twiddle:rsci.radr_d.iff(7)} -attr vt d
load net {twiddle:rsci.radr_d.iff(8)} -attr vt d
load net {twiddle:rsci.radr_d.iff(9)} -attr vt d
load netBundle {twiddle:rsci.radr_d.iff} 10 {twiddle:rsci.radr_d.iff(0)} {twiddle:rsci.radr_d.iff(1)} {twiddle:rsci.radr_d.iff(2)} {twiddle:rsci.radr_d.iff(3)} {twiddle:rsci.radr_d.iff(4)} {twiddle:rsci.radr_d.iff(5)} {twiddle:rsci.radr_d.iff(6)} {twiddle:rsci.radr_d.iff(7)} {twiddle:rsci.radr_d.iff(8)} {twiddle:rsci.radr_d.iff(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1046 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1047 -attr oid 1044 -attr vt d
load net {clk} -port {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1048 -attr oid 1045 -attr vt d
load net {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1049 -attr oid 1046 -attr vt d
load net {rst} -port {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1050 -attr oid 1047 -attr vt d
load net {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1051 -attr oid 1048 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1052 -attr oid 1049 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1053 -attr oid 1050 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1054 -attr oid 1051 -attr vt d
load net {vec:rsc.wadr(0)} -attr vt d
load net {vec:rsc.wadr(1)} -attr vt d
load net {vec:rsc.wadr(2)} -attr vt d
load net {vec:rsc.wadr(3)} -attr vt d
load net {vec:rsc.wadr(4)} -attr vt d
load net {vec:rsc.wadr(5)} -attr vt d
load net {vec:rsc.wadr(6)} -attr vt d
load net {vec:rsc.wadr(7)} -attr vt d
load net {vec:rsc.wadr(8)} -attr vt d
load net {vec:rsc.wadr(9)} -attr vt d
load netBundle {vec:rsc.wadr} 10 {vec:rsc.wadr(0)} {vec:rsc.wadr(1)} {vec:rsc.wadr(2)} {vec:rsc.wadr(3)} {vec:rsc.wadr(4)} {vec:rsc.wadr(5)} {vec:rsc.wadr(6)} {vec:rsc.wadr(7)} {vec:rsc.wadr(8)} {vec:rsc.wadr(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1055 -attr oid 1052 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(0)} -port {vec:rsc.wadr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(1)} -port {vec:rsc.wadr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(2)} -port {vec:rsc.wadr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(3)} -port {vec:rsc.wadr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(4)} -port {vec:rsc.wadr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(5)} -port {vec:rsc.wadr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(6)} -port {vec:rsc.wadr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(7)} -port {vec:rsc.wadr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(8)} -port {vec:rsc.wadr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(9)} -port {vec:rsc.wadr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.d(0)} -attr vt d
load net {vec:rsc.d(1)} -attr vt d
load net {vec:rsc.d(2)} -attr vt d
load net {vec:rsc.d(3)} -attr vt d
load net {vec:rsc.d(4)} -attr vt d
load net {vec:rsc.d(5)} -attr vt d
load net {vec:rsc.d(6)} -attr vt d
load net {vec:rsc.d(7)} -attr vt d
load net {vec:rsc.d(8)} -attr vt d
load net {vec:rsc.d(9)} -attr vt d
load net {vec:rsc.d(10)} -attr vt d
load net {vec:rsc.d(11)} -attr vt d
load net {vec:rsc.d(12)} -attr vt d
load net {vec:rsc.d(13)} -attr vt d
load net {vec:rsc.d(14)} -attr vt d
load net {vec:rsc.d(15)} -attr vt d
load net {vec:rsc.d(16)} -attr vt d
load net {vec:rsc.d(17)} -attr vt d
load net {vec:rsc.d(18)} -attr vt d
load net {vec:rsc.d(19)} -attr vt d
load net {vec:rsc.d(20)} -attr vt d
load net {vec:rsc.d(21)} -attr vt d
load net {vec:rsc.d(22)} -attr vt d
load net {vec:rsc.d(23)} -attr vt d
load net {vec:rsc.d(24)} -attr vt d
load net {vec:rsc.d(25)} -attr vt d
load net {vec:rsc.d(26)} -attr vt d
load net {vec:rsc.d(27)} -attr vt d
load net {vec:rsc.d(28)} -attr vt d
load net {vec:rsc.d(29)} -attr vt d
load net {vec:rsc.d(30)} -attr vt d
load net {vec:rsc.d(31)} -attr vt d
load netBundle {vec:rsc.d} 32 {vec:rsc.d(0)} {vec:rsc.d(1)} {vec:rsc.d(2)} {vec:rsc.d(3)} {vec:rsc.d(4)} {vec:rsc.d(5)} {vec:rsc.d(6)} {vec:rsc.d(7)} {vec:rsc.d(8)} {vec:rsc.d(9)} {vec:rsc.d(10)} {vec:rsc.d(11)} {vec:rsc.d(12)} {vec:rsc.d(13)} {vec:rsc.d(14)} {vec:rsc.d(15)} {vec:rsc.d(16)} {vec:rsc.d(17)} {vec:rsc.d(18)} {vec:rsc.d(19)} {vec:rsc.d(20)} {vec:rsc.d(21)} {vec:rsc.d(22)} {vec:rsc.d(23)} {vec:rsc.d(24)} {vec:rsc.d(25)} {vec:rsc.d(26)} {vec:rsc.d(27)} {vec:rsc.d(28)} {vec:rsc.d(29)} {vec:rsc.d(30)} {vec:rsc.d(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1056 -attr oid 1053 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(0)} -port {vec:rsc.d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(1)} -port {vec:rsc.d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(2)} -port {vec:rsc.d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(3)} -port {vec:rsc.d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(4)} -port {vec:rsc.d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(5)} -port {vec:rsc.d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(6)} -port {vec:rsc.d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(7)} -port {vec:rsc.d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(8)} -port {vec:rsc.d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(9)} -port {vec:rsc.d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(10)} -port {vec:rsc.d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(11)} -port {vec:rsc.d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(12)} -port {vec:rsc.d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(13)} -port {vec:rsc.d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(14)} -port {vec:rsc.d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(15)} -port {vec:rsc.d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(16)} -port {vec:rsc.d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(17)} -port {vec:rsc.d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(18)} -port {vec:rsc.d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(19)} -port {vec:rsc.d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(20)} -port {vec:rsc.d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(21)} -port {vec:rsc.d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(22)} -port {vec:rsc.d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(23)} -port {vec:rsc.d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(24)} -port {vec:rsc.d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(25)} -port {vec:rsc.d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(26)} -port {vec:rsc.d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(27)} -port {vec:rsc.d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(28)} -port {vec:rsc.d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(29)} -port {vec:rsc.d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(30)} -port {vec:rsc.d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(31)} -port {vec:rsc.d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.we} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1057 -attr oid 1054 -attr vt d
load net {vec:rsc.we} -port {vec:rsc.we} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1058 -attr oid 1055 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.we}
load net {vec:rsc.radr(0)} -attr vt d
load net {vec:rsc.radr(1)} -attr vt d
load net {vec:rsc.radr(2)} -attr vt d
load net {vec:rsc.radr(3)} -attr vt d
load net {vec:rsc.radr(4)} -attr vt d
load net {vec:rsc.radr(5)} -attr vt d
load net {vec:rsc.radr(6)} -attr vt d
load net {vec:rsc.radr(7)} -attr vt d
load net {vec:rsc.radr(8)} -attr vt d
load net {vec:rsc.radr(9)} -attr vt d
load netBundle {vec:rsc.radr} 10 {vec:rsc.radr(0)} {vec:rsc.radr(1)} {vec:rsc.radr(2)} {vec:rsc.radr(3)} {vec:rsc.radr(4)} {vec:rsc.radr(5)} {vec:rsc.radr(6)} {vec:rsc.radr(7)} {vec:rsc.radr(8)} {vec:rsc.radr(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1059 -attr oid 1056 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(0)} -port {vec:rsc.radr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(1)} -port {vec:rsc.radr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(2)} -port {vec:rsc.radr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(3)} -port {vec:rsc.radr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(4)} -port {vec:rsc.radr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(5)} -port {vec:rsc.radr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(6)} -port {vec:rsc.radr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(7)} -port {vec:rsc.radr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(8)} -port {vec:rsc.radr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(9)} -port {vec:rsc.radr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.q(0)} -attr vt d
load net {vec:rsc.q(1)} -attr vt d
load net {vec:rsc.q(2)} -attr vt d
load net {vec:rsc.q(3)} -attr vt d
load net {vec:rsc.q(4)} -attr vt d
load net {vec:rsc.q(5)} -attr vt d
load net {vec:rsc.q(6)} -attr vt d
load net {vec:rsc.q(7)} -attr vt d
load net {vec:rsc.q(8)} -attr vt d
load net {vec:rsc.q(9)} -attr vt d
load net {vec:rsc.q(10)} -attr vt d
load net {vec:rsc.q(11)} -attr vt d
load net {vec:rsc.q(12)} -attr vt d
load net {vec:rsc.q(13)} -attr vt d
load net {vec:rsc.q(14)} -attr vt d
load net {vec:rsc.q(15)} -attr vt d
load net {vec:rsc.q(16)} -attr vt d
load net {vec:rsc.q(17)} -attr vt d
load net {vec:rsc.q(18)} -attr vt d
load net {vec:rsc.q(19)} -attr vt d
load net {vec:rsc.q(20)} -attr vt d
load net {vec:rsc.q(21)} -attr vt d
load net {vec:rsc.q(22)} -attr vt d
load net {vec:rsc.q(23)} -attr vt d
load net {vec:rsc.q(24)} -attr vt d
load net {vec:rsc.q(25)} -attr vt d
load net {vec:rsc.q(26)} -attr vt d
load net {vec:rsc.q(27)} -attr vt d
load net {vec:rsc.q(28)} -attr vt d
load net {vec:rsc.q(29)} -attr vt d
load net {vec:rsc.q(30)} -attr vt d
load net {vec:rsc.q(31)} -attr vt d
load netBundle {vec:rsc.q} 32 {vec:rsc.q(0)} {vec:rsc.q(1)} {vec:rsc.q(2)} {vec:rsc.q(3)} {vec:rsc.q(4)} {vec:rsc.q(5)} {vec:rsc.q(6)} {vec:rsc.q(7)} {vec:rsc.q(8)} {vec:rsc.q(9)} {vec:rsc.q(10)} {vec:rsc.q(11)} {vec:rsc.q(12)} {vec:rsc.q(13)} {vec:rsc.q(14)} {vec:rsc.q(15)} {vec:rsc.q(16)} {vec:rsc.q(17)} {vec:rsc.q(18)} {vec:rsc.q(19)} {vec:rsc.q(20)} {vec:rsc.q(21)} {vec:rsc.q(22)} {vec:rsc.q(23)} {vec:rsc.q(24)} {vec:rsc.q(25)} {vec:rsc.q(26)} {vec:rsc.q(27)} {vec:rsc.q(28)} {vec:rsc.q(29)} {vec:rsc.q(30)} {vec:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1060 -attr oid 1057 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(0)} -port {vec:rsc.q(0)} -attr vt d
load net {vec:rsc.q(1)} -port {vec:rsc.q(1)} -attr vt d
load net {vec:rsc.q(2)} -port {vec:rsc.q(2)} -attr vt d
load net {vec:rsc.q(3)} -port {vec:rsc.q(3)} -attr vt d
load net {vec:rsc.q(4)} -port {vec:rsc.q(4)} -attr vt d
load net {vec:rsc.q(5)} -port {vec:rsc.q(5)} -attr vt d
load net {vec:rsc.q(6)} -port {vec:rsc.q(6)} -attr vt d
load net {vec:rsc.q(7)} -port {vec:rsc.q(7)} -attr vt d
load net {vec:rsc.q(8)} -port {vec:rsc.q(8)} -attr vt d
load net {vec:rsc.q(9)} -port {vec:rsc.q(9)} -attr vt d
load net {vec:rsc.q(10)} -port {vec:rsc.q(10)} -attr vt d
load net {vec:rsc.q(11)} -port {vec:rsc.q(11)} -attr vt d
load net {vec:rsc.q(12)} -port {vec:rsc.q(12)} -attr vt d
load net {vec:rsc.q(13)} -port {vec:rsc.q(13)} -attr vt d
load net {vec:rsc.q(14)} -port {vec:rsc.q(14)} -attr vt d
load net {vec:rsc.q(15)} -port {vec:rsc.q(15)} -attr vt d
load net {vec:rsc.q(16)} -port {vec:rsc.q(16)} -attr vt d
load net {vec:rsc.q(17)} -port {vec:rsc.q(17)} -attr vt d
load net {vec:rsc.q(18)} -port {vec:rsc.q(18)} -attr vt d
load net {vec:rsc.q(19)} -port {vec:rsc.q(19)} -attr vt d
load net {vec:rsc.q(20)} -port {vec:rsc.q(20)} -attr vt d
load net {vec:rsc.q(21)} -port {vec:rsc.q(21)} -attr vt d
load net {vec:rsc.q(22)} -port {vec:rsc.q(22)} -attr vt d
load net {vec:rsc.q(23)} -port {vec:rsc.q(23)} -attr vt d
load net {vec:rsc.q(24)} -port {vec:rsc.q(24)} -attr vt d
load net {vec:rsc.q(25)} -port {vec:rsc.q(25)} -attr vt d
load net {vec:rsc.q(26)} -port {vec:rsc.q(26)} -attr vt d
load net {vec:rsc.q(27)} -port {vec:rsc.q(27)} -attr vt d
load net {vec:rsc.q(28)} -port {vec:rsc.q(28)} -attr vt d
load net {vec:rsc.q(29)} -port {vec:rsc.q(29)} -attr vt d
load net {vec:rsc.q(30)} -port {vec:rsc.q(30)} -attr vt d
load net {vec:rsc.q(31)} -port {vec:rsc.q(31)} -attr vt d
load netBundle {vec:rsc.q} 32 {vec:rsc.q(0)} {vec:rsc.q(1)} {vec:rsc.q(2)} {vec:rsc.q(3)} {vec:rsc.q(4)} {vec:rsc.q(5)} {vec:rsc.q(6)} {vec:rsc.q(7)} {vec:rsc.q(8)} {vec:rsc.q(9)} {vec:rsc.q(10)} {vec:rsc.q(11)} {vec:rsc.q(12)} {vec:rsc.q(13)} {vec:rsc.q(14)} {vec:rsc.q(15)} {vec:rsc.q(16)} {vec:rsc.q(17)} {vec:rsc.q(18)} {vec:rsc.q(19)} {vec:rsc.q(20)} {vec:rsc.q(21)} {vec:rsc.q(22)} {vec:rsc.q(23)} {vec:rsc.q(24)} {vec:rsc.q(25)} {vec:rsc.q(26)} {vec:rsc.q(27)} {vec:rsc.q(28)} {vec:rsc.q(29)} {vec:rsc.q(30)} {vec:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1061 -attr oid 1058 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1062 -attr oid 1059 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1063 -attr oid 1060 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1064 -attr oid 1061 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1065 -attr oid 1062 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1066 -attr oid 1063 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1067 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1068 -attr oid 1065 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1069 -attr oid 1066 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1070 -attr oid 1067 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1071 -attr oid 1068 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.radr(0)} -attr vt d
load net {twiddle:rsc.radr(1)} -attr vt d
load net {twiddle:rsc.radr(2)} -attr vt d
load net {twiddle:rsc.radr(3)} -attr vt d
load net {twiddle:rsc.radr(4)} -attr vt d
load net {twiddle:rsc.radr(5)} -attr vt d
load net {twiddle:rsc.radr(6)} -attr vt d
load net {twiddle:rsc.radr(7)} -attr vt d
load net {twiddle:rsc.radr(8)} -attr vt d
load net {twiddle:rsc.radr(9)} -attr vt d
load netBundle {twiddle:rsc.radr} 10 {twiddle:rsc.radr(0)} {twiddle:rsc.radr(1)} {twiddle:rsc.radr(2)} {twiddle:rsc.radr(3)} {twiddle:rsc.radr(4)} {twiddle:rsc.radr(5)} {twiddle:rsc.radr(6)} {twiddle:rsc.radr(7)} {twiddle:rsc.radr(8)} {twiddle:rsc.radr(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1072 -attr oid 1069 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(0)} -port {twiddle:rsc.radr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(1)} -port {twiddle:rsc.radr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(2)} -port {twiddle:rsc.radr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(3)} -port {twiddle:rsc.radr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(4)} -port {twiddle:rsc.radr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(5)} -port {twiddle:rsc.radr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(6)} -port {twiddle:rsc.radr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(7)} -port {twiddle:rsc.radr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(8)} -port {twiddle:rsc.radr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(9)} -port {twiddle:rsc.radr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.q(0)} -attr vt d
load net {twiddle:rsc.q(1)} -attr vt d
load net {twiddle:rsc.q(2)} -attr vt d
load net {twiddle:rsc.q(3)} -attr vt d
load net {twiddle:rsc.q(4)} -attr vt d
load net {twiddle:rsc.q(5)} -attr vt d
load net {twiddle:rsc.q(6)} -attr vt d
load net {twiddle:rsc.q(7)} -attr vt d
load net {twiddle:rsc.q(8)} -attr vt d
load net {twiddle:rsc.q(9)} -attr vt d
load net {twiddle:rsc.q(10)} -attr vt d
load net {twiddle:rsc.q(11)} -attr vt d
load net {twiddle:rsc.q(12)} -attr vt d
load net {twiddle:rsc.q(13)} -attr vt d
load net {twiddle:rsc.q(14)} -attr vt d
load net {twiddle:rsc.q(15)} -attr vt d
load net {twiddle:rsc.q(16)} -attr vt d
load net {twiddle:rsc.q(17)} -attr vt d
load net {twiddle:rsc.q(18)} -attr vt d
load net {twiddle:rsc.q(19)} -attr vt d
load net {twiddle:rsc.q(20)} -attr vt d
load net {twiddle:rsc.q(21)} -attr vt d
load net {twiddle:rsc.q(22)} -attr vt d
load net {twiddle:rsc.q(23)} -attr vt d
load net {twiddle:rsc.q(24)} -attr vt d
load net {twiddle:rsc.q(25)} -attr vt d
load net {twiddle:rsc.q(26)} -attr vt d
load net {twiddle:rsc.q(27)} -attr vt d
load net {twiddle:rsc.q(28)} -attr vt d
load net {twiddle:rsc.q(29)} -attr vt d
load net {twiddle:rsc.q(30)} -attr vt d
load net {twiddle:rsc.q(31)} -attr vt d
load netBundle {twiddle:rsc.q} 32 {twiddle:rsc.q(0)} {twiddle:rsc.q(1)} {twiddle:rsc.q(2)} {twiddle:rsc.q(3)} {twiddle:rsc.q(4)} {twiddle:rsc.q(5)} {twiddle:rsc.q(6)} {twiddle:rsc.q(7)} {twiddle:rsc.q(8)} {twiddle:rsc.q(9)} {twiddle:rsc.q(10)} {twiddle:rsc.q(11)} {twiddle:rsc.q(12)} {twiddle:rsc.q(13)} {twiddle:rsc.q(14)} {twiddle:rsc.q(15)} {twiddle:rsc.q(16)} {twiddle:rsc.q(17)} {twiddle:rsc.q(18)} {twiddle:rsc.q(19)} {twiddle:rsc.q(20)} {twiddle:rsc.q(21)} {twiddle:rsc.q(22)} {twiddle:rsc.q(23)} {twiddle:rsc.q(24)} {twiddle:rsc.q(25)} {twiddle:rsc.q(26)} {twiddle:rsc.q(27)} {twiddle:rsc.q(28)} {twiddle:rsc.q(29)} {twiddle:rsc.q(30)} {twiddle:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1073 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(0)} -port {twiddle:rsc.q(0)} -attr vt d
load net {twiddle:rsc.q(1)} -port {twiddle:rsc.q(1)} -attr vt d
load net {twiddle:rsc.q(2)} -port {twiddle:rsc.q(2)} -attr vt d
load net {twiddle:rsc.q(3)} -port {twiddle:rsc.q(3)} -attr vt d
load net {twiddle:rsc.q(4)} -port {twiddle:rsc.q(4)} -attr vt d
load net {twiddle:rsc.q(5)} -port {twiddle:rsc.q(5)} -attr vt d
load net {twiddle:rsc.q(6)} -port {twiddle:rsc.q(6)} -attr vt d
load net {twiddle:rsc.q(7)} -port {twiddle:rsc.q(7)} -attr vt d
load net {twiddle:rsc.q(8)} -port {twiddle:rsc.q(8)} -attr vt d
load net {twiddle:rsc.q(9)} -port {twiddle:rsc.q(9)} -attr vt d
load net {twiddle:rsc.q(10)} -port {twiddle:rsc.q(10)} -attr vt d
load net {twiddle:rsc.q(11)} -port {twiddle:rsc.q(11)} -attr vt d
load net {twiddle:rsc.q(12)} -port {twiddle:rsc.q(12)} -attr vt d
load net {twiddle:rsc.q(13)} -port {twiddle:rsc.q(13)} -attr vt d
load net {twiddle:rsc.q(14)} -port {twiddle:rsc.q(14)} -attr vt d
load net {twiddle:rsc.q(15)} -port {twiddle:rsc.q(15)} -attr vt d
load net {twiddle:rsc.q(16)} -port {twiddle:rsc.q(16)} -attr vt d
load net {twiddle:rsc.q(17)} -port {twiddle:rsc.q(17)} -attr vt d
load net {twiddle:rsc.q(18)} -port {twiddle:rsc.q(18)} -attr vt d
load net {twiddle:rsc.q(19)} -port {twiddle:rsc.q(19)} -attr vt d
load net {twiddle:rsc.q(20)} -port {twiddle:rsc.q(20)} -attr vt d
load net {twiddle:rsc.q(21)} -port {twiddle:rsc.q(21)} -attr vt d
load net {twiddle:rsc.q(22)} -port {twiddle:rsc.q(22)} -attr vt d
load net {twiddle:rsc.q(23)} -port {twiddle:rsc.q(23)} -attr vt d
load net {twiddle:rsc.q(24)} -port {twiddle:rsc.q(24)} -attr vt d
load net {twiddle:rsc.q(25)} -port {twiddle:rsc.q(25)} -attr vt d
load net {twiddle:rsc.q(26)} -port {twiddle:rsc.q(26)} -attr vt d
load net {twiddle:rsc.q(27)} -port {twiddle:rsc.q(27)} -attr vt d
load net {twiddle:rsc.q(28)} -port {twiddle:rsc.q(28)} -attr vt d
load net {twiddle:rsc.q(29)} -port {twiddle:rsc.q(29)} -attr vt d
load net {twiddle:rsc.q(30)} -port {twiddle:rsc.q(30)} -attr vt d
load net {twiddle:rsc.q(31)} -port {twiddle:rsc.q(31)} -attr vt d
load netBundle {twiddle:rsc.q} 32 {twiddle:rsc.q(0)} {twiddle:rsc.q(1)} {twiddle:rsc.q(2)} {twiddle:rsc.q(3)} {twiddle:rsc.q(4)} {twiddle:rsc.q(5)} {twiddle:rsc.q(6)} {twiddle:rsc.q(7)} {twiddle:rsc.q(8)} {twiddle:rsc.q(9)} {twiddle:rsc.q(10)} {twiddle:rsc.q(11)} {twiddle:rsc.q(12)} {twiddle:rsc.q(13)} {twiddle:rsc.q(14)} {twiddle:rsc.q(15)} {twiddle:rsc.q(16)} {twiddle:rsc.q(17)} {twiddle:rsc.q(18)} {twiddle:rsc.q(19)} {twiddle:rsc.q(20)} {twiddle:rsc.q(21)} {twiddle:rsc.q(22)} {twiddle:rsc.q(23)} {twiddle:rsc.q(24)} {twiddle:rsc.q(25)} {twiddle:rsc.q(26)} {twiddle:rsc.q(27)} {twiddle:rsc.q(28)} {twiddle:rsc.q(29)} {twiddle:rsc.q(30)} {twiddle:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1074 -attr oid 1071 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1075 -attr oid 1072 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1076 -attr oid 1073 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.radr(0)} -attr vt d
load net {twiddle_h:rsc.radr(1)} -attr vt d
load net {twiddle_h:rsc.radr(2)} -attr vt d
load net {twiddle_h:rsc.radr(3)} -attr vt d
load net {twiddle_h:rsc.radr(4)} -attr vt d
load net {twiddle_h:rsc.radr(5)} -attr vt d
load net {twiddle_h:rsc.radr(6)} -attr vt d
load net {twiddle_h:rsc.radr(7)} -attr vt d
load net {twiddle_h:rsc.radr(8)} -attr vt d
load net {twiddle_h:rsc.radr(9)} -attr vt d
load netBundle {twiddle_h:rsc.radr} 10 {twiddle_h:rsc.radr(0)} {twiddle_h:rsc.radr(1)} {twiddle_h:rsc.radr(2)} {twiddle_h:rsc.radr(3)} {twiddle_h:rsc.radr(4)} {twiddle_h:rsc.radr(5)} {twiddle_h:rsc.radr(6)} {twiddle_h:rsc.radr(7)} {twiddle_h:rsc.radr(8)} {twiddle_h:rsc.radr(9)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1077 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(0)} -port {twiddle_h:rsc.radr(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(1)} -port {twiddle_h:rsc.radr(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(2)} -port {twiddle_h:rsc.radr(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(3)} -port {twiddle_h:rsc.radr(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(4)} -port {twiddle_h:rsc.radr(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(5)} -port {twiddle_h:rsc.radr(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(6)} -port {twiddle_h:rsc.radr(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(7)} -port {twiddle_h:rsc.radr(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(8)} -port {twiddle_h:rsc.radr(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(9)} -port {twiddle_h:rsc.radr(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.q(0)} -attr vt d
load net {twiddle_h:rsc.q(1)} -attr vt d
load net {twiddle_h:rsc.q(2)} -attr vt d
load net {twiddle_h:rsc.q(3)} -attr vt d
load net {twiddle_h:rsc.q(4)} -attr vt d
load net {twiddle_h:rsc.q(5)} -attr vt d
load net {twiddle_h:rsc.q(6)} -attr vt d
load net {twiddle_h:rsc.q(7)} -attr vt d
load net {twiddle_h:rsc.q(8)} -attr vt d
load net {twiddle_h:rsc.q(9)} -attr vt d
load net {twiddle_h:rsc.q(10)} -attr vt d
load net {twiddle_h:rsc.q(11)} -attr vt d
load net {twiddle_h:rsc.q(12)} -attr vt d
load net {twiddle_h:rsc.q(13)} -attr vt d
load net {twiddle_h:rsc.q(14)} -attr vt d
load net {twiddle_h:rsc.q(15)} -attr vt d
load net {twiddle_h:rsc.q(16)} -attr vt d
load net {twiddle_h:rsc.q(17)} -attr vt d
load net {twiddle_h:rsc.q(18)} -attr vt d
load net {twiddle_h:rsc.q(19)} -attr vt d
load net {twiddle_h:rsc.q(20)} -attr vt d
load net {twiddle_h:rsc.q(21)} -attr vt d
load net {twiddle_h:rsc.q(22)} -attr vt d
load net {twiddle_h:rsc.q(23)} -attr vt d
load net {twiddle_h:rsc.q(24)} -attr vt d
load net {twiddle_h:rsc.q(25)} -attr vt d
load net {twiddle_h:rsc.q(26)} -attr vt d
load net {twiddle_h:rsc.q(27)} -attr vt d
load net {twiddle_h:rsc.q(28)} -attr vt d
load net {twiddle_h:rsc.q(29)} -attr vt d
load net {twiddle_h:rsc.q(30)} -attr vt d
load net {twiddle_h:rsc.q(31)} -attr vt d
load netBundle {twiddle_h:rsc.q} 32 {twiddle_h:rsc.q(0)} {twiddle_h:rsc.q(1)} {twiddle_h:rsc.q(2)} {twiddle_h:rsc.q(3)} {twiddle_h:rsc.q(4)} {twiddle_h:rsc.q(5)} {twiddle_h:rsc.q(6)} {twiddle_h:rsc.q(7)} {twiddle_h:rsc.q(8)} {twiddle_h:rsc.q(9)} {twiddle_h:rsc.q(10)} {twiddle_h:rsc.q(11)} {twiddle_h:rsc.q(12)} {twiddle_h:rsc.q(13)} {twiddle_h:rsc.q(14)} {twiddle_h:rsc.q(15)} {twiddle_h:rsc.q(16)} {twiddle_h:rsc.q(17)} {twiddle_h:rsc.q(18)} {twiddle_h:rsc.q(19)} {twiddle_h:rsc.q(20)} {twiddle_h:rsc.q(21)} {twiddle_h:rsc.q(22)} {twiddle_h:rsc.q(23)} {twiddle_h:rsc.q(24)} {twiddle_h:rsc.q(25)} {twiddle_h:rsc.q(26)} {twiddle_h:rsc.q(27)} {twiddle_h:rsc.q(28)} {twiddle_h:rsc.q(29)} {twiddle_h:rsc.q(30)} {twiddle_h:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1078 -attr oid 1075 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(0)} -port {twiddle_h:rsc.q(0)} -attr vt d
load net {twiddle_h:rsc.q(1)} -port {twiddle_h:rsc.q(1)} -attr vt d
load net {twiddle_h:rsc.q(2)} -port {twiddle_h:rsc.q(2)} -attr vt d
load net {twiddle_h:rsc.q(3)} -port {twiddle_h:rsc.q(3)} -attr vt d
load net {twiddle_h:rsc.q(4)} -port {twiddle_h:rsc.q(4)} -attr vt d
load net {twiddle_h:rsc.q(5)} -port {twiddle_h:rsc.q(5)} -attr vt d
load net {twiddle_h:rsc.q(6)} -port {twiddle_h:rsc.q(6)} -attr vt d
load net {twiddle_h:rsc.q(7)} -port {twiddle_h:rsc.q(7)} -attr vt d
load net {twiddle_h:rsc.q(8)} -port {twiddle_h:rsc.q(8)} -attr vt d
load net {twiddle_h:rsc.q(9)} -port {twiddle_h:rsc.q(9)} -attr vt d
load net {twiddle_h:rsc.q(10)} -port {twiddle_h:rsc.q(10)} -attr vt d
load net {twiddle_h:rsc.q(11)} -port {twiddle_h:rsc.q(11)} -attr vt d
load net {twiddle_h:rsc.q(12)} -port {twiddle_h:rsc.q(12)} -attr vt d
load net {twiddle_h:rsc.q(13)} -port {twiddle_h:rsc.q(13)} -attr vt d
load net {twiddle_h:rsc.q(14)} -port {twiddle_h:rsc.q(14)} -attr vt d
load net {twiddle_h:rsc.q(15)} -port {twiddle_h:rsc.q(15)} -attr vt d
load net {twiddle_h:rsc.q(16)} -port {twiddle_h:rsc.q(16)} -attr vt d
load net {twiddle_h:rsc.q(17)} -port {twiddle_h:rsc.q(17)} -attr vt d
load net {twiddle_h:rsc.q(18)} -port {twiddle_h:rsc.q(18)} -attr vt d
load net {twiddle_h:rsc.q(19)} -port {twiddle_h:rsc.q(19)} -attr vt d
load net {twiddle_h:rsc.q(20)} -port {twiddle_h:rsc.q(20)} -attr vt d
load net {twiddle_h:rsc.q(21)} -port {twiddle_h:rsc.q(21)} -attr vt d
load net {twiddle_h:rsc.q(22)} -port {twiddle_h:rsc.q(22)} -attr vt d
load net {twiddle_h:rsc.q(23)} -port {twiddle_h:rsc.q(23)} -attr vt d
load net {twiddle_h:rsc.q(24)} -port {twiddle_h:rsc.q(24)} -attr vt d
load net {twiddle_h:rsc.q(25)} -port {twiddle_h:rsc.q(25)} -attr vt d
load net {twiddle_h:rsc.q(26)} -port {twiddle_h:rsc.q(26)} -attr vt d
load net {twiddle_h:rsc.q(27)} -port {twiddle_h:rsc.q(27)} -attr vt d
load net {twiddle_h:rsc.q(28)} -port {twiddle_h:rsc.q(28)} -attr vt d
load net {twiddle_h:rsc.q(29)} -port {twiddle_h:rsc.q(29)} -attr vt d
load net {twiddle_h:rsc.q(30)} -port {twiddle_h:rsc.q(30)} -attr vt d
load net {twiddle_h:rsc.q(31)} -port {twiddle_h:rsc.q(31)} -attr vt d
load netBundle {twiddle_h:rsc.q} 32 {twiddle_h:rsc.q(0)} {twiddle_h:rsc.q(1)} {twiddle_h:rsc.q(2)} {twiddle_h:rsc.q(3)} {twiddle_h:rsc.q(4)} {twiddle_h:rsc.q(5)} {twiddle_h:rsc.q(6)} {twiddle_h:rsc.q(7)} {twiddle_h:rsc.q(8)} {twiddle_h:rsc.q(9)} {twiddle_h:rsc.q(10)} {twiddle_h:rsc.q(11)} {twiddle_h:rsc.q(12)} {twiddle_h:rsc.q(13)} {twiddle_h:rsc.q(14)} {twiddle_h:rsc.q(15)} {twiddle_h:rsc.q(16)} {twiddle_h:rsc.q(17)} {twiddle_h:rsc.q(18)} {twiddle_h:rsc.q(19)} {twiddle_h:rsc.q(20)} {twiddle_h:rsc.q(21)} {twiddle_h:rsc.q(22)} {twiddle_h:rsc.q(23)} {twiddle_h:rsc.q(24)} {twiddle_h:rsc.q(25)} {twiddle_h:rsc.q(26)} {twiddle_h:rsc.q(27)} {twiddle_h:rsc.q(28)} {twiddle_h:rsc.q(29)} {twiddle_h:rsc.q(30)} {twiddle_h:rsc.q(31)} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1079 -attr oid 1076 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1080 -attr oid 1077 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1081 -attr oid 1078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1082 -attr oid 1079 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1083 -attr oid 1080 -attr vt d
load net {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1084 -attr oid 1081 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1085 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1086 -attr oid 1083 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(13,10,32,1024,1024,32,1)gen"
load net {vec:rsc.q(0)} -pin  "vec:rsci" {q(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(1)} -pin  "vec:rsci" {q(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(2)} -pin  "vec:rsci" {q(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(3)} -pin  "vec:rsci" {q(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(4)} -pin  "vec:rsci" {q(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(5)} -pin  "vec:rsci" {q(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(6)} -pin  "vec:rsci" {q(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(7)} -pin  "vec:rsci" {q(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(8)} -pin  "vec:rsci" {q(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(9)} -pin  "vec:rsci" {q(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(10)} -pin  "vec:rsci" {q(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(11)} -pin  "vec:rsci" {q(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(12)} -pin  "vec:rsci" {q(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(13)} -pin  "vec:rsci" {q(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(14)} -pin  "vec:rsci" {q(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(15)} -pin  "vec:rsci" {q(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(16)} -pin  "vec:rsci" {q(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(17)} -pin  "vec:rsci" {q(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(18)} -pin  "vec:rsci" {q(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(19)} -pin  "vec:rsci" {q(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(20)} -pin  "vec:rsci" {q(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(21)} -pin  "vec:rsci" {q(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(22)} -pin  "vec:rsci" {q(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(23)} -pin  "vec:rsci" {q(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(24)} -pin  "vec:rsci" {q(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(25)} -pin  "vec:rsci" {q(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(26)} -pin  "vec:rsci" {q(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(27)} -pin  "vec:rsci" {q(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(28)} -pin  "vec:rsci" {q(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(29)} -pin  "vec:rsci" {q(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(30)} -pin  "vec:rsci" {q(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.q(31)} -pin  "vec:rsci" {q(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.q}
load net {vec:rsc.radr(0)} -pin  "vec:rsci" {radr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(1)} -pin  "vec:rsci" {radr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(2)} -pin  "vec:rsci" {radr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(3)} -pin  "vec:rsci" {radr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(4)} -pin  "vec:rsci" {radr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(5)} -pin  "vec:rsci" {radr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(6)} -pin  "vec:rsci" {radr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(7)} -pin  "vec:rsci" {radr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(8)} -pin  "vec:rsci" {radr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.radr(9)} -pin  "vec:rsci" {radr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.radr}
load net {vec:rsc.we} -pin  "vec:rsci" {we} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1087 -attr oid 1084 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.we}
load net {vec:rsc.d(0)} -pin  "vec:rsci" {d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(1)} -pin  "vec:rsci" {d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(2)} -pin  "vec:rsci" {d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(3)} -pin  "vec:rsci" {d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(4)} -pin  "vec:rsci" {d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(5)} -pin  "vec:rsci" {d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(6)} -pin  "vec:rsci" {d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(7)} -pin  "vec:rsci" {d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(8)} -pin  "vec:rsci" {d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(9)} -pin  "vec:rsci" {d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(10)} -pin  "vec:rsci" {d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(11)} -pin  "vec:rsci" {d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(12)} -pin  "vec:rsci" {d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(13)} -pin  "vec:rsci" {d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(14)} -pin  "vec:rsci" {d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(15)} -pin  "vec:rsci" {d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(16)} -pin  "vec:rsci" {d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(17)} -pin  "vec:rsci" {d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(18)} -pin  "vec:rsci" {d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(19)} -pin  "vec:rsci" {d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(20)} -pin  "vec:rsci" {d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(21)} -pin  "vec:rsci" {d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(22)} -pin  "vec:rsci" {d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(23)} -pin  "vec:rsci" {d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(24)} -pin  "vec:rsci" {d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(25)} -pin  "vec:rsci" {d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(26)} -pin  "vec:rsci" {d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(27)} -pin  "vec:rsci" {d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(28)} -pin  "vec:rsci" {d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(29)} -pin  "vec:rsci" {d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(30)} -pin  "vec:rsci" {d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.d(31)} -pin  "vec:rsci" {d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.d}
load net {vec:rsc.wadr(0)} -pin  "vec:rsci" {wadr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(1)} -pin  "vec:rsci" {wadr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(2)} -pin  "vec:rsci" {wadr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(3)} -pin  "vec:rsci" {wadr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(4)} -pin  "vec:rsci" {wadr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(5)} -pin  "vec:rsci" {wadr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(6)} -pin  "vec:rsci" {wadr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(7)} -pin  "vec:rsci" {wadr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(8)} -pin  "vec:rsci" {wadr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {vec:rsc.wadr(9)} -pin  "vec:rsci" {wadr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wadr}
load net {clk} -pin  "vec:rsci" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1088 -attr oid 1085 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {vec:rsci.d_d(0)} -pin  "vec:rsci" {d_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(1)} -pin  "vec:rsci" {d_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(2)} -pin  "vec:rsci" {d_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(3)} -pin  "vec:rsci" {d_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(4)} -pin  "vec:rsci" {d_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(5)} -pin  "vec:rsci" {d_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(6)} -pin  "vec:rsci" {d_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(7)} -pin  "vec:rsci" {d_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(8)} -pin  "vec:rsci" {d_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(9)} -pin  "vec:rsci" {d_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(10)} -pin  "vec:rsci" {d_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(11)} -pin  "vec:rsci" {d_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(12)} -pin  "vec:rsci" {d_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(13)} -pin  "vec:rsci" {d_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(14)} -pin  "vec:rsci" {d_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(15)} -pin  "vec:rsci" {d_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(16)} -pin  "vec:rsci" {d_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(17)} -pin  "vec:rsci" {d_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(18)} -pin  "vec:rsci" {d_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(19)} -pin  "vec:rsci" {d_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(20)} -pin  "vec:rsci" {d_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(21)} -pin  "vec:rsci" {d_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(22)} -pin  "vec:rsci" {d_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(23)} -pin  "vec:rsci" {d_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(24)} -pin  "vec:rsci" {d_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(25)} -pin  "vec:rsci" {d_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(26)} -pin  "vec:rsci" {d_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(27)} -pin  "vec:rsci" {d_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(28)} -pin  "vec:rsci" {d_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(29)} -pin  "vec:rsci" {d_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(30)} -pin  "vec:rsci" {d_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(31)} -pin  "vec:rsci" {d_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.q_d(0)} -pin  "vec:rsci" {q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "vec:rsci" {q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "vec:rsci" {q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "vec:rsci" {q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "vec:rsci" {q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "vec:rsci" {q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "vec:rsci" {q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "vec:rsci" {q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "vec:rsci" {q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "vec:rsci" {q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "vec:rsci" {q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "vec:rsci" {q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "vec:rsci" {q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "vec:rsci" {q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "vec:rsci" {q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "vec:rsci" {q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "vec:rsci" {q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "vec:rsci" {q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "vec:rsci" {q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "vec:rsci" {q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "vec:rsci" {q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "vec:rsci" {q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "vec:rsci" {q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "vec:rsci" {q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "vec:rsci" {q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "vec:rsci" {q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "vec:rsci" {q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "vec:rsci" {q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "vec:rsci" {q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "vec:rsci" {q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "vec:rsci" {q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "vec:rsci" {q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.radr_d(0)} -pin  "vec:rsci" {radr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(1)} -pin  "vec:rsci" {radr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(2)} -pin  "vec:rsci" {radr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(3)} -pin  "vec:rsci" {radr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(4)} -pin  "vec:rsci" {radr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(5)} -pin  "vec:rsci" {radr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(6)} -pin  "vec:rsci" {radr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(7)} -pin  "vec:rsci" {radr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(8)} -pin  "vec:rsci" {radr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(9)} -pin  "vec:rsci" {radr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.wadr_d(0)} -pin  "vec:rsci" {wadr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(1)} -pin  "vec:rsci" {wadr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(2)} -pin  "vec:rsci" {wadr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(3)} -pin  "vec:rsci" {wadr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(4)} -pin  "vec:rsci" {wadr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(5)} -pin  "vec:rsci" {wadr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(6)} -pin  "vec:rsci" {wadr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(7)} -pin  "vec:rsci" {wadr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(8)} -pin  "vec:rsci" {wadr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(9)} -pin  "vec:rsci" {wadr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.we_d.iff} -pin  "vec:rsci" {we_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1089 -attr oid 1086 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.we_d.iff}
load net {vec:rsci.we_d.iff} -pin  "vec:rsci" {writeA_w_ram_ir_internal_WMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1090 -attr oid 1087 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.we_d.iff}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "vec:rsci" {readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1091 -attr oid 1088 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1092 -attr oid 1089 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(16,10,32,1024,1024,32,1)gen"
load net {twiddle:rsc.q(0)} -pin  "twiddle:rsci" {q(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(1)} -pin  "twiddle:rsci" {q(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(2)} -pin  "twiddle:rsci" {q(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(3)} -pin  "twiddle:rsci" {q(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(4)} -pin  "twiddle:rsci" {q(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(5)} -pin  "twiddle:rsci" {q(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(6)} -pin  "twiddle:rsci" {q(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(7)} -pin  "twiddle:rsci" {q(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(8)} -pin  "twiddle:rsci" {q(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(9)} -pin  "twiddle:rsci" {q(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(10)} -pin  "twiddle:rsci" {q(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(11)} -pin  "twiddle:rsci" {q(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(12)} -pin  "twiddle:rsci" {q(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(13)} -pin  "twiddle:rsci" {q(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(14)} -pin  "twiddle:rsci" {q(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(15)} -pin  "twiddle:rsci" {q(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(16)} -pin  "twiddle:rsci" {q(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(17)} -pin  "twiddle:rsci" {q(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(18)} -pin  "twiddle:rsci" {q(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(19)} -pin  "twiddle:rsci" {q(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(20)} -pin  "twiddle:rsci" {q(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(21)} -pin  "twiddle:rsci" {q(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(22)} -pin  "twiddle:rsci" {q(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(23)} -pin  "twiddle:rsci" {q(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(24)} -pin  "twiddle:rsci" {q(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(25)} -pin  "twiddle:rsci" {q(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(26)} -pin  "twiddle:rsci" {q(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(27)} -pin  "twiddle:rsci" {q(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(28)} -pin  "twiddle:rsci" {q(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(29)} -pin  "twiddle:rsci" {q(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(30)} -pin  "twiddle:rsci" {q(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.q(31)} -pin  "twiddle:rsci" {q(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.q}
load net {twiddle:rsc.radr(0)} -pin  "twiddle:rsci" {radr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(1)} -pin  "twiddle:rsci" {radr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(2)} -pin  "twiddle:rsci" {radr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(3)} -pin  "twiddle:rsci" {radr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(4)} -pin  "twiddle:rsci" {radr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(5)} -pin  "twiddle:rsci" {radr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(6)} -pin  "twiddle:rsci" {radr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(7)} -pin  "twiddle:rsci" {radr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(8)} -pin  "twiddle:rsci" {radr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {twiddle:rsc.radr(9)} -pin  "twiddle:rsci" {radr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.radr}
load net {clk} -pin  "twiddle:rsci" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1093 -attr oid 1090 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle:rsci.q_d(0)} -pin  "twiddle:rsci" {q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "twiddle:rsci" {q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "twiddle:rsci" {q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "twiddle:rsci" {q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "twiddle:rsci" {q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "twiddle:rsci" {q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "twiddle:rsci" {q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "twiddle:rsci" {q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "twiddle:rsci" {q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "twiddle:rsci" {q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "twiddle:rsci" {q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "twiddle:rsci" {q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "twiddle:rsci" {q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "twiddle:rsci" {q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "twiddle:rsci" {q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "twiddle:rsci" {q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "twiddle:rsci" {q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "twiddle:rsci" {q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "twiddle:rsci" {q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "twiddle:rsci" {q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "twiddle:rsci" {q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "twiddle:rsci" {q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "twiddle:rsci" {q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "twiddle:rsci" {q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "twiddle:rsci" {q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "twiddle:rsci" {q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "twiddle:rsci" {q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "twiddle:rsci" {q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "twiddle:rsci" {q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "twiddle:rsci" {q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "twiddle:rsci" {q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "twiddle:rsci" {q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.radr_d.iff(0)} -pin  "twiddle:rsci" {radr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(1)} -pin  "twiddle:rsci" {radr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(2)} -pin  "twiddle:rsci" {radr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(3)} -pin  "twiddle:rsci" {radr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(4)} -pin  "twiddle:rsci" {radr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(5)} -pin  "twiddle:rsci" {radr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(6)} -pin  "twiddle:rsci" {radr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(7)} -pin  "twiddle:rsci" {radr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(8)} -pin  "twiddle:rsci" {radr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(9)} -pin  "twiddle:rsci" {radr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle:rsci" {readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1094 -attr oid 1091 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1095 -attr oid 1092 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(17,10,32,1024,1024,32,1)gen"
load net {twiddle_h:rsc.q(0)} -pin  "twiddle_h:rsci" {q(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(1)} -pin  "twiddle_h:rsci" {q(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(2)} -pin  "twiddle_h:rsci" {q(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(3)} -pin  "twiddle_h:rsci" {q(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(4)} -pin  "twiddle_h:rsci" {q(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(5)} -pin  "twiddle_h:rsci" {q(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(6)} -pin  "twiddle_h:rsci" {q(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(7)} -pin  "twiddle_h:rsci" {q(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(8)} -pin  "twiddle_h:rsci" {q(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(9)} -pin  "twiddle_h:rsci" {q(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(10)} -pin  "twiddle_h:rsci" {q(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(11)} -pin  "twiddle_h:rsci" {q(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(12)} -pin  "twiddle_h:rsci" {q(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(13)} -pin  "twiddle_h:rsci" {q(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(14)} -pin  "twiddle_h:rsci" {q(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(15)} -pin  "twiddle_h:rsci" {q(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(16)} -pin  "twiddle_h:rsci" {q(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(17)} -pin  "twiddle_h:rsci" {q(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(18)} -pin  "twiddle_h:rsci" {q(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(19)} -pin  "twiddle_h:rsci" {q(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(20)} -pin  "twiddle_h:rsci" {q(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(21)} -pin  "twiddle_h:rsci" {q(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(22)} -pin  "twiddle_h:rsci" {q(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(23)} -pin  "twiddle_h:rsci" {q(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(24)} -pin  "twiddle_h:rsci" {q(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(25)} -pin  "twiddle_h:rsci" {q(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(26)} -pin  "twiddle_h:rsci" {q(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(27)} -pin  "twiddle_h:rsci" {q(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(28)} -pin  "twiddle_h:rsci" {q(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(29)} -pin  "twiddle_h:rsci" {q(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(30)} -pin  "twiddle_h:rsci" {q(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.q(31)} -pin  "twiddle_h:rsci" {q(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.q}
load net {twiddle_h:rsc.radr(0)} -pin  "twiddle_h:rsci" {radr(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(1)} -pin  "twiddle_h:rsci" {radr(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(2)} -pin  "twiddle_h:rsci" {radr(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(3)} -pin  "twiddle_h:rsci" {radr(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(4)} -pin  "twiddle_h:rsci" {radr(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(5)} -pin  "twiddle_h:rsci" {radr(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(6)} -pin  "twiddle_h:rsci" {radr(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(7)} -pin  "twiddle_h:rsci" {radr(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(8)} -pin  "twiddle_h:rsci" {radr(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {twiddle_h:rsc.radr(9)} -pin  "twiddle_h:rsci" {radr(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.radr}
load net {clk} -pin  "twiddle_h:rsci" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1096 -attr oid 1093 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#4}
load net {twiddle_h:rsci.q_d(0)} -pin  "twiddle_h:rsci" {q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "twiddle_h:rsci" {q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "twiddle_h:rsci" {q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "twiddle_h:rsci" {q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "twiddle_h:rsci" {q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "twiddle_h:rsci" {q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "twiddle_h:rsci" {q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "twiddle_h:rsci" {q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "twiddle_h:rsci" {q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "twiddle_h:rsci" {q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "twiddle_h:rsci" {q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "twiddle_h:rsci" {q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "twiddle_h:rsci" {q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "twiddle_h:rsci" {q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "twiddle_h:rsci" {q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "twiddle_h:rsci" {q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "twiddle_h:rsci" {q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "twiddle_h:rsci" {q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "twiddle_h:rsci" {q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "twiddle_h:rsci" {q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "twiddle_h:rsci" {q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "twiddle_h:rsci" {q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "twiddle_h:rsci" {q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "twiddle_h:rsci" {q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "twiddle_h:rsci" {q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "twiddle_h:rsci" {q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "twiddle_h:rsci" {q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "twiddle_h:rsci" {q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "twiddle_h:rsci" {q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "twiddle_h:rsci" {q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "twiddle_h:rsci" {q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "twiddle_h:rsci" {q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle:rsci.radr_d.iff(0)} -pin  "twiddle_h:rsci" {radr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(1)} -pin  "twiddle_h:rsci" {radr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(2)} -pin  "twiddle_h:rsci" {radr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(3)} -pin  "twiddle_h:rsci" {radr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(4)} -pin  "twiddle_h:rsci" {radr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(5)} -pin  "twiddle_h:rsci" {radr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(6)} -pin  "twiddle_h:rsci" {radr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(7)} -pin  "twiddle_h:rsci" {radr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(8)} -pin  "twiddle_h:rsci" {radr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(9)} -pin  "twiddle_h:rsci" {radr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle_h:rsci" {readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1097 -attr oid 1094 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1098 -attr oid 1095 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 8114.636150 -attr delay 4.267100 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1099 -attr oid 1096 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1100 -attr oid 1097 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1101 -attr oid 1098 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1102 -attr oid 1099 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1103 -attr oid 1100 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1104 -attr oid 1101 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1105 -attr oid 1102 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1106 -attr oid 1103 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1107 -attr oid 1104 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1108 -attr oid 1105 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1109 -attr oid 1106 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.d_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.d_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.d_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.d_d}
load net {vec:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.q_d}
load net {vec:rsci.radr_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.radr_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.radr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.radr_d}
load net {vec:rsci.wadr_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.wadr_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wadr_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wadr_d}
load net {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1110 -attr oid 1107 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {twiddle:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.q_d}
load net {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1111 -attr oid 1108 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.q_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.q_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.q_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.q_d}
load net {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1112 -attr oid 1109 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readA_r_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.we_d.iff} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.we_d.pff} -attr xrf 14e1cc06-e372-4ebc-994a-319490d41ce5-1113 -attr oid 1110 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.we_d.iff}
load net {twiddle:rsci.radr_d.iff(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
load net {twiddle:rsci.radr_d.iff(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.radr_d.pff(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.radr_d.iff}
### END MODULE 

