// Seed: 598412481
module module_0;
  reg id_1;
  always @(*) begin
    wait (id_1);
    id_1 <= 1'h0;
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1 ? 1 : 1;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_2)
  );
  tri id_4;
  always begin
    if (id_1) begin
      disable id_5;
      id_2[1] = 1;
      id_4 = id_1;
    end
  end
  module_0();
endmodule
