#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 10 15:39:25 2022
# Process ID: 13448
# Current directory: E:/FPGA/digital_system_design/MicroBlaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4276 E:\FPGA\digital_system_design\MicroBlaze\MicroBlaze.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze/MicroBlaze.xpr
update_compile_order -fileset sources_1
save_project_as _my_snake_game_ E:/FPGA/digital_system_design/_my_snake_game_ -exclude_run_results -force
create_peripheral xilinx.com user my_snake_game_ip 1.0 -dir E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_snake_game_ip:1.0]
set_property  ip_repo_paths  E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo/my_snake_game_ip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name my_snake_game_ip_v1_0_project -directory E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src {E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/random_gen.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/directon_gen.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/text.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/clk_divide.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/graph.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/vga_sync.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/top.v E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/imports/fpga_snake-master/button_jitter.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
reset_run font_romv1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/font_romv1/font_romv1.xci] -no_script -reset -force -quiet
remove_files  -fileset font_romv1 e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src/font_romv1/font_romv1.xci
add_files -norecurse -scan_for_includes -copy_to e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/src E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
add_files -norecurse E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci
export_ip_user_files -of_objects  [get_files  E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0/hdl/ip/font_romv1/font_romv1.xci] -lib_map_path [list {modelsim=e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project/my_snake_game_ip_v1_0_project.cache/compile_simlib/modelsim} {questa=e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project/my_snake_game_ip_v1_0_project.cache/compile_simlib/questa} {riviera=e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project/my_snake_game_ip_v1_0_project.cache/compile_simlib/riviera} {activehdl=e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_snake_game_ip_v1_0_project/my_snake_game_ip_v1_0_project.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0
open_bd_design {E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
set_property name btn [get_bd_intf_ports switch]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_snake_game_ip:1.0 my_snake_game_ip_0
endgroup
set_property location {2 340 -51} [get_bd_cells my_snake_game_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_snake_game_ip_0/S0_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_snake_game_ip_0/S0_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells my_snake_game_ip_0]
make_bd_intf_pins_external  [get_bd_cells my_snake_game_ip_0]
endgroup
make_wrapper -files [get_files E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
reset_run MicroBlazeDemo1_xbar_0_synth_1
launch_runs MicroBlazeDemo1_xbar_0_synth_1
wait_on_run MicroBlazeDemo1_xbar_0_synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
reset_run MicroBlazeDemo1_my_snake_game_ip_0_0_synth_1
