{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659068777370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659068777371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 09:56:17 2022 " "Processing started: Fri Jul 29 09:56:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659068777371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659068777370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COUNTER_CONTROLLER -c COUNTER_CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off COUNTER_CONTROLLER -c COUNTER_CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659068777371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659068777812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659068777812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_flipflop_rw/tri_buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_flipflop_rw/tri_buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_buff-df " "Found design unit 1: tri_buff-df" {  } { { "../D_FLIPFLOP_RW/Tri_buff.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Tri_buff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659068787189 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_buff " "Found entity 1: tri_buff" {  } { { "../D_FLIPFLOP_RW/Tri_buff.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Tri_buff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659068787189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659068787189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_controller-struc " "Found design unit 1: counter_controller-struc" {  } { { "COUNTER_CONTROLLER.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/COUNTER_CONTROLLER/COUNTER_CONTROLLER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659068787189 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_controller " "Found entity 1: counter_controller" {  } { { "COUNTER_CONTROLLER.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/COUNTER_CONTROLLER/COUNTER_CONTROLLER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659068787189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659068787189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COUNTER_CONTROLLER " "Elaborating entity \"COUNTER_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659068787221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buff tri_buff:TB0 " "Elaborating entity \"tri_buff\" for hierarchy \"tri_buff:TB0\"" {  } { { "COUNTER_CONTROLLER.vhd" "TB0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/COUNTER_CONTROLLER/COUNTER_CONTROLLER.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659068787231 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tri_buff:TB1\|F " "Converted tri-state buffer \"tri_buff:TB1\|F\" feeding internal logic into a wire" {  } { { "../D_FLIPFLOP_RW/Tri_buff.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Tri_buff.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1659068787408 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tri_buff:TB0\|F " "Converted tri-state buffer \"tri_buff:TB0\|F\" feeding internal logic into a wire" {  } { { "../D_FLIPFLOP_RW/Tri_buff.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Tri_buff.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1659068787408 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1659068787408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659068787796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659068788195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659068788195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659068788239 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659068788239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659068788239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659068788239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659068788260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 09:56:28 2022 " "Processing ended: Fri Jul 29 09:56:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659068788260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659068788260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659068788260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659068788260 ""}
