<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_data_0/inst/adau1761_adc_sdata"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="adau1761_bclk_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="adau1761_lrclk_IBUF"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[63]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[62]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[61]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[60]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[59]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[58]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[57]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[56]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[55]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[54]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[53]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[52]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[51]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[50]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[49]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[48]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[47]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[46]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[45]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[44]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[43]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[42]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[41]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[40]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[39]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[38]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[37]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[36]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[35]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[34]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[33]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[32]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[31]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[30]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[29]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[28]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[27]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[26]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[25]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[24]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[23]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[22]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[21]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[20]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[19]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[18]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[17]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[16]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[15]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[14]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[13]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[12]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[11]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[10]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[9]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[8]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[7]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[6]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[5]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[4]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[3]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[2]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[1]"/>
        <net name="design_1_i/adau1761_controller_0/inst/read_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/nbytes[2]"/>
        <net name="design_1_i/adau1761_controller_0/inst/nbytes[1]"/>
        <net name="design_1_i/adau1761_controller_0/inst/nbytes[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/address[15]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[14]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[13]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[12]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[11]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[10]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[9]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[8]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[7]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[6]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[5]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[4]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[3]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[2]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[1]"/>
        <net name="design_1_i/adau1761_controller_0/inst/address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[63]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[62]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[61]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[60]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[59]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[58]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[57]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[56]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[55]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[54]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[53]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[52]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[51]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[50]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[49]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[48]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[47]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[46]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[45]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[44]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[43]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[42]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[41]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[40]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[39]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[38]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[37]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[36]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[35]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[34]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[33]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[32]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[31]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[30]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[29]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[28]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[27]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[26]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[25]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[24]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[23]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[22]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[21]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[20]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[19]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[18]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[17]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[16]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[15]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[14]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[13]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[12]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[11]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[10]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[9]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[8]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[7]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[6]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[5]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[4]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[3]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[2]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[1]"/>
        <net name="design_1_i/adau1761_controller_0/inst/write_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/adau1761_cclk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/adau1761_cdata"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/adau1761_clatchn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/adau1761_cout"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/read"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adau1761_controller_0/inst/start"/>
      </nets>
    </probe>
  </probeset>
</probeData>
