{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875523616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875523617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:05:23 2022 " "Processing started: Thu Feb 03 16:05:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875523617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875523617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875523618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1643875525215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/remote_reconf.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/remote_reconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 remote_reconf_rmtupdt_51n " "Found entity 1: remote_reconf_rmtupdt_51n" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525360 ""} { "Info" "ISGN_ENTITY_NAME" "2 remote_reconf " "Found entity 2: remote_reconf" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/ram_two_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ram_two_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_two_port " "Found entity 1: ram_two_port" {  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PU pu alta_sim.v(205) " "Verilog HDL Declaration information at alta_sim.v(205): object \"PU\" differs only in case from object \"pu\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 205 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875525382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(2619) " "Verilog HDL Declaration information at alta_sim.v(2619): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2619 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875525385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(3246) " "Verilog HDL warning at alta_sim.v(3246): extended using \"x\" or \"z\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1643875525386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(3297) " "Verilog HDL Declaration information at alta_sim.v(3297): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875525387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/alta_sim.v 45 45 " "Found 45 design units, including 45 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_ufms " "Found entity 19: alta_ufms" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_ufms_sim " "Found entity 20: alta_ufms_sim" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_pll " "Found entity 21: alta_pll" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_pllx " "Found entity 22: alta_pllx" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "23 pll_clk_trim " "Found entity 23: pll_clk_trim" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 1937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllv " "Found entity 24: alta_pllv" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "25 alta_pllve " "Found entity 25: alta_pllve" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_sram " "Found entity 26: alta_sram" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_dpram16x4 " "Found entity 27: alta_dpram16x4" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_spram16x4 " "Found entity 28: alta_spram16x4" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_bram_pulse_generator " "Found entity 29: alta_bram_pulse_generator" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_bram " "Found entity 30: alta_bram" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_ram4k " "Found entity 31: alta_ram4k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_boot " "Found entity 32: alta_boot" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_osc " "Found entity 33: alta_osc" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_ufml " "Found entity 34: alta_ufml" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_jtag " "Found entity 35: alta_jtag" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_mult " "Found entity 36: alta_mult" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_i2c " "Found entity 37: alta_i2c" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_spi " "Found entity 38: alta_spi" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_irda " "Found entity 39: alta_irda" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_bram9k " "Found entity 40: alta_bram9k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_ram9k " "Found entity 41: alta_ram9k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_mcu " "Found entity 42: alta_mcu" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_mcu_m3 " "Found entity 43: alta_mcu_m3" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_remote " "Found entity 44: alta_remote" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_saradc " "Found entity 45: alta_saradc" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/ahb2ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ahb2ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb2ram " "Found entity 1: ahb2ram" {  } { { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/printer_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/printer_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 printer_io " "Found entity 1: printer_io" {  } { { "../src/printer_io.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/printer_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875525410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875525410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_IO2_WPN top.v(90) " "Verilog HDL Implicit Net warning at top.v(90): created implicit net for \"FLASH_IO2_WPN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_IO3_HOLDN top.v(91) " "Verilog HDL Implicit Net warning at top.v(91): created implicit net for \"FLASH_IO3_HOLDN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWDO top.v(421) " "Verilog HDL Implicit Net warning at top.v(421): created implicit net for \"SWDO\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWDOEN top.v(422) " "Verilog HDL Implicit Net warning at top.v(422): created implicit net for \"SWDOEN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 422 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(161) " "Verilog HDL Implicit Net warning at alta_sim.v(161): created implicit net for \"ena_reg\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(185) " "Verilog HDL Implicit Net warning at alta_sim.v(185): created implicit net for \"ena_int\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(186) " "Verilog HDL Implicit Net warning at alta_sim.v(186): created implicit net for \"ena_reg\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(450) " "Verilog HDL Implicit Net warning at alta_sim.v(450): created implicit net for \"outreg_h\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(451) " "Verilog HDL Implicit Net warning at alta_sim.v(451): created implicit net for \"outreg_l\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 451 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(459) " "Verilog HDL Implicit Net warning at alta_sim.v(459): created implicit net for \"oe_reg_h\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(460) " "Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for \"oe_reg_l\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875525412 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2329) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2329): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2329 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1643875525422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643875528139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_IO2_WPN top.v(90) " "Verilog HDL or VHDL warning at top.v(90): object \"FLASH_IO2_WPN\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875528903 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_IO3_HOLDN top.v(91) " "Verilog HDL or VHDL warning at top.v(91): object \"FLASH_IO3_HOLDN\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875528903 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_sync3 top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"rst_sync3\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875528903 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(256) " "Verilog HDL assignment warning at top.v(256): truncated value with size 32 to match size of target (4)" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643875528903 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IO_KEYOUT top.v(28) " "Output port \"IO_KEYOUT\" at top.v(28) has no driver" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875528903 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_module reset_module:rst_mod " "Elaborating entity \"reset_module\" for hierarchy \"reset_module:rst_mod\"" {  } { { "../src/top.v" "rst_mod" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/top.v" "pll_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../src/pll.v" "altpll_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875528971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875528972 ""}  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875528972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875529055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875529055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb2ram ahb2ram:u_ahb2ram " "Elaborating entity \"ahb2ram\" for hierarchy \"ahb2ram:u_ahb2ram\"" {  } { { "../src/top.v" "u_ahb2ram" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ahb2ram.v(189) " "Verilog HDL assignment warning at ahb2ram.v(189): truncated value with size 12 to match size of target (1)" {  } { { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643875529063 "|top|ahb2ram:u_ahb2ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_two_port ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port " "Elaborating entity \"ram_two_port\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\"" {  } { { "../src/ahb2ram.v" "u1_ram_two_port" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\"" {  } { { "../src/ram_two_port.v" "altsyncram_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\"" {  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529135 ""}  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875529135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1mf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1mf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1mf2 " "Found entity 1: altsyncram_1mf2" {  } { { "db/altsyncram_1mf2.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/altsyncram_1mf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875529217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875529217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1mf2 ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated " "Elaborating entity \"altsyncram_1mf2\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_reconf remote_reconf:remote_reconf_inst " "Elaborating entity \"remote_reconf\" for hierarchy \"remote_reconf:remote_reconf_inst\"" {  } { { "../src/top.v" "remote_reconf_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_reconf_rmtupdt_51n remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component " "Elaborating entity \"remote_reconf_rmtupdt_51n\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\"" {  } { { "../src/remote_reconf.v" "remote_reconf_rmtupdt_51n_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Elaborating entity \"lpm_counter\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\"" {  } { { "../src/remote_reconf.v" "cntr5" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Elaborated megafunction instantiation \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\"" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875529289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Instantiated megafunction \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529289 ""}  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875529289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_paj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_paj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_paj " "Found entity 1: cntr_paj" {  } { { "db/cntr_paj.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_paj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875529368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875529368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_paj remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\|cntr_paj:auto_generated " "Elaborating entity \"cntr_paj\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\|cntr_paj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Elaborating entity \"lpm_counter\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\"" {  } { { "../src/remote_reconf.v" "cntr6" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Elaborated megafunction instantiation \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\"" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875529381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Instantiated megafunction \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529381 ""}  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875529381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oaj " "Found entity 1: cntr_oaj" {  } { { "db/cntr_oaj.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_oaj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875529456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875529456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oaj remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\|cntr_oaj:auto_generated " "Elaborating entity \"cntr_oaj\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\|cntr_oaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_mcu_m3 alta_mcu_m3:mcu_inst " "Elaborating entity \"alta_mcu_m3\" for hierarchy \"alta_mcu_m3:mcu_inst\"" {  } { { "../src/top.v" "mcu_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529460 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HTRANS_EXT alta_sim.v(3534) " "Output port \"HTRANS_EXT\" at alta_sim.v(3534) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3534 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HADDR_EXT alta_sim.v(3535) " "Output port \"HADDR_EXT\" at alta_sim.v(3535) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3535 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HWDATA_EXT alta_sim.v(3538) " "Output port \"HWDATA_EXT\" at alta_sim.v(3538) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3538 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSIZE_EXT alta_sim.v(3539) " "Output port \"HSIZE_EXT\" at alta_sim.v(3539) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3539 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HRESP_EXTM alta_sim.v(3542) " "Output port \"HRESP_EXTM\" at alta_sim.v(3542) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3542 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HRDATA_EXTM alta_sim.v(3544) " "Output port \"HRDATA_EXTM\" at alta_sim.v(3544) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3544 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_RAM_RDATA alta_sim.v(3564) " "Output port \"EXT_RAM_RDATA\" at alta_sim.v(3564) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3564 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_O alta_sim.v(3583) " "Output port \"GPIO0_O\" at alta_sim.v(3583) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3583 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_O alta_sim.v(3584) " "Output port \"GPIO1_O\" at alta_sim.v(3584) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3584 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO2_O alta_sim.v(3585) " "Output port \"GPIO2_O\" at alta_sim.v(3585) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3585 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529462 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN0 alta_sim.v(3586) " "Output port \"nGPEN0\" at alta_sim.v(3586) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3586 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN1 alta_sim.v(3587) " "Output port \"nGPEN1\" at alta_sim.v(3587) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3587 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN2 alta_sim.v(3589) " "Output port \"nGPEN2\" at alta_sim.v(3589) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3589 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SWDO alta_sim.v(3522) " "Output port \"SWDO\" at alta_sim.v(3522) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3522 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SWDOEN alta_sim.v(3523) " "Output port \"SWDOEN\" at alta_sim.v(3523) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3523 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HWRITE_EXT alta_sim.v(3536) " "Output port \"HWRITE_EXT\" at alta_sim.v(3536) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3536 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSEL_EXT alta_sim.v(3537) " "Output port \"HSEL_EXT\" at alta_sim.v(3537) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3537 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HREADY_IN_EXT alta_sim.v(3540) " "Output port \"HREADY_IN_EXT\" at alta_sim.v(3540) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3540 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HREADY_OUT_EXTM alta_sim.v(3543) " "Output port \"HREADY_OUT_EXTM\" at alta_sim.v(3543) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3543 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SCK alta_sim.v(3556) " "Output port \"FLASH_SCK\" at alta_sim.v(3556) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3556 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CS_n alta_sim.v(3557) " "Output port \"FLASH_CS_n\" at alta_sim.v(3557) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3557 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD alta_sim.v(3559) " "Output port \"UART_TXD\" at alta_sim.v(3559) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3559 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS_n alta_sim.v(3560) " "Output port \"UART_RTS_n\" at alta_sim.v(3560) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3560 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "JTDO alta_sim.v(3562) " "Output port \"JTDO\" at alta_sim.v(3562) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3562 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO0_SI alta_sim.v(3567) " "Output port \"FLASH_IO0_SI\" at alta_sim.v(3567) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3567 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO1_SO alta_sim.v(3568) " "Output port \"FLASH_IO1_SO\" at alta_sim.v(3568) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3568 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO2_WPn alta_sim.v(3569) " "Output port \"FLASH_IO2_WPn\" at alta_sim.v(3569) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3569 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO3_HOLDn alta_sim.v(3570) " "Output port \"FLASH_IO3_HOLDn\" at alta_sim.v(3570) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3570 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SI_OE alta_sim.v(3575) " "Output port \"FLASH_SI_OE\" at alta_sim.v(3575) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3575 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SO_OE alta_sim.v(3576) " "Output port \"FLASH_SO_OE\" at alta_sim.v(3576) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3576 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WPn_IO2_OE alta_sim.v(3577) " "Output port \"WPn_IO2_OE\" at alta_sim.v(3577) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3577 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HOLDn_IO3_OE alta_sim.v(3578) " "Output port \"HOLDn_IO3_OE\" at alta_sim.v(3578) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3578 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875529463 "|top|alta_mcu_m3:mcu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printer_io printer_io:printer_io " "Elaborating entity \"printer_io\" for hierarchy \"printer_io:printer_io\"" {  } { { "../src/top.v" "printer_io" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875529466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr14 " "Found entity 1: altsyncram_sr14" {  } { { "db/altsyncram_sr14.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/altsyncram_sr14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875531823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875531823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875532127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875532127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875532247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875532247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875532560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875532560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875532660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875532660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875532892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875532892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875533078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875533078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875533158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875533158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875533360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875533360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875533435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875533435 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875533553 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1643875533970 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1643875533970 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1643875533970 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875533970 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "alta_mcu_m3:mcu_inst " "Partition \"alta_mcu_m3:mcu_inst\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875533970 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1643875533970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1643875534602 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "2 2 " "Using 2 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1643875534700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1643875538523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1643875538523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:05:38 2022 " "Processing started: Thu Feb 03 16:05:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1643875538523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1643875538523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 top -c top " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1643875538523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 3 1643875538609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 3 1643875538609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:05:38 2022 " "Processing started: Thu Feb 03 16:05:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 3 1643875538609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 3 1643875538609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=sld_hub:auto_hub top -c top " "Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=sld_hub:auto_hub top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 3 1643875538609 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 3 1643875540008 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 3 1643875540020 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 3 1643875540020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 3 1643875540105 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 3 1643875540105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 3 1643875540314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 3 1643875540730 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 3 1643875540730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 3 1643875540730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 3 1643875540730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 3 1643875540798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:05:40 2022 " "Processing ended: Thu Feb 03 16:05:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 3 1643875540798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 3 1643875540798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 3 1643875540798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 3 1643875540798 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1643875540872 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1643875540955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1643875540957 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 2 1643875541320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1643875541550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1828 " "Implemented 1828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "201 " "Implemented 201 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1643875542325 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1643875542325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1402 " "Implemented 1402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1643875542325 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 2 1643875542325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1643875542325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1643875542468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:05:42 2022 " "Processing ended: Thu Feb 03 16:05:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1643875542468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1643875542468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1643875542468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1643875542468 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1643875543053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg " "Generated suppressed messages file E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1643875543283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875544436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:05:44 2022 " "Processing ended: Thu Feb 03 16:05:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875544436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875544436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875544436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875544436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875547505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875547506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:05:47 2022 " "Processing started: Thu Feb 03 16:05:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875547506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875547506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875547506 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875548181 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "alta_mcu_m3:mcu_inst " "Using previously generated Fitter netlist for partition \"alta_mcu_m3:mcu_inst\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 490 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875548381 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875548565 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875548718 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 143 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1643875549003 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1643875549004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643875549059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549059 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "229 " "Found 229 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1643875549360 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "313 " "Found 313 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1643875549361 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "SPI1_MOSI~1 alta_mcu_m3:mcu_inst\|FLASH_IO0_SI_i " "Partition port \"alta_mcu_m3:mcu_inst\|FLASH_IO0_SI_i\", driven by node \"SPI1_MOSI~1\", does not drive logic" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 11 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|FLASH_IO0_SI_i"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "reset_module:rst_mod\|rst_n alta_mcu_m3:mcu_inst\|POR_n " "Partition port \"alta_mcu_m3:mcu_inst\|POR_n\", driven by node \"reset_module:rst_mod\|rst_n\", does not drive logic" {  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 21 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|POR_n"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[7\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[7\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[6\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[6\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[5\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[5\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[4\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[4\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[3\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[3\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[2\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[2\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[1\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[1\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO2_I\[0\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO2_I\[0\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO2_I[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[7\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[7\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[6\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[6\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[5\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[5\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[4\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[4\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[3\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[3\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[2\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[2\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[1\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[1\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO1_I\[0\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO1_I\[0\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO1_I[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO0_I\[7\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO0_I\[7\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO0_I[7]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "~GND alta_mcu_m3:mcu_inst\|GPIO0_I\[6\] " "Partition port \"alta_mcu_m3:mcu_inst\|GPIO0_I\[6\]\", driven by node \"~GND\", does not drive logic" {  } {  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1643875549362 "|top|alta_mcu_m3:mcu_inst|GPIO0_I[6]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Quartus II" 0 -1 1643875549362 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1643875549362 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 0 0 } } { "altpll.tdf" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 134 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1643875549394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[0\] " "No output dependent on input pin \"IO_KEYIN\[0\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[1\] " "No output dependent on input pin \"IO_KEYIN\[1\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[2\] " "No output dependent on input pin \"IO_KEYIN\[2\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[3\] " "No output dependent on input pin \"IO_KEYIN\[3\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[4\] " "No output dependent on input pin \"IO_KEYIN\[4\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[5\] " "No output dependent on input pin \"IO_KEYIN\[5\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[6\] " "No output dependent on input pin \"IO_KEYIN\[6\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO_KEYIN\[7\] " "No output dependent on input pin \"IO_KEYIN\[7\]\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|IO_KEYIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JTCK " "No output dependent on input pin \"JTCK\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|JTCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JTDI " "No output dependent on input pin \"JTDI\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|JTDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART0_RXD " "No output dependent on input pin \"UART0_RXD\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875549821 "|top|UART0_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643875549821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2081 " "Implemented 2081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643875549825 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643875549825 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1643875549825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1932 " "Implemented 1932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643875549825 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1643875549825 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1643875549825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643875549825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875550964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:05:50 2022 " "Processing ended: Thu Feb 03 16:05:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875550964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875550964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875550964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875550964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875554023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875554026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:05:53 2022 " "Processing started: Thu Feb 03 16:05:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875554026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643875554026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643875554026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643875554188 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1643875554188 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1643875554188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1643875554441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643875554506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643875554582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643875554582 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 0 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1643875554668 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1643875554668 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 0 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1643875554668 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643875554853 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "25.64 2 0 5 " "Fitter is preserving placement for 25.64 percent of the design from 2 Post-Fit partitions and 0 imported partitions of 5 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1643875555158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643875555217 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Warning" "WFIOMGR_RUBLOCK_IS_ACTIVE_SERIAL_BUT_UPDATE_MODE_IS_NOT_REMOTE" "" "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 749 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169143 "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643875555236 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643875555249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643875557075 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/top.sdc " "Reading SDC File: '../src/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643875557094 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1643875557096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at top.sdc(50): pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643875557098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557102 ""}  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643875557102 ""}
{ "Info" "ISTA_SDC_FOUND" "af_prepare.sdc " "Reading SDC File: 'af_prepare.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643875557115 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1643875557150 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1643875557153 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643875557154 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      cpu_clk " "  20.000      cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      spi_clk " "  20.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643875557155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Promoted node CLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLK~inputclkctrl Global Clock CLKCTRL_G1 " "Promoted CLK~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G1" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1285 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557285 ""}  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1274 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "reset_module:rst_mod\|rst_n  " "Promoted node reset_module:rst_mod\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "reset_module:rst_mod\|rst_n~clkctrl Global Clock " "Promoted reset_module:rst_mod\|rst_n~clkctrl to use location or clock signal Global Clock" {  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:rst_mod|rst_n~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1287 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[67\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[67\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[67\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[67\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_module:rst_mod\|rst_n" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:rst_mod|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1286 9662 10382 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } { { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1206 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 4361 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 2414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3350 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643875558116 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643875558122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643875558123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643875558129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643875558136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643875558142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643875558142 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643875558148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643875558171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1643875558180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643875558180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875558423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643875560385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875560929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643875560946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643875561740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875561740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643875562429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "19.38 " "Router is attempting to preserve 19.38 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1643875562911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1643875564005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643875564005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875564243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1643875564246 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1643875564246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643875564246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1643875564331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643875564402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643875564938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643875565036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643875565706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875566584 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 Cyclone IV E " "16 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI1_MOSI 3.3-V LVCMOS A10 " "Pin SPI1_MOSI uses I/O standard 3.3-V LVCMOS at A10" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SPI1_MOSI } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 11 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI1_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[0\] 3.3-V LVCMOS U21 " "Pin IO_KEYIN\[0\] uses I/O standard 3.3-V LVCMOS at U21" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[0] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[1\] 3.3-V LVCMOS L7 " "Pin IO_KEYIN\[1\] uses I/O standard 3.3-V LVCMOS at L7" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[1] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[2\] 3.3-V LVCMOS G13 " "Pin IO_KEYIN\[2\] uses I/O standard 3.3-V LVCMOS at G13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[2] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[3\] 3.3-V LVCMOS AA20 " "Pin IO_KEYIN\[3\] uses I/O standard 3.3-V LVCMOS at AA20" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[3] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[4\] 3.3-V LVCMOS AB17 " "Pin IO_KEYIN\[4\] uses I/O standard 3.3-V LVCMOS at AB17" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[4] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[5\] 3.3-V LVCMOS AB13 " "Pin IO_KEYIN\[5\] uses I/O standard 3.3-V LVCMOS at AB13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[5] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[6\] 3.3-V LVCMOS F14 " "Pin IO_KEYIN\[6\] uses I/O standard 3.3-V LVCMOS at F14" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[6] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[7\] 3.3-V LVCMOS AA16 " "Pin IO_KEYIN\[7\] uses I/O standard 3.3-V LVCMOS at AA16" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[7] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI1_MISO 3.3-V LVCMOS A8 " "Pin SPI1_MISO uses I/O standard 3.3-V LVCMOS at A8" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SPI1_MISO } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 12 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI1_MISO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTMS 3.3-V LVCMOS A13 " "Pin JTMS uses I/O standard 3.3-V LVCMOS at A13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTMS } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTCK 3.3-V LVCMOS E10 " "Pin JTCK uses I/O standard 3.3-V LVCMOS at E10" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTCK } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 20 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTDI 3.3-V LVCMOS H11 " "Pin JTDI uses I/O standard 3.3-V LVCMOS at H11" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTDI } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 22 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART0_RXD 3.3-V LVCMOS P17 " "Pin UART0_RXD uses I/O standard 3.3-V LVCMOS at P17" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { UART0_RXD } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 15 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART0_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVCMOS G1 " "Pin CLK uses I/O standard 3.3-V LVCMOS at G1" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { CLK } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH 3.3-V LVCMOS J2 " "Pin SWITCH uses I/O standard 3.3-V LVCMOS at J2" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SWITCH } } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH" } } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 6 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWITCH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1643875567704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.fit.smsg " "Generated suppressed messages file E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643875567995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:10 2022 " "Processing ended: Thu Feb 03 16:06:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643875570144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643875572956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875572958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:06:12 2022 " "Processing started: Thu Feb 03 16:06:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875572958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643875572958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643875572958 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643875574325 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643875574377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875575760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:15 2022 " "Processing ended: Thu Feb 03 16:06:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875575760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875575760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875575760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643875575760 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643875576481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643875578967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:06:18 2022 " "Processing started: Thu Feb 03 16:06:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875578970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1643875579130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1643875579720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643875579801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643875579802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1643875580223 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/top.sdc " "Reading SDC File: '../src/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1643875580237 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1643875580239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at top.sdc(50): pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1643875580240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580241 ""}  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1643875580241 ""}
{ "Info" "ISTA_SDC_FOUND" "af_prepare.sdc " "Reading SDC File: 'af_prepare.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1643875580248 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875580383 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1643875580386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1643875580404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.253 " "Worst-case setup slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 spi_clk  " "    1.253               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.279               0.000 cpu_clk  " "   12.279               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.637               0.000 clk  " "   15.637               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.496               0.000 altera_reserved_tck  " "   41.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 cpu_clk  " "    0.356               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 spi_clk  " "    0.419               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk  " "    0.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.595 " "Worst-case recovery slack is 12.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.595               0.000 cpu_clk  " "   12.595               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.825               0.000 spi_clk  " "   12.825               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.643               0.000 clk  " "   15.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.544               0.000 altera_reserved_tck  " "   47.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.377 " "Worst-case removal slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 altera_reserved_tck  " "    1.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 clk  " "    3.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.116               0.000 cpu_clk  " "    6.116               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.131               0.000 spi_clk  " "    6.131               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875580489 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875580489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.606 spi_clk  " "   -5.000              -5.606 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.699               0.000 cpu_clk  " "    9.699               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.757               0.000 clk  " "    9.757               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643875580841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1643875580869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1643875581670 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875581899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.778 " "Worst-case setup slack is 1.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778               0.000 spi_clk  " "    1.778               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.572               0.000 cpu_clk  " "   12.572               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.065               0.000 clk  " "   16.065               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.066               0.000 altera_reserved_tck  " "   42.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 cpu_clk  " "    0.341               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 spi_clk  " "    0.398               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.352 " "Worst-case recovery slack is 13.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.352               0.000 cpu_clk  " "   13.352               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.552               0.000 spi_clk  " "   13.552               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.990               0.000 clk  " "   15.990               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.845               0.000 altera_reserved_tck  " "   47.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 altera_reserved_tck  " "    1.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 clk  " "    3.332               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.397               0.000 cpu_clk  " "    5.397               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.411               0.000 spi_clk  " "    5.411               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875582013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875582013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.205 spi_clk  " "   -5.000              -5.205 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.697               0.000 cpu_clk  " "    9.697               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 clk  " "    9.772               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.262               0.000 altera_reserved_tck  " "   49.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643875582515 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875582802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.321 " "Worst-case setup slack is 6.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.321               0.000 spi_clk  " "    6.321               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.637               0.000 cpu_clk  " "   16.637               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.093               0.000 clk  " "   18.093               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.559               0.000 altera_reserved_tck  " "   46.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 cpu_clk  " "    0.113               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 spi_clk  " "    0.151               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.462 " "Worst-case recovery slack is 16.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.462               0.000 cpu_clk  " "   16.462               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.527               0.000 spi_clk  " "   16.527               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.936               0.000 clk  " "   17.936               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.216               0.000 altera_reserved_tck  " "   49.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.577 " "Worst-case removal slack is 0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 altera_reserved_tck  " "    0.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 clk  " "    1.668               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 cpu_clk  " "    2.866               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.874               0.000 spi_clk  " "    2.874               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875582881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875582881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.201 spi_clk  " "   -5.000              -5.201 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.273               0.000 clk  " "    9.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.744               0.000 cpu_clk  " "    9.744               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643875583871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643875583871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:24 2022 " "Processing ended: Thu Feb 03 16:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875588075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875588076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:06:27 2022 " "Processing started: Thu Feb 03 16:06:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875588076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875588076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875588076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875589715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875589952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875590266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top.vo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875590502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875591467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875591708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875591946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1643875592198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875594033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:34 2022 " "Processing ended: Thu Feb 03 16:06:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875594033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875594033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875594033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875594033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 169 s " "Quartus II Full Compilation was successful. 0 errors, 169 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875594762 ""}
