#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 13 13:37:13 2023
# Process ID: 1744
# Current directory: E:/Zedboard/1DCFNN/1DCFNN_SYSTEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1724 E:\Zedboard\1DCFNN\1DCFNN_SYSTEM\1DCFNN_SYSTEM.xpr
# Log file: E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/vivado.log
# Journal file: E:/Zedboard/1DCFNN/1DCFNN_SYSTEM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Zedboard/1DCFNN/1DCFNN_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program_Files/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1551.461 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:OneDCFNN_IP:1.0 - OneDCFNN_IP_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Successfully read diagram <design_1> from block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1551.461 ; gain = 0.000
close_bd_design [get_bd_designs design_1]
Wrote  : <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:OneDCFNN_IP:1.0 - OneDCFNN_IP_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Successfully read diagram <design_1> from block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
Wrote  : <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:OneDCFNN_IP:1.0 - OneDCFNN_IP_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Successfully read diagram <design_1> from block design file <E:/Zedboard/1DCFNN/1DCFNN_SYSTEM/1DCFNN_SYSTEM.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 13:47:08 2023...
