
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fe4  08005960  08005960  00015960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008944  08008944  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08008944  08008944  00018944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800894c  0800894c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800894c  0800894c  0001894c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008950  08008950  00018950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08008954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          000001fc  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000214  20000214  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017637  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b2f  00000000  00000000  0003767f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001188  00000000  00000000  0003a1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001068  00000000  00000000  0003b338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022c21  00000000  00000000  0003c3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014a34  00000000  00000000  0005efc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf860  00000000  00000000  000739f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00143255  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049cc  00000000  00000000  001432a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005948 	.word	0x08005948

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	08005948 	.word	0x08005948

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <btn_pressed_now>:
#define REPEAT_STEP_MS         200   // lặp 200 ms

/* ============ button.c dữ liệu ============ */
extern uint16_t button_count[16];

static inline bool btn_pressed_now(int idx)   { return button_count[idx] > 0; }
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	4a07      	ldr	r2, [pc, #28]	; (80004e8 <btn_pressed_now+0x28>)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	bf14      	ite	ne
 80004d4:	2301      	movne	r3, #1
 80004d6:	2300      	moveq	r3, #0
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	4618      	mov	r0, r3
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	200001a4 	.word	0x200001a4

080004ec <btn_pressed_edge>:
static inline bool btn_pressed_edge(int idx)  { return button_count[idx] == 1; }
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	4a07      	ldr	r2, [pc, #28]	; (8000514 <btn_pressed_edge+0x28>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	bf0c      	ite	eq
 8000500:	2301      	moveq	r3, #1
 8000502:	2300      	movne	r3, #0
 8000504:	b2db      	uxtb	r3, r3
 8000506:	4618      	mov	r0, r3
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	200001a4 	.word	0x200001a4

08000518 <wrap_inc>:

static bool     alarm_active = false;
static uint16_t alarm_remain_ms = 0;

/* ============ Helper ============ */
static inline void wrap_inc(uint8_t *v, uint8_t min, uint8_t max){
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	460b      	mov	r3, r1
 8000522:	70fb      	strb	r3, [r7, #3]
 8000524:	4613      	mov	r3, r2
 8000526:	70bb      	strb	r3, [r7, #2]
  uint8_t nv = (uint8_t)(*v + 1);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	3301      	adds	r3, #1
 800052e:	73fb      	strb	r3, [r7, #15]
  if(nv > max) nv = min;
 8000530:	7bfa      	ldrb	r2, [r7, #15]
 8000532:	78bb      	ldrb	r3, [r7, #2]
 8000534:	429a      	cmp	r2, r3
 8000536:	d901      	bls.n	800053c <wrap_inc+0x24>
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	73fb      	strb	r3, [r7, #15]
  *v = nv;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7bfa      	ldrb	r2, [r7, #15]
 8000540:	701a      	strb	r2, [r3, #0]
}
 8000542:	bf00      	nop
 8000544:	3714      	adds	r7, #20
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
	...

08000550 <read_ds3231_into_cur>:
extern uint8_t ds3231_date;
extern uint8_t ds3231_day;
extern uint8_t ds3231_month;
extern uint8_t ds3231_year;

static void read_ds3231_into_cur(void){
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  ds3231_ReadTime();
 8000554:	f000 fd9c 	bl	8001090 <ds3231_ReadTime>
  cur.hour  = ds3231_hours;
 8000558:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <read_ds3231_into_cur+0x44>)
 800055a:	781a      	ldrb	r2, [r3, #0]
 800055c:	4b0e      	ldr	r3, [pc, #56]	; (8000598 <read_ds3231_into_cur+0x48>)
 800055e:	709a      	strb	r2, [r3, #2]
  cur.min   = ds3231_min;
 8000560:	4b0e      	ldr	r3, [pc, #56]	; (800059c <read_ds3231_into_cur+0x4c>)
 8000562:	781a      	ldrb	r2, [r3, #0]
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <read_ds3231_into_cur+0x48>)
 8000566:	705a      	strb	r2, [r3, #1]
  cur.sec   = ds3231_sec;
 8000568:	4b0d      	ldr	r3, [pc, #52]	; (80005a0 <read_ds3231_into_cur+0x50>)
 800056a:	781a      	ldrb	r2, [r3, #0]
 800056c:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <read_ds3231_into_cur+0x48>)
 800056e:	701a      	strb	r2, [r3, #0]
  cur.day   = ds3231_day;
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <read_ds3231_into_cur+0x54>)
 8000572:	781a      	ldrb	r2, [r3, #0]
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <read_ds3231_into_cur+0x48>)
 8000576:	70da      	strb	r2, [r3, #3]
  cur.date  = ds3231_date;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <read_ds3231_into_cur+0x58>)
 800057a:	781a      	ldrb	r2, [r3, #0]
 800057c:	4b06      	ldr	r3, [pc, #24]	; (8000598 <read_ds3231_into_cur+0x48>)
 800057e:	711a      	strb	r2, [r3, #4]
  cur.month = ds3231_month;
 8000580:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <read_ds3231_into_cur+0x5c>)
 8000582:	781a      	ldrb	r2, [r3, #0]
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <read_ds3231_into_cur+0x48>)
 8000586:	715a      	strb	r2, [r3, #5]
  cur.year  = ds3231_year;
 8000588:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <read_ds3231_into_cur+0x60>)
 800058a:	781a      	ldrb	r2, [r3, #0]
 800058c:	4b02      	ldr	r3, [pc, #8]	; (8000598 <read_ds3231_into_cur+0x48>)
 800058e:	719a      	strb	r2, [r3, #6]
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	200001c9 	.word	0x200001c9
 8000598:	20000038 	.word	0x20000038
 800059c:	200001c6 	.word	0x200001c6
 80005a0:	200001c4 	.word	0x200001c4
 80005a4:	200001c8 	.word	0x200001c8
 80005a8:	200001c7 	.word	0x200001c7
 80005ac:	200001ca 	.word	0x200001ca
 80005b0:	200001c5 	.word	0x200001c5

080005b4 <snapshot_from_cur>:

static void snapshot_from_cur(void){ edit = cur; }
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <snapshot_from_cur+0x24>)
 80005ba:	4a08      	ldr	r2, [pc, #32]	; (80005dc <snapshot_from_cur+0x28>)
 80005bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c0:	6018      	str	r0, [r3, #0]
 80005c2:	3304      	adds	r3, #4
 80005c4:	8019      	strh	r1, [r3, #0]
 80005c6:	3302      	adds	r3, #2
 80005c8:	0c0a      	lsrs	r2, r1, #16
 80005ca:	701a      	strb	r2, [r3, #0]
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000040 	.word	0x20000040
 80005dc:	20000038 	.word	0x20000038

080005e0 <commit_edit_to_ds3231>:

static void commit_edit_to_ds3231(void){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  ds3231_Write(ADDRESS_YEAR , edit.year);
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <commit_edit_to_ds3231+0x5c>)
 80005e6:	799b      	ldrb	r3, [r3, #6]
 80005e8:	4619      	mov	r1, r3
 80005ea:	2006      	movs	r0, #6
 80005ec:	f000 fd2e 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_MONTH, edit.month);
 80005f0:	4b12      	ldr	r3, [pc, #72]	; (800063c <commit_edit_to_ds3231+0x5c>)
 80005f2:	795b      	ldrb	r3, [r3, #5]
 80005f4:	4619      	mov	r1, r3
 80005f6:	2005      	movs	r0, #5
 80005f8:	f000 fd28 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_DATE , edit.date);
 80005fc:	4b0f      	ldr	r3, [pc, #60]	; (800063c <commit_edit_to_ds3231+0x5c>)
 80005fe:	791b      	ldrb	r3, [r3, #4]
 8000600:	4619      	mov	r1, r3
 8000602:	2004      	movs	r0, #4
 8000604:	f000 fd22 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_DAY  , edit.day);
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <commit_edit_to_ds3231+0x5c>)
 800060a:	78db      	ldrb	r3, [r3, #3]
 800060c:	4619      	mov	r1, r3
 800060e:	2003      	movs	r0, #3
 8000610:	f000 fd1c 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_HOUR , edit.hour);
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <commit_edit_to_ds3231+0x5c>)
 8000616:	789b      	ldrb	r3, [r3, #2]
 8000618:	4619      	mov	r1, r3
 800061a:	2002      	movs	r0, #2
 800061c:	f000 fd16 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_MIN  , edit.min);
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <commit_edit_to_ds3231+0x5c>)
 8000622:	785b      	ldrb	r3, [r3, #1]
 8000624:	4619      	mov	r1, r3
 8000626:	2001      	movs	r0, #1
 8000628:	f000 fd10 	bl	800104c <ds3231_Write>
  ds3231_Write(ADDRESS_SEC  , edit.sec);
 800062c:	4b03      	ldr	r3, [pc, #12]	; (800063c <commit_edit_to_ds3231+0x5c>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	4619      	mov	r1, r3
 8000632:	2000      	movs	r0, #0
 8000634:	f000 fd0a 	bl	800104c <ds3231_Write>
}
 8000638:	bf00      	nop
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000040 	.word	0x20000040

08000640 <increment_field>:

/* ============ Tăng trường ============ */
static void increment_field(field_t f){
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  switch(f){
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2b06      	cmp	r3, #6
 800064e:	d83b      	bhi.n	80006c8 <increment_field+0x88>
 8000650:	a201      	add	r2, pc, #4	; (adr r2, 8000658 <increment_field+0x18>)
 8000652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000656:	bf00      	nop
 8000658:	08000675 	.word	0x08000675
 800065c:	08000681 	.word	0x08000681
 8000660:	0800068d 	.word	0x0800068d
 8000664:	08000699 	.word	0x08000699
 8000668:	080006a5 	.word	0x080006a5
 800066c:	080006b1 	.word	0x080006b1
 8000670:	080006bd 	.word	0x080006bd
    case FIELD_SEC:   wrap_inc(&edit.sec  , 0, 59); break;
 8000674:	223b      	movs	r2, #59	; 0x3b
 8000676:	2100      	movs	r1, #0
 8000678:	4816      	ldr	r0, [pc, #88]	; (80006d4 <increment_field+0x94>)
 800067a:	f7ff ff4d 	bl	8000518 <wrap_inc>
 800067e:	e024      	b.n	80006ca <increment_field+0x8a>
    case FIELD_MIN:   wrap_inc(&edit.min  , 0, 59); break;
 8000680:	223b      	movs	r2, #59	; 0x3b
 8000682:	2100      	movs	r1, #0
 8000684:	4814      	ldr	r0, [pc, #80]	; (80006d8 <increment_field+0x98>)
 8000686:	f7ff ff47 	bl	8000518 <wrap_inc>
 800068a:	e01e      	b.n	80006ca <increment_field+0x8a>
    case FIELD_HOUR:  wrap_inc(&edit.hour , 0, 23); break;
 800068c:	2217      	movs	r2, #23
 800068e:	2100      	movs	r1, #0
 8000690:	4812      	ldr	r0, [pc, #72]	; (80006dc <increment_field+0x9c>)
 8000692:	f7ff ff41 	bl	8000518 <wrap_inc>
 8000696:	e018      	b.n	80006ca <increment_field+0x8a>
    case FIELD_DAY:   wrap_inc(&edit.day  , 1, 7 ); break;
 8000698:	2207      	movs	r2, #7
 800069a:	2101      	movs	r1, #1
 800069c:	4810      	ldr	r0, [pc, #64]	; (80006e0 <increment_field+0xa0>)
 800069e:	f7ff ff3b 	bl	8000518 <wrap_inc>
 80006a2:	e012      	b.n	80006ca <increment_field+0x8a>
    case FIELD_DATE:  wrap_inc(&edit.date , 1, 31); break; // đơn giản
 80006a4:	221f      	movs	r2, #31
 80006a6:	2101      	movs	r1, #1
 80006a8:	480e      	ldr	r0, [pc, #56]	; (80006e4 <increment_field+0xa4>)
 80006aa:	f7ff ff35 	bl	8000518 <wrap_inc>
 80006ae:	e00c      	b.n	80006ca <increment_field+0x8a>
    case FIELD_MONTH: wrap_inc(&edit.month, 1, 12); break;
 80006b0:	220c      	movs	r2, #12
 80006b2:	2101      	movs	r1, #1
 80006b4:	480c      	ldr	r0, [pc, #48]	; (80006e8 <increment_field+0xa8>)
 80006b6:	f7ff ff2f 	bl	8000518 <wrap_inc>
 80006ba:	e006      	b.n	80006ca <increment_field+0x8a>
    case FIELD_YEAR:  wrap_inc(&edit.year , 0, 99); break;
 80006bc:	2263      	movs	r2, #99	; 0x63
 80006be:	2100      	movs	r1, #0
 80006c0:	480a      	ldr	r0, [pc, #40]	; (80006ec <increment_field+0xac>)
 80006c2:	f7ff ff29 	bl	8000518 <wrap_inc>
 80006c6:	e000      	b.n	80006ca <increment_field+0x8a>
    default: break;
 80006c8:	bf00      	nop
  }
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000040 	.word	0x20000040
 80006d8:	20000041 	.word	0x20000041
 80006dc:	20000042 	.word	0x20000042
 80006e0:	20000043 	.word	0x20000043
 80006e4:	20000044 	.word	0x20000044
 80006e8:	20000045 	.word	0x20000045
 80006ec:	20000046 	.word	0x20000046

080006f0 <draw2>:

/* ============ Vẽ LCD (dùng lcd_ShowStr của bạn) ============ */
static void draw2(int x, int y, uint8_t val, bool active){
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af04      	add	r7, sp, #16
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	4611      	mov	r1, r2
 80006fc:	461a      	mov	r2, r3
 80006fe:	460b      	mov	r3, r1
 8000700:	71fb      	strb	r3, [r7, #7]
 8000702:	4613      	mov	r3, r2
 8000704:	71bb      	strb	r3, [r7, #6]
  if(active && !blink_on){
 8000706:	79bb      	ldrb	r3, [r7, #6]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d015      	beq.n	8000738 <draw2+0x48>
 800070c:	4b15      	ldr	r3, [pc, #84]	; (8000764 <draw2+0x74>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	f083 0301 	eor.w	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d00e      	beq.n	8000738 <draw2+0x48>
    lcd_ShowStr(x, y, (uint8_t*)"  ", BLACK, BLACK, 24, 0);
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	b298      	uxth	r0, r3
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	b299      	uxth	r1, r3
 8000722:	2300      	movs	r3, #0
 8000724:	9302      	str	r3, [sp, #8]
 8000726:	2318      	movs	r3, #24
 8000728:	9301      	str	r3, [sp, #4]
 800072a:	2300      	movs	r3, #0
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	2300      	movs	r3, #0
 8000730:	4a0d      	ldr	r2, [pc, #52]	; (8000768 <draw2+0x78>)
 8000732:	f000 ff79 	bl	8001628 <lcd_ShowStr>
 8000736:	e010      	b.n	800075a <draw2+0x6a>
  } else {
    lcd_ShowIntNum(x, y, val, 2, GREEN, BLACK, 24);
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	b298      	uxth	r0, r3
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	b299      	uxth	r1, r3
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	b29a      	uxth	r2, r3
 8000744:	2318      	movs	r3, #24
 8000746:	9302      	str	r3, [sp, #8]
 8000748:	2300      	movs	r3, #0
 800074a:	9301      	str	r3, [sp, #4]
 800074c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	2302      	movs	r3, #2
 8000754:	f000 feea 	bl	800152c <lcd_ShowIntNum>
  }
}
 8000758:	bf00      	nop
 800075a:	bf00      	nop
 800075c:	3710      	adds	r7, #16
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000008 	.word	0x20000008
 8000768:	08005960 	.word	0x08005960

0800076c <draw_status_bar>:

static void draw_status_bar(void){
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af04      	add	r7, sp, #16
  lcd_Fill(0,0,240,20,BLACK);
 8000772:	2300      	movs	r3, #0
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2314      	movs	r3, #20
 8000778:	22f0      	movs	r2, #240	; 0xf0
 800077a:	2100      	movs	r1, #0
 800077c:	2000      	movs	r0, #0
 800077e:	f000 fd9b 	bl	80012b8 <lcd_Fill>
  if(mode == MODE_VIEW){
 8000782:	4b27      	ldr	r3, [pc, #156]	; (8000820 <draw_status_bar+0xb4>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d10d      	bne.n	80007a6 <draw_status_bar+0x3a>
    lcd_ShowStr(4,2,(uint8_t*)"MODE: VIEW", WHITE, BLACK, 16, 0);
 800078a:	2300      	movs	r3, #0
 800078c:	9302      	str	r3, [sp, #8]
 800078e:	2310      	movs	r3, #16
 8000790:	9301      	str	r3, [sp, #4]
 8000792:	2300      	movs	r3, #0
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800079a:	4a22      	ldr	r2, [pc, #136]	; (8000824 <draw_status_bar+0xb8>)
 800079c:	2102      	movs	r1, #2
 800079e:	2004      	movs	r0, #4
 80007a0:	f000 ff42 	bl	8001628 <lcd_ShowStr>
  } else {
    lcd_ShowStr(4,2,(uint8_t*)"MODE: ALARM", WHITE, BLACK, 16, 0);
    lcd_ShowStr(140,2,(uint8_t*)(alarm1.enabled?"ON":"OFF"),
                alarm1.enabled?GREEN:RED, BLACK, 16, 0);
  }
}
 80007a4:	e038      	b.n	8000818 <draw_status_bar+0xac>
  } else if(mode == MODE_SET_TIME){
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <draw_status_bar+0xb4>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d10d      	bne.n	80007ca <draw_status_bar+0x5e>
    lcd_ShowStr(4,2,(uint8_t*)"MODE: SET", WHITE, BLACK, 16, 0);
 80007ae:	2300      	movs	r3, #0
 80007b0:	9302      	str	r3, [sp, #8]
 80007b2:	2310      	movs	r3, #16
 80007b4:	9301      	str	r3, [sp, #4]
 80007b6:	2300      	movs	r3, #0
 80007b8:	9300      	str	r3, [sp, #0]
 80007ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007be:	4a1a      	ldr	r2, [pc, #104]	; (8000828 <draw_status_bar+0xbc>)
 80007c0:	2102      	movs	r1, #2
 80007c2:	2004      	movs	r0, #4
 80007c4:	f000 ff30 	bl	8001628 <lcd_ShowStr>
}
 80007c8:	e026      	b.n	8000818 <draw_status_bar+0xac>
    lcd_ShowStr(4,2,(uint8_t*)"MODE: ALARM", WHITE, BLACK, 16, 0);
 80007ca:	2300      	movs	r3, #0
 80007cc:	9302      	str	r3, [sp, #8]
 80007ce:	2310      	movs	r3, #16
 80007d0:	9301      	str	r3, [sp, #4]
 80007d2:	2300      	movs	r3, #0
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007da:	4a14      	ldr	r2, [pc, #80]	; (800082c <draw_status_bar+0xc0>)
 80007dc:	2102      	movs	r1, #2
 80007de:	2004      	movs	r0, #4
 80007e0:	f000 ff22 	bl	8001628 <lcd_ShowStr>
    lcd_ShowStr(140,2,(uint8_t*)(alarm1.enabled?"ON":"OFF"),
 80007e4:	4b12      	ldr	r3, [pc, #72]	; (8000830 <draw_status_bar+0xc4>)
 80007e6:	78db      	ldrb	r3, [r3, #3]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <draw_status_bar+0x84>
 80007ec:	4a11      	ldr	r2, [pc, #68]	; (8000834 <draw_status_bar+0xc8>)
 80007ee:	e000      	b.n	80007f2 <draw_status_bar+0x86>
 80007f0:	4a11      	ldr	r2, [pc, #68]	; (8000838 <draw_status_bar+0xcc>)
                alarm1.enabled?GREEN:RED, BLACK, 16, 0);
 80007f2:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <draw_status_bar+0xc4>)
 80007f4:	78db      	ldrb	r3, [r3, #3]
    lcd_ShowStr(140,2,(uint8_t*)(alarm1.enabled?"ON":"OFF"),
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <draw_status_bar+0x94>
 80007fa:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80007fe:	e001      	b.n	8000804 <draw_status_bar+0x98>
 8000800:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000804:	2100      	movs	r1, #0
 8000806:	9102      	str	r1, [sp, #8]
 8000808:	2110      	movs	r1, #16
 800080a:	9101      	str	r1, [sp, #4]
 800080c:	2100      	movs	r1, #0
 800080e:	9100      	str	r1, [sp, #0]
 8000810:	2102      	movs	r1, #2
 8000812:	208c      	movs	r0, #140	; 0x8c
 8000814:	f000 ff08 	bl	8001628 <lcd_ShowStr>
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000034 	.word	0x20000034
 8000824:	08005964 	.word	0x08005964
 8000828:	08005970 	.word	0x08005970
 800082c:	0800597c 	.word	0x0800597c
 8000830:	20000004 	.word	0x20000004
 8000834:	08005988 	.word	0x08005988
 8000838:	0800598c 	.word	0x0800598c

0800083c <draw_time_area>:

static void draw_time_area(const datetime_t *dt){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af04      	add	r7, sp, #16
 8000842:	6078      	str	r0, [r7, #4]
  draw2(70 ,100, dt->hour,  (mode==MODE_SET_TIME && editing_field==FIELD_HOUR) ||
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	789a      	ldrb	r2, [r3, #2]
 8000848:	4b37      	ldr	r3, [pc, #220]	; (8000928 <draw_time_area+0xec>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d103      	bne.n	8000858 <draw_time_area+0x1c>
 8000850:	4b36      	ldr	r3, [pc, #216]	; (800092c <draw_time_area+0xf0>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b02      	cmp	r3, #2
 8000856:	d007      	beq.n	8000868 <draw_time_area+0x2c>
                           (mode==MODE_ALARM   && editing_field==FIELD_HOUR));
 8000858:	4b33      	ldr	r3, [pc, #204]	; (8000928 <draw_time_area+0xec>)
 800085a:	781b      	ldrb	r3, [r3, #0]
  draw2(70 ,100, dt->hour,  (mode==MODE_SET_TIME && editing_field==FIELD_HOUR) ||
 800085c:	2b02      	cmp	r3, #2
 800085e:	d105      	bne.n	800086c <draw_time_area+0x30>
                           (mode==MODE_ALARM   && editing_field==FIELD_HOUR));
 8000860:	4b32      	ldr	r3, [pc, #200]	; (800092c <draw_time_area+0xf0>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b02      	cmp	r3, #2
 8000866:	d101      	bne.n	800086c <draw_time_area+0x30>
  draw2(70 ,100, dt->hour,  (mode==MODE_SET_TIME && editing_field==FIELD_HOUR) ||
 8000868:	2301      	movs	r3, #1
 800086a:	e000      	b.n	800086e <draw_time_area+0x32>
 800086c:	2300      	movs	r3, #0
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2164      	movs	r1, #100	; 0x64
 8000876:	2046      	movs	r0, #70	; 0x46
 8000878:	f7ff ff3a 	bl	80006f0 <draw2>
  lcd_ShowStr(100,100,(uint8_t*)":", GREEN, BLACK, 24, 0);
 800087c:	2300      	movs	r3, #0
 800087e:	9302      	str	r3, [sp, #8]
 8000880:	2318      	movs	r3, #24
 8000882:	9301      	str	r3, [sp, #4]
 8000884:	2300      	movs	r3, #0
 8000886:	9300      	str	r3, [sp, #0]
 8000888:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800088c:	4a28      	ldr	r2, [pc, #160]	; (8000930 <draw_time_area+0xf4>)
 800088e:	2164      	movs	r1, #100	; 0x64
 8000890:	2064      	movs	r0, #100	; 0x64
 8000892:	f000 fec9 	bl	8001628 <lcd_ShowStr>
  draw2(110,100, dt->min,   (mode==MODE_SET_TIME && editing_field==FIELD_MIN) ||
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	785a      	ldrb	r2, [r3, #1]
 800089a:	4b23      	ldr	r3, [pc, #140]	; (8000928 <draw_time_area+0xec>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d103      	bne.n	80008aa <draw_time_area+0x6e>
 80008a2:	4b22      	ldr	r3, [pc, #136]	; (800092c <draw_time_area+0xf0>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d007      	beq.n	80008ba <draw_time_area+0x7e>
                           (mode==MODE_ALARM   && editing_field==FIELD_MIN));
 80008aa:	4b1f      	ldr	r3, [pc, #124]	; (8000928 <draw_time_area+0xec>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
  draw2(110,100, dt->min,   (mode==MODE_SET_TIME && editing_field==FIELD_MIN) ||
 80008ae:	2b02      	cmp	r3, #2
 80008b0:	d105      	bne.n	80008be <draw_time_area+0x82>
                           (mode==MODE_ALARM   && editing_field==FIELD_MIN));
 80008b2:	4b1e      	ldr	r3, [pc, #120]	; (800092c <draw_time_area+0xf0>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d101      	bne.n	80008be <draw_time_area+0x82>
  draw2(110,100, dt->min,   (mode==MODE_SET_TIME && editing_field==FIELD_MIN) ||
 80008ba:	2301      	movs	r3, #1
 80008bc:	e000      	b.n	80008c0 <draw_time_area+0x84>
 80008be:	2300      	movs	r3, #0
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	2164      	movs	r1, #100	; 0x64
 80008c8:	206e      	movs	r0, #110	; 0x6e
 80008ca:	f7ff ff11 	bl	80006f0 <draw2>
  lcd_ShowStr(140,100,(uint8_t*)":", GREEN, BLACK, 24, 0);
 80008ce:	2300      	movs	r3, #0
 80008d0:	9302      	str	r3, [sp, #8]
 80008d2:	2318      	movs	r3, #24
 80008d4:	9301      	str	r3, [sp, #4]
 80008d6:	2300      	movs	r3, #0
 80008d8:	9300      	str	r3, [sp, #0]
 80008da:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80008de:	4a14      	ldr	r2, [pc, #80]	; (8000930 <draw_time_area+0xf4>)
 80008e0:	2164      	movs	r1, #100	; 0x64
 80008e2:	208c      	movs	r0, #140	; 0x8c
 80008e4:	f000 fea0 	bl	8001628 <lcd_ShowStr>
  draw2(150,100, dt->sec,   (mode==MODE_SET_TIME && editing_field==FIELD_SEC) ||
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	781a      	ldrb	r2, [r3, #0]
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <draw_time_area+0xec>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d103      	bne.n	80008fc <draw_time_area+0xc0>
 80008f4:	4b0d      	ldr	r3, [pc, #52]	; (800092c <draw_time_area+0xf0>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d007      	beq.n	800090c <draw_time_area+0xd0>
                           (mode==MODE_ALARM   && editing_field==FIELD_SEC));
 80008fc:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <draw_time_area+0xec>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
  draw2(150,100, dt->sec,   (mode==MODE_SET_TIME && editing_field==FIELD_SEC) ||
 8000900:	2b02      	cmp	r3, #2
 8000902:	d105      	bne.n	8000910 <draw_time_area+0xd4>
                           (mode==MODE_ALARM   && editing_field==FIELD_SEC));
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <draw_time_area+0xf0>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d101      	bne.n	8000910 <draw_time_area+0xd4>
  draw2(150,100, dt->sec,   (mode==MODE_SET_TIME && editing_field==FIELD_SEC) ||
 800090c:	2301      	movs	r3, #1
 800090e:	e000      	b.n	8000912 <draw_time_area+0xd6>
 8000910:	2300      	movs	r3, #0
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2164      	movs	r1, #100	; 0x64
 800091a:	2096      	movs	r0, #150	; 0x96
 800091c:	f7ff fee8 	bl	80006f0 <draw2>
}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20000034 	.word	0x20000034
 800092c:	20000000 	.word	0x20000000
 8000930:	08005990 	.word	0x08005990

08000934 <draw_date_area>:

static void draw_date_area(const datetime_t *dt){
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af04      	add	r7, sp, #16
 800093a:	6078      	str	r0, [r7, #4]
  lcd_ShowStr(20,130,(uint8_t*)"D:",  YELLOW, BLACK, 24, 0);
 800093c:	2300      	movs	r3, #0
 800093e:	9302      	str	r3, [sp, #8]
 8000940:	2318      	movs	r3, #24
 8000942:	9301      	str	r3, [sp, #4]
 8000944:	2300      	movs	r3, #0
 8000946:	9300      	str	r3, [sp, #0]
 8000948:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800094c:	4a3f      	ldr	r2, [pc, #252]	; (8000a4c <draw_date_area+0x118>)
 800094e:	2182      	movs	r1, #130	; 0x82
 8000950:	2014      	movs	r0, #20
 8000952:	f000 fe69 	bl	8001628 <lcd_ShowStr>
  draw2(50,130, dt->day,   (mode==MODE_SET_TIME && editing_field==FIELD_DAY));
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	78da      	ldrb	r2, [r3, #3]
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <draw_date_area+0x11c>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d105      	bne.n	800096e <draw_date_area+0x3a>
 8000962:	4b3c      	ldr	r3, [pc, #240]	; (8000a54 <draw_date_area+0x120>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b03      	cmp	r3, #3
 8000968:	d101      	bne.n	800096e <draw_date_area+0x3a>
 800096a:	2301      	movs	r3, #1
 800096c:	e000      	b.n	8000970 <draw_date_area+0x3c>
 800096e:	2300      	movs	r3, #0
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	b2db      	uxtb	r3, r3
 8000976:	2182      	movs	r1, #130	; 0x82
 8000978:	2032      	movs	r0, #50	; 0x32
 800097a:	f7ff feb9 	bl	80006f0 <draw2>

  lcd_ShowStr(70,130,(uint8_t*)"Dt:", YELLOW, BLACK, 24, 0);
 800097e:	2300      	movs	r3, #0
 8000980:	9302      	str	r3, [sp, #8]
 8000982:	2318      	movs	r3, #24
 8000984:	9301      	str	r3, [sp, #4]
 8000986:	2300      	movs	r3, #0
 8000988:	9300      	str	r3, [sp, #0]
 800098a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800098e:	4a32      	ldr	r2, [pc, #200]	; (8000a58 <draw_date_area+0x124>)
 8000990:	2182      	movs	r1, #130	; 0x82
 8000992:	2046      	movs	r0, #70	; 0x46
 8000994:	f000 fe48 	bl	8001628 <lcd_ShowStr>
  draw2(100,130, dt->date, (mode==MODE_SET_TIME && editing_field==FIELD_DATE));
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	791a      	ldrb	r2, [r3, #4]
 800099c:	4b2c      	ldr	r3, [pc, #176]	; (8000a50 <draw_date_area+0x11c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d105      	bne.n	80009b0 <draw_date_area+0x7c>
 80009a4:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <draw_date_area+0x120>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d101      	bne.n	80009b0 <draw_date_area+0x7c>
 80009ac:	2301      	movs	r3, #1
 80009ae:	e000      	b.n	80009b2 <draw_date_area+0x7e>
 80009b0:	2300      	movs	r3, #0
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2182      	movs	r1, #130	; 0x82
 80009ba:	2064      	movs	r0, #100	; 0x64
 80009bc:	f7ff fe98 	bl	80006f0 <draw2>

  lcd_ShowStr(120,130,(uint8_t*)"Mo:", YELLOW, BLACK, 24, 0);
 80009c0:	2300      	movs	r3, #0
 80009c2:	9302      	str	r3, [sp, #8]
 80009c4:	2318      	movs	r3, #24
 80009c6:	9301      	str	r3, [sp, #4]
 80009c8:	2300      	movs	r3, #0
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80009d0:	4a22      	ldr	r2, [pc, #136]	; (8000a5c <draw_date_area+0x128>)
 80009d2:	2182      	movs	r1, #130	; 0x82
 80009d4:	2078      	movs	r0, #120	; 0x78
 80009d6:	f000 fe27 	bl	8001628 <lcd_ShowStr>
  draw2(150,130, dt->month,(mode==MODE_SET_TIME && editing_field==FIELD_MONTH));
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	795a      	ldrb	r2, [r3, #5]
 80009de:	4b1c      	ldr	r3, [pc, #112]	; (8000a50 <draw_date_area+0x11c>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d105      	bne.n	80009f2 <draw_date_area+0xbe>
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <draw_date_area+0x120>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b05      	cmp	r3, #5
 80009ec:	d101      	bne.n	80009f2 <draw_date_area+0xbe>
 80009ee:	2301      	movs	r3, #1
 80009f0:	e000      	b.n	80009f4 <draw_date_area+0xc0>
 80009f2:	2300      	movs	r3, #0
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2182      	movs	r1, #130	; 0x82
 80009fc:	2096      	movs	r0, #150	; 0x96
 80009fe:	f7ff fe77 	bl	80006f0 <draw2>

  lcd_ShowStr(180,130,(uint8_t*)"Yr:", YELLOW, BLACK, 24, 0);
 8000a02:	2300      	movs	r3, #0
 8000a04:	9302      	str	r3, [sp, #8]
 8000a06:	2318      	movs	r3, #24
 8000a08:	9301      	str	r3, [sp, #4]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	9300      	str	r3, [sp, #0]
 8000a0e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000a12:	4a13      	ldr	r2, [pc, #76]	; (8000a60 <draw_date_area+0x12c>)
 8000a14:	2182      	movs	r1, #130	; 0x82
 8000a16:	20b4      	movs	r0, #180	; 0xb4
 8000a18:	f000 fe06 	bl	8001628 <lcd_ShowStr>
  draw2(210,130, dt->year, (mode==MODE_SET_TIME && editing_field==FIELD_YEAR));
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	799a      	ldrb	r2, [r3, #6]
 8000a20:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <draw_date_area+0x11c>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d105      	bne.n	8000a34 <draw_date_area+0x100>
 8000a28:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <draw_date_area+0x120>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b06      	cmp	r3, #6
 8000a2e:	d101      	bne.n	8000a34 <draw_date_area+0x100>
 8000a30:	2301      	movs	r3, #1
 8000a32:	e000      	b.n	8000a36 <draw_date_area+0x102>
 8000a34:	2300      	movs	r3, #0
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	2182      	movs	r1, #130	; 0x82
 8000a3e:	20d2      	movs	r0, #210	; 0xd2
 8000a40:	f7ff fe56 	bl	80006f0 <draw2>
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	08005994 	.word	0x08005994
 8000a50:	20000034 	.word	0x20000034
 8000a54:	20000000 	.word	0x20000000
 8000a58:	08005998 	.word	0x08005998
 8000a5c:	0800599c 	.word	0x0800599c
 8000a60:	080059a0 	.word	0x080059a0

08000a64 <draw_alarm_effect>:

static void draw_alarm_effect(void){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af04      	add	r7, sp, #16
  if(!alarm_active) return;
 8000a6a:	4b22      	ldr	r3, [pc, #136]	; (8000af4 <draw_alarm_effect+0x90>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	f083 0301 	eor.w	r3, r3, #1
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d139      	bne.n	8000aec <draw_alarm_effect+0x88>
  static bool inv = false;
  inv = !inv;
 8000a78:	4b1f      	ldr	r3, [pc, #124]	; (8000af8 <draw_alarm_effect+0x94>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	bf14      	ite	ne
 8000a80:	2301      	movne	r3, #1
 8000a82:	2300      	moveq	r3, #0
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	f083 0301 	eor.w	r3, r3, #1
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b19      	ldr	r3, [pc, #100]	; (8000af8 <draw_alarm_effect+0x94>)
 8000a94:	701a      	strb	r2, [r3, #0]
  lcd_Fill(0,180,240,220, inv ? YELLOW : BLACK);
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <draw_alarm_effect+0x94>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d002      	beq.n	8000aa4 <draw_alarm_effect+0x40>
 8000a9e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000aa2:	e000      	b.n	8000aa6 <draw_alarm_effect+0x42>
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	23dc      	movs	r3, #220	; 0xdc
 8000aaa:	22f0      	movs	r2, #240	; 0xf0
 8000aac:	21b4      	movs	r1, #180	; 0xb4
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f000 fc02 	bl	80012b8 <lcd_Fill>
  lcd_ShowStr(70,190,(uint8_t*)"ALARM!", inv?BLACK:YELLOW, inv?YELLOW:BLACK, 24, 0);
 8000ab4:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <draw_alarm_effect+0x94>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <draw_alarm_effect+0x5c>
 8000abc:	2200      	movs	r2, #0
 8000abe:	e001      	b.n	8000ac4 <draw_alarm_effect+0x60>
 8000ac0:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <draw_alarm_effect+0x94>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <draw_alarm_effect+0x6e>
 8000acc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000ad0:	e000      	b.n	8000ad4 <draw_alarm_effect+0x70>
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	9102      	str	r1, [sp, #8]
 8000ad8:	2118      	movs	r1, #24
 8000ada:	9101      	str	r1, [sp, #4]
 8000adc:	9300      	str	r3, [sp, #0]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	4a06      	ldr	r2, [pc, #24]	; (8000afc <draw_alarm_effect+0x98>)
 8000ae2:	21be      	movs	r1, #190	; 0xbe
 8000ae4:	2046      	movs	r0, #70	; 0x46
 8000ae6:	f000 fd9f 	bl	8001628 <lcd_ShowStr>
 8000aea:	e000      	b.n	8000aee <draw_alarm_effect+0x8a>
  if(!alarm_active) return;
 8000aec:	bf00      	nop
}
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	2000004f 	.word	0x2000004f
 8000af8:	20000052 	.word	0x20000052
 8000afc:	080059a4 	.word	0x080059a4

08000b00 <maybe_trigger_alarm>:

/* ============ Alarm ============ */
static void maybe_trigger_alarm(void){
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  if(!alarm1.enabled) return;
 8000b04:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <maybe_trigger_alarm+0x50>)
 8000b06:	78db      	ldrb	r3, [r3, #3]
 8000b08:	f083 0301 	eor.w	r3, r3, #1
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d119      	bne.n	8000b46 <maybe_trigger_alarm+0x46>
  if(cur.hour==alarm1.hour && cur.min==alarm1.min && cur.sec==alarm1.sec){
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <maybe_trigger_alarm+0x54>)
 8000b14:	789a      	ldrb	r2, [r3, #2]
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <maybe_trigger_alarm+0x50>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d114      	bne.n	8000b48 <maybe_trigger_alarm+0x48>
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <maybe_trigger_alarm+0x54>)
 8000b20:	785a      	ldrb	r2, [r3, #1]
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <maybe_trigger_alarm+0x50>)
 8000b24:	785b      	ldrb	r3, [r3, #1]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d10e      	bne.n	8000b48 <maybe_trigger_alarm+0x48>
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <maybe_trigger_alarm+0x54>)
 8000b2c:	781a      	ldrb	r2, [r3, #0]
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <maybe_trigger_alarm+0x50>)
 8000b30:	789b      	ldrb	r3, [r3, #2]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d108      	bne.n	8000b48 <maybe_trigger_alarm+0x48>
    alarm_active = true;
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <maybe_trigger_alarm+0x58>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	701a      	strb	r2, [r3, #0]
    alarm_remain_ms = 3000; // nháy 3s
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <maybe_trigger_alarm+0x5c>)
 8000b3e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000b42:	801a      	strh	r2, [r3, #0]
 8000b44:	e000      	b.n	8000b48 <maybe_trigger_alarm+0x48>
  if(!alarm1.enabled) return;
 8000b46:	bf00      	nop
  }
}
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	20000004 	.word	0x20000004
 8000b54:	20000038 	.word	0x20000038
 8000b58:	2000004f 	.word	0x2000004f
 8000b5c:	20000050 	.word	0x20000050

08000b60 <app_clock_init>:

/* ============ INIT & TICK ============ */
void app_clock_init(void){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  ds3231_init();
 8000b64:	f000 fa2e 	bl	8000fc4 <ds3231_init>
  read_ds3231_into_cur();
 8000b68:	f7ff fcf2 	bl	8000550 <read_ds3231_into_cur>
  snapshot_from_cur();
 8000b6c:	f7ff fd22 	bl	80005b4 <snapshot_from_cur>

  blink_acc_ms = 0; blink_on = true;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <app_clock_init+0x44>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	801a      	strh	r2, [r3, #0]
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <app_clock_init+0x48>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
  up_hold_ms = 0; up_repeat_acc_ms = 0; up_was_pressed_last = false;
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <app_clock_init+0x4c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	801a      	strh	r2, [r3, #0]
 8000b82:	4b0b      	ldr	r3, [pc, #44]	; (8000bb0 <app_clock_init+0x50>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	801a      	strh	r2, [r3, #0]
 8000b88:	4b0a      	ldr	r3, [pc, #40]	; (8000bb4 <app_clock_init+0x54>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	701a      	strb	r2, [r3, #0]

  alarm_active = false; alarm_remain_ms = 0;
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <app_clock_init+0x58>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	4b09      	ldr	r3, [pc, #36]	; (8000bbc <app_clock_init+0x5c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	801a      	strh	r2, [r3, #0]

  lcd_Clear(BLACK);
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f000 fb5a 	bl	8001254 <lcd_Clear>
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000048 	.word	0x20000048
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	2000004a 	.word	0x2000004a
 8000bb0:	2000004c 	.word	0x2000004c
 8000bb4:	2000004e 	.word	0x2000004e
 8000bb8:	2000004f 	.word	0x2000004f
 8000bbc:	20000050 	.word	0x20000050

08000bc0 <app_clock_on_tick>:

void app_clock_on_tick(void){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
  /* 1) Blink & hold/repeat */
  blink_acc_ms += APP_TICK_MS;
 8000bc6:	4ba7      	ldr	r3, [pc, #668]	; (8000e64 <app_clock_on_tick+0x2a4>)
 8000bc8:	881b      	ldrh	r3, [r3, #0]
 8000bca:	3332      	adds	r3, #50	; 0x32
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	4ba5      	ldr	r3, [pc, #660]	; (8000e64 <app_clock_on_tick+0x2a4>)
 8000bd0:	801a      	strh	r2, [r3, #0]
  if(blink_acc_ms >= BLINK_PERIOD_MS){
 8000bd2:	4ba4      	ldr	r3, [pc, #656]	; (8000e64 <app_clock_on_tick+0x2a4>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000bda:	d311      	bcc.n	8000c00 <app_clock_on_tick+0x40>
    blink_acc_ms = 0;
 8000bdc:	4ba1      	ldr	r3, [pc, #644]	; (8000e64 <app_clock_on_tick+0x2a4>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	801a      	strh	r2, [r3, #0]
    blink_on = !blink_on;
 8000be2:	4ba1      	ldr	r3, [pc, #644]	; (8000e68 <app_clock_on_tick+0x2a8>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	bf14      	ite	ne
 8000bea:	2301      	movne	r3, #1
 8000bec:	2300      	moveq	r3, #0
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	f083 0301 	eor.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	4b9a      	ldr	r3, [pc, #616]	; (8000e68 <app_clock_on_tick+0x2a8>)
 8000bfe:	701a      	strb	r2, [r3, #0]
  }

  bool up_now = btn_pressed_now(BTN_UP_IDX);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f7ff fc5d 	bl	80004c0 <btn_pressed_now>
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
  if(up_now){
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d05a      	beq.n	8000cc6 <app_clock_on_tick+0x106>
    if(!up_was_pressed_last){
 8000c10:	4b96      	ldr	r3, [pc, #600]	; (8000e6c <app_clock_on_tick+0x2ac>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	f083 0301 	eor.w	r3, r3, #1
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d009      	beq.n	8000c32 <app_clock_on_tick+0x72>
      up_was_pressed_last = true;
 8000c1e:	4b93      	ldr	r3, [pc, #588]	; (8000e6c <app_clock_on_tick+0x2ac>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
      up_hold_ms = 0;
 8000c24:	4b92      	ldr	r3, [pc, #584]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	801a      	strh	r2, [r3, #0]
      up_repeat_acc_ms = 0;
 8000c2a:	4b92      	ldr	r3, [pc, #584]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	801a      	strh	r2, [r3, #0]
 8000c30:	e052      	b.n	8000cd8 <app_clock_on_tick+0x118>
    } else {
      if(up_hold_ms < 60000) up_hold_ms += APP_TICK_MS;
 8000c32:	4b8f      	ldr	r3, [pc, #572]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d805      	bhi.n	8000c4a <app_clock_on_tick+0x8a>
 8000c3e:	4b8c      	ldr	r3, [pc, #560]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	3332      	adds	r3, #50	; 0x32
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	4b8a      	ldr	r3, [pc, #552]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000c48:	801a      	strh	r2, [r3, #0]
      if(up_hold_ms >= HOLD_THRESHOLD_MS){
 8000c4a:	4b89      	ldr	r3, [pc, #548]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c52:	d341      	bcc.n	8000cd8 <app_clock_on_tick+0x118>
        up_repeat_acc_ms += APP_TICK_MS;
 8000c54:	4b87      	ldr	r3, [pc, #540]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	3332      	adds	r3, #50	; 0x32
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	4b85      	ldr	r3, [pc, #532]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000c5e:	801a      	strh	r2, [r3, #0]
        if(up_repeat_acc_ms >= REPEAT_STEP_MS){
 8000c60:	4b84      	ldr	r3, [pc, #528]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	2bc7      	cmp	r3, #199	; 0xc7
 8000c66:	d937      	bls.n	8000cd8 <app_clock_on_tick+0x118>
          up_repeat_acc_ms = 0;
 8000c68:	4b82      	ldr	r3, [pc, #520]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	801a      	strh	r2, [r3, #0]
          if(mode == MODE_SET_TIME){
 8000c6e:	4b82      	ldr	r3, [pc, #520]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d105      	bne.n	8000c82 <app_clock_on_tick+0xc2>
            increment_field(editing_field);
 8000c76:	4b81      	ldr	r3, [pc, #516]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fce0 	bl	8000640 <increment_field>
 8000c80:	e02a      	b.n	8000cd8 <app_clock_on_tick+0x118>
          } else if(mode == MODE_ALARM){
 8000c82:	4b7d      	ldr	r3, [pc, #500]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d126      	bne.n	8000cd8 <app_clock_on_tick+0x118>
            if(editing_field == FIELD_HOUR) wrap_inc(&alarm1.hour,0,23);
 8000c8a:	4b7c      	ldr	r3, [pc, #496]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d105      	bne.n	8000c9e <app_clock_on_tick+0xde>
 8000c92:	2217      	movs	r2, #23
 8000c94:	2100      	movs	r1, #0
 8000c96:	487a      	ldr	r0, [pc, #488]	; (8000e80 <app_clock_on_tick+0x2c0>)
 8000c98:	f7ff fc3e 	bl	8000518 <wrap_inc>
 8000c9c:	e01c      	b.n	8000cd8 <app_clock_on_tick+0x118>
            else if(editing_field == FIELD_MIN) wrap_inc(&alarm1.min,0,59);
 8000c9e:	4b77      	ldr	r3, [pc, #476]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d105      	bne.n	8000cb2 <app_clock_on_tick+0xf2>
 8000ca6:	223b      	movs	r2, #59	; 0x3b
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4876      	ldr	r0, [pc, #472]	; (8000e84 <app_clock_on_tick+0x2c4>)
 8000cac:	f7ff fc34 	bl	8000518 <wrap_inc>
 8000cb0:	e012      	b.n	8000cd8 <app_clock_on_tick+0x118>
            else if(editing_field == FIELD_SEC) wrap_inc(&alarm1.sec,0,59);
 8000cb2:	4b72      	ldr	r3, [pc, #456]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d10e      	bne.n	8000cd8 <app_clock_on_tick+0x118>
 8000cba:	223b      	movs	r2, #59	; 0x3b
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4872      	ldr	r0, [pc, #456]	; (8000e88 <app_clock_on_tick+0x2c8>)
 8000cc0:	f7ff fc2a 	bl	8000518 <wrap_inc>
 8000cc4:	e008      	b.n	8000cd8 <app_clock_on_tick+0x118>
          }
        }
      }
    }
  } else {
    up_was_pressed_last = false;
 8000cc6:	4b69      	ldr	r3, [pc, #420]	; (8000e6c <app_clock_on_tick+0x2ac>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
    up_hold_ms = 0;
 8000ccc:	4b68      	ldr	r3, [pc, #416]	; (8000e70 <app_clock_on_tick+0x2b0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	801a      	strh	r2, [r3, #0]
    up_repeat_acc_ms = 0;
 8000cd2:	4b68      	ldr	r3, [pc, #416]	; (8000e74 <app_clock_on_tick+0x2b4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	801a      	strh	r2, [r3, #0]
  }

  /* 2) Cập nhật DS3231 nếu không ở SET (SET thì đóng băng thời gian) */
  if(mode != MODE_SET_TIME){
 8000cd8:	4b67      	ldr	r3, [pc, #412]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d001      	beq.n	8000ce4 <app_clock_on_tick+0x124>
    read_ds3231_into_cur();
 8000ce0:	f7ff fc36 	bl	8000550 <read_ds3231_into_cur>
  }

  /* 3) Events nút */
  bool ev_mode = btn_pressed_edge(BTN_MODE_IDX);
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f7ff fc01 	bl	80004ec <btn_pressed_edge>
 8000cea:	4603      	mov	r3, r0
 8000cec:	71bb      	strb	r3, [r7, #6]
  bool ev_up   = btn_pressed_edge(BTN_UP_IDX);
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f7ff fbfc 	bl	80004ec <btn_pressed_edge>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	717b      	strb	r3, [r7, #5]
  bool ev_ok   = btn_pressed_edge(BTN_OK_IDX);
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f7ff fbf7 	bl	80004ec <btn_pressed_edge>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	713b      	strb	r3, [r7, #4]

  if(ev_mode){
 8000d02:	79bb      	ldrb	r3, [r7, #6]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d01c      	beq.n	8000d42 <app_clock_on_tick+0x182>
    if(mode == MODE_VIEW){
 8000d08:	4b5b      	ldr	r3, [pc, #364]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d108      	bne.n	8000d22 <app_clock_on_tick+0x162>
      mode = MODE_SET_TIME;
 8000d10:	4b59      	ldr	r3, [pc, #356]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
      editing_field = FIELD_HOUR;
 8000d16:	4b59      	ldr	r3, [pc, #356]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d18:	2202      	movs	r2, #2
 8000d1a:	701a      	strb	r2, [r3, #0]
      snapshot_from_cur();
 8000d1c:	f7ff fc4a 	bl	80005b4 <snapshot_from_cur>
 8000d20:	e00f      	b.n	8000d42 <app_clock_on_tick+0x182>
    } else if(mode == MODE_SET_TIME){
 8000d22:	4b55      	ldr	r3, [pc, #340]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d108      	bne.n	8000d3c <app_clock_on_tick+0x17c>
      commit_edit_to_ds3231();
 8000d2a:	f7ff fc59 	bl	80005e0 <commit_edit_to_ds3231>
      mode = MODE_ALARM;
 8000d2e:	4b52      	ldr	r3, [pc, #328]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d30:	2202      	movs	r2, #2
 8000d32:	701a      	strb	r2, [r3, #0]
      editing_field = FIELD_HOUR;
 8000d34:	4b51      	ldr	r3, [pc, #324]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d36:	2202      	movs	r2, #2
 8000d38:	701a      	strb	r2, [r3, #0]
 8000d3a:	e002      	b.n	8000d42 <app_clock_on_tick+0x182>
    } else {
      mode = MODE_VIEW;
 8000d3c:	4b4e      	ldr	r3, [pc, #312]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
    }
  }

  switch(mode){
 8000d42:	4b4d      	ldr	r3, [pc, #308]	; (8000e78 <app_clock_on_tick+0x2b8>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d036      	beq.n	8000db8 <app_clock_on_tick+0x1f8>
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	dc78      	bgt.n	8000e40 <app_clock_on_tick+0x280>
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d073      	beq.n	8000e3a <app_clock_on_tick+0x27a>
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d174      	bne.n	8000e40 <app_clock_on_tick+0x280>
    case MODE_VIEW:
      break;

    case MODE_SET_TIME:
      if(ev_up){
 8000d56:	797b      	ldrb	r3, [r7, #5]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d004      	beq.n	8000d66 <app_clock_on_tick+0x1a6>
        increment_field(editing_field);
 8000d5c:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fc6d 	bl	8000640 <increment_field>
      }
      if(ev_ok){
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d01a      	beq.n	8000da2 <app_clock_on_tick+0x1e2>
        editing_field = (field_t)((editing_field + 1) % FIELD_COUNT);
 8000d6c:	4b43      	ldr	r3, [pc, #268]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	1c5a      	adds	r2, r3, #1
 8000d72:	4b46      	ldr	r3, [pc, #280]	; (8000e8c <app_clock_on_tick+0x2cc>)
 8000d74:	fb83 1302 	smull	r1, r3, r3, r2
 8000d78:	4413      	add	r3, r2
 8000d7a:	1099      	asrs	r1, r3, #2
 8000d7c:	17d3      	asrs	r3, r2, #31
 8000d7e:	1ac9      	subs	r1, r1, r3
 8000d80:	460b      	mov	r3, r1
 8000d82:	00db      	lsls	r3, r3, #3
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	1ad1      	subs	r1, r2, r3
 8000d88:	b2ca      	uxtb	r2, r1
 8000d8a:	4b3c      	ldr	r3, [pc, #240]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d8c:	701a      	strb	r2, [r3, #0]
        if(editing_field == FIELD_SEC){
 8000d8e:	4b3b      	ldr	r3, [pc, #236]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d105      	bne.n	8000da2 <app_clock_on_tick+0x1e2>
          commit_edit_to_ds3231();
 8000d96:	f7ff fc23 	bl	80005e0 <commit_edit_to_ds3231>
          read_ds3231_into_cur();
 8000d9a:	f7ff fbd9 	bl	8000550 <read_ds3231_into_cur>
          snapshot_from_cur();
 8000d9e:	f7ff fc09 	bl	80005b4 <snapshot_from_cur>
        }
      }
      cur = edit; // hiển thị theo bản edit
 8000da2:	4b3b      	ldr	r3, [pc, #236]	; (8000e90 <app_clock_on_tick+0x2d0>)
 8000da4:	4a3b      	ldr	r2, [pc, #236]	; (8000e94 <app_clock_on_tick+0x2d4>)
 8000da6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000daa:	6018      	str	r0, [r3, #0]
 8000dac:	3304      	adds	r3, #4
 8000dae:	8019      	strh	r1, [r3, #0]
 8000db0:	3302      	adds	r3, #2
 8000db2:	0c0a      	lsrs	r2, r1, #16
 8000db4:	701a      	strb	r2, [r3, #0]
      break;
 8000db6:	e043      	b.n	8000e40 <app_clock_on_tick+0x280>

    case MODE_ALARM:
      if(ev_up){
 8000db8:	797b      	ldrb	r3, [r7, #5]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d01c      	beq.n	8000df8 <app_clock_on_tick+0x238>
        if(editing_field == FIELD_HOUR) wrap_inc(&alarm1.hour,0,23);
 8000dbe:	4b2f      	ldr	r3, [pc, #188]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d105      	bne.n	8000dd2 <app_clock_on_tick+0x212>
 8000dc6:	2217      	movs	r2, #23
 8000dc8:	2100      	movs	r1, #0
 8000dca:	482d      	ldr	r0, [pc, #180]	; (8000e80 <app_clock_on_tick+0x2c0>)
 8000dcc:	f7ff fba4 	bl	8000518 <wrap_inc>
 8000dd0:	e012      	b.n	8000df8 <app_clock_on_tick+0x238>
        else if(editing_field == FIELD_MIN) wrap_inc(&alarm1.min,0,59);
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d105      	bne.n	8000de6 <app_clock_on_tick+0x226>
 8000dda:	223b      	movs	r2, #59	; 0x3b
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4829      	ldr	r0, [pc, #164]	; (8000e84 <app_clock_on_tick+0x2c4>)
 8000de0:	f7ff fb9a 	bl	8000518 <wrap_inc>
 8000de4:	e008      	b.n	8000df8 <app_clock_on_tick+0x238>
        else if(editing_field == FIELD_SEC) wrap_inc(&alarm1.sec,0,59);
 8000de6:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d104      	bne.n	8000df8 <app_clock_on_tick+0x238>
 8000dee:	223b      	movs	r2, #59	; 0x3b
 8000df0:	2100      	movs	r1, #0
 8000df2:	4825      	ldr	r0, [pc, #148]	; (8000e88 <app_clock_on_tick+0x2c8>)
 8000df4:	f7ff fb90 	bl	8000518 <wrap_inc>
      }
      if(ev_ok){
 8000df8:	793b      	ldrb	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d01f      	beq.n	8000e3e <app_clock_on_tick+0x27e>
        if(editing_field == FIELD_SEC){
 8000dfe:	4b1f      	ldr	r3, [pc, #124]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d112      	bne.n	8000e2c <app_clock_on_tick+0x26c>
          alarm1.enabled = !alarm1.enabled;
 8000e06:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <app_clock_on_tick+0x2c0>)
 8000e08:	78db      	ldrb	r3, [r3, #3]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	bf14      	ite	ne
 8000e0e:	2301      	movne	r3, #1
 8000e10:	2300      	moveq	r3, #0
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	f083 0301 	eor.w	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <app_clock_on_tick+0x2c0>)
 8000e22:	70da      	strb	r2, [r3, #3]
          editing_field = FIELD_HOUR;
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000e26:	2202      	movs	r2, #2
 8000e28:	701a      	strb	r2, [r3, #0]
        } else {
          editing_field = (field_t)(editing_field + 1);
        }
      }
      break;
 8000e2a:	e008      	b.n	8000e3e <app_clock_on_tick+0x27e>
          editing_field = (field_t)(editing_field + 1);
 8000e2c:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	3301      	adds	r3, #1
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <app_clock_on_tick+0x2bc>)
 8000e36:	701a      	strb	r2, [r3, #0]
      break;
 8000e38:	e001      	b.n	8000e3e <app_clock_on_tick+0x27e>
      break;
 8000e3a:	bf00      	nop
 8000e3c:	e000      	b.n	8000e40 <app_clock_on_tick+0x280>
      break;
 8000e3e:	bf00      	nop
  }

  /* 4) Alarm effect */
  maybe_trigger_alarm();
 8000e40:	f7ff fe5e 	bl	8000b00 <maybe_trigger_alarm>
  if(alarm_active){
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <app_clock_on_tick+0x2d8>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d02f      	beq.n	8000eac <app_clock_on_tick+0x2ec>
    if(alarm_remain_ms > APP_TICK_MS) alarm_remain_ms -= APP_TICK_MS;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <app_clock_on_tick+0x2dc>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	2b32      	cmp	r3, #50	; 0x32
 8000e52:	d925      	bls.n	8000ea0 <app_clock_on_tick+0x2e0>
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <app_clock_on_tick+0x2dc>)
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	3b32      	subs	r3, #50	; 0x32
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <app_clock_on_tick+0x2dc>)
 8000e5e:	801a      	strh	r2, [r3, #0]
 8000e60:	e024      	b.n	8000eac <app_clock_on_tick+0x2ec>
 8000e62:	bf00      	nop
 8000e64:	20000048 	.word	0x20000048
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	2000004e 	.word	0x2000004e
 8000e70:	2000004a 	.word	0x2000004a
 8000e74:	2000004c 	.word	0x2000004c
 8000e78:	20000034 	.word	0x20000034
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000004 	.word	0x20000004
 8000e84:	20000005 	.word	0x20000005
 8000e88:	20000006 	.word	0x20000006
 8000e8c:	92492493 	.word	0x92492493
 8000e90:	20000038 	.word	0x20000038
 8000e94:	20000040 	.word	0x20000040
 8000e98:	2000004f 	.word	0x2000004f
 8000e9c:	20000050 	.word	0x20000050
    else { alarm_remain_ms = 0; alarm_active = false; }
 8000ea0:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <app_clock_on_tick+0x308>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	801a      	strh	r2, [r3, #0]
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <app_clock_on_tick+0x30c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	701a      	strb	r2, [r3, #0]
  }

  /* 5) Vẽ UI */
  draw_status_bar();
 8000eac:	f7ff fc5e 	bl	800076c <draw_status_bar>
  draw_time_area(&cur);
 8000eb0:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <app_clock_on_tick+0x310>)
 8000eb2:	f7ff fcc3 	bl	800083c <draw_time_area>
  draw_date_area(&cur);
 8000eb6:	4806      	ldr	r0, [pc, #24]	; (8000ed0 <app_clock_on_tick+0x310>)
 8000eb8:	f7ff fd3c 	bl	8000934 <draw_date_area>
  draw_alarm_effect();
 8000ebc:	f7ff fdd2 	bl	8000a64 <draw_alarm_effect>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000050 	.word	0x20000050
 8000ecc:	2000004f 	.word	0x2000004f
 8000ed0:	20000038 	.word	0x20000038

08000ed4 <button_init>:
#include "button.h"
#include "main.h"     // <-- bổ sung: có BTN_LOAD_GPIO_Port/Pin
uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2108      	movs	r1, #8
 8000edc:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <button_init+0x14>)
 8000ede:	f001 fd9d 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40020c00 	.word	0x40020c00

08000eec <button_Scan>:

void button_Scan(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2108      	movs	r1, #8
 8000ef6:	482f      	ldr	r0, [pc, #188]	; (8000fb4 <button_Scan+0xc8>)
 8000ef8:	f001 fd90 	bl	8002a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000efc:	2201      	movs	r2, #1
 8000efe:	2108      	movs	r1, #8
 8000f00:	482c      	ldr	r0, [pc, #176]	; (8000fb4 <button_Scan+0xc8>)
 8000f02:	f001 fd8b 	bl	8002a1c <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000f06:	230a      	movs	r3, #10
 8000f08:	2202      	movs	r2, #2
 8000f0a:	492b      	ldr	r1, [pc, #172]	; (8000fb8 <button_Scan+0xcc>)
 8000f0c:	482b      	ldr	r0, [pc, #172]	; (8000fbc <button_Scan+0xd0>)
 8000f0e:	f003 fb76 	bl	80045fe <HAL_SPI_Receive>
	  int button_index = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f1a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	e03f      	b.n	8000fa2 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db06      	blt.n	8000f36 <button_Scan+0x4a>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	dc03      	bgt.n	8000f36 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3304      	adds	r3, #4
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	e018      	b.n	8000f68 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	dd07      	ble.n	8000f4c <button_Scan+0x60>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	dc04      	bgt.n	8000f4c <button_Scan+0x60>
			  button_index = 7 - i;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f1c3 0307 	rsb	r3, r3, #7
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	e00d      	b.n	8000f68 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b07      	cmp	r3, #7
 8000f50:	dd06      	ble.n	8000f60 <button_Scan+0x74>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b0b      	cmp	r3, #11
 8000f56:	dc03      	bgt.n	8000f60 <button_Scan+0x74>
			  button_index = i + 4;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	e003      	b.n	8000f68 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f1c3 0317 	rsb	r3, r3, #23
 8000f66:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <button_Scan+0xcc>)
 8000f6a:	881a      	ldrh	r2, [r3, #0]
 8000f6c:	897b      	ldrh	r3, [r7, #10]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d005      	beq.n	8000f82 <button_Scan+0x96>
 8000f76:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <button_Scan+0xd4>)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f80:	e009      	b.n	8000f96 <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000f82:	4a0f      	ldr	r2, [pc, #60]	; (8000fc0 <button_Scan+0xd4>)
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	b299      	uxth	r1, r3
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <button_Scan+0xd4>)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 8000f96:	897b      	ldrh	r3, [r7, #10]
 8000f98:	085b      	lsrs	r3, r3, #1
 8000f9a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b0f      	cmp	r3, #15
 8000fa6:	ddbc      	ble.n	8000f22 <button_Scan+0x36>
	  }
}
 8000fa8:	bf00      	nop
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40020c00 	.word	0x40020c00
 8000fb8:	20000054 	.word	0x20000054
 8000fbc:	20000104 	.word	0x20000104
 8000fc0:	200001a4 	.word	0x200001a4

08000fc4 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8000fc8:	201e      	movs	r0, #30
 8000fca:	f001 f995 	bl	80022f8 <DEC2BCD>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4b1c      	ldr	r3, [pc, #112]	; (8001044 <ds3231_init+0x80>)
 8000fd4:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8000fd6:	2016      	movs	r0, #22
 8000fd8:	f001 f98e 	bl	80022f8 <DEC2BCD>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	461a      	mov	r2, r3
 8000fe0:	4b18      	ldr	r3, [pc, #96]	; (8001044 <ds3231_init+0x80>)
 8000fe2:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8000fe4:	2015      	movs	r0, #21
 8000fe6:	f001 f987 	bl	80022f8 <DEC2BCD>
 8000fea:	4603      	mov	r3, r0
 8000fec:	461a      	mov	r2, r3
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <ds3231_init+0x80>)
 8000ff0:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8000ff2:	2006      	movs	r0, #6
 8000ff4:	f001 f980 	bl	80022f8 <DEC2BCD>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b11      	ldr	r3, [pc, #68]	; (8001044 <ds3231_init+0x80>)
 8000ffe:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001000:	200f      	movs	r0, #15
 8001002:	f001 f979 	bl	80022f8 <DEC2BCD>
 8001006:	4603      	mov	r3, r0
 8001008:	461a      	mov	r2, r3
 800100a:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <ds3231_init+0x80>)
 800100c:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 800100e:	2009      	movs	r0, #9
 8001010:	f001 f972 	bl	80022f8 <DEC2BCD>
 8001014:	4603      	mov	r3, r0
 8001016:	461a      	mov	r2, r3
 8001018:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <ds3231_init+0x80>)
 800101a:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 800101c:	2017      	movs	r0, #23
 800101e:	f001 f96b 	bl	80022f8 <DEC2BCD>
 8001022:	4603      	mov	r3, r0
 8001024:	461a      	mov	r2, r3
 8001026:	4b07      	ldr	r3, [pc, #28]	; (8001044 <ds3231_init+0x80>)
 8001028:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 800102a:	2332      	movs	r3, #50	; 0x32
 800102c:	2203      	movs	r2, #3
 800102e:	21d0      	movs	r1, #208	; 0xd0
 8001030:	4805      	ldr	r0, [pc, #20]	; (8001048 <ds3231_init+0x84>)
 8001032:	f002 f971 	bl	8003318 <HAL_I2C_IsDeviceReady>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d000      	beq.n	800103e <ds3231_init+0x7a>
		while(1);
 800103c:	e7fe      	b.n	800103c <ds3231_init+0x78>
	};
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001cc 	.word	0x200001cc
 8001048:	20000060 	.word	0x20000060

0800104c <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af04      	add	r7, sp, #16
 8001052:	4603      	mov	r3, r0
 8001054:	460a      	mov	r2, r1
 8001056:	71fb      	strb	r3, [r7, #7]
 8001058:	4613      	mov	r3, r2
 800105a:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	4618      	mov	r0, r3
 8001060:	f001 f94a 	bl	80022f8 <DEC2BCD>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	b29a      	uxth	r2, r3
 800106c:	230a      	movs	r3, #10
 800106e:	9302      	str	r3, [sp, #8]
 8001070:	2301      	movs	r3, #1
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	f107 030f 	add.w	r3, r7, #15
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	21d0      	movs	r1, #208	; 0xd0
 800107e:	4803      	ldr	r0, [pc, #12]	; (800108c <ds3231_Write+0x40>)
 8001080:	f001 fe2a 	bl	8002cd8 <HAL_I2C_Mem_Write>
}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000060 	.word	0x20000060

08001090 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001096:	230a      	movs	r3, #10
 8001098:	9302      	str	r3, [sp, #8]
 800109a:	2307      	movs	r3, #7
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	4b25      	ldr	r3, [pc, #148]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2301      	movs	r3, #1
 80010a4:	2200      	movs	r2, #0
 80010a6:	21d0      	movs	r1, #208	; 0xd0
 80010a8:	4823      	ldr	r0, [pc, #140]	; (8001138 <ds3231_ReadTime+0xa8>)
 80010aa:	f001 ff0f 	bl	8002ecc <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 80010ae:	4b21      	ldr	r3, [pc, #132]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 f906 	bl	80022c4 <BCD2DEC>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <ds3231_ReadTime+0xac>)
 80010be:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80010c0:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010c2:	785b      	ldrb	r3, [r3, #1]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f001 f8fd 	bl	80022c4 <BCD2DEC>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <ds3231_ReadTime+0xb0>)
 80010d0:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010d4:	789b      	ldrb	r3, [r3, #2]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 f8f4 	bl	80022c4 <BCD2DEC>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <ds3231_ReadTime+0xb4>)
 80010e2:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010e6:	78db      	ldrb	r3, [r3, #3]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 f8eb 	bl	80022c4 <BCD2DEC>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <ds3231_ReadTime+0xb8>)
 80010f4:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <ds3231_ReadTime+0xa4>)
 80010f8:	791b      	ldrb	r3, [r3, #4]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f001 f8e2 	bl	80022c4 <BCD2DEC>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <ds3231_ReadTime+0xbc>)
 8001106:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <ds3231_ReadTime+0xa4>)
 800110a:	795b      	ldrb	r3, [r3, #5]
 800110c:	4618      	mov	r0, r3
 800110e:	f001 f8d9 	bl	80022c4 <BCD2DEC>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <ds3231_ReadTime+0xc0>)
 8001118:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <ds3231_ReadTime+0xa4>)
 800111c:	799b      	ldrb	r3, [r3, #6]
 800111e:	4618      	mov	r0, r3
 8001120:	f001 f8d0 	bl	80022c4 <BCD2DEC>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <ds3231_ReadTime+0xc4>)
 800112a:	701a      	strb	r2, [r3, #0]
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200001cc 	.word	0x200001cc
 8001138:	20000060 	.word	0x20000060
 800113c:	200001c4 	.word	0x200001c4
 8001140:	200001c6 	.word	0x200001c6
 8001144:	200001c9 	.word	0x200001c9
 8001148:	200001c8 	.word	0x200001c8
 800114c:	200001c7 	.word	0x200001c7
 8001150:	200001ca 	.word	0x200001ca
 8001154:	200001c5 	.word	0x200001c5

08001158 <LCD_WR_REG>:

_lcd_dev lcddev;

/* =================== Low-level =================== */
void LCD_WR_REG(uint16_t reg)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]
  LCD->LCD_REG = reg;
 8001162:	4a04      	ldr	r2, [pc, #16]	; (8001174 <LCD_WR_REG+0x1c>)
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	8013      	strh	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	600ffffe 	.word	0x600ffffe

08001178 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
  LCD->LCD_RAM = data;
 8001182:	4a04      	ldr	r2, [pc, #16]	; (8001194 <LCD_WR_DATA+0x1c>)
 8001184:	88fb      	ldrh	r3, [r7, #6]
 8001186:	8053      	strh	r3, [r2, #2]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	600ffffe 	.word	0x600ffffe

08001198 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
  __IO uint16_t ram;
  ram = LCD->LCD_RAM;
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <LCD_RD_DATA+0x20>)
 80011a0:	885b      	ldrh	r3, [r3, #2]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	80fb      	strh	r3, [r7, #6]
  return ram;
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	b29b      	uxth	r3, r3
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	600ffffe 	.word	0x600ffffe

080011bc <lcd_AddressSet>:

/* =================== Address & Cursor =================== */
void lcd_AddressSet(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4604      	mov	r4, r0
 80011c4:	4608      	mov	r0, r1
 80011c6:	4611      	mov	r1, r2
 80011c8:	461a      	mov	r2, r3
 80011ca:	4623      	mov	r3, r4
 80011cc:	80fb      	strh	r3, [r7, #6]
 80011ce:	4603      	mov	r3, r0
 80011d0:	80bb      	strh	r3, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	807b      	strh	r3, [r7, #2]
 80011d6:	4613      	mov	r3, r2
 80011d8:	803b      	strh	r3, [r7, #0]
  LCD_WR_REG(0x2A);
 80011da:	202a      	movs	r0, #42	; 0x2a
 80011dc:	f7ff ffbc 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(x1 >> 8);
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	0a1b      	lsrs	r3, r3, #8
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff ffc6 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(x1 & 0xFF);
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ffc0 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(x2 >> 8);
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	0a1b      	lsrs	r3, r3, #8
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff ffba 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(x2 & 0xFF);
 8001204:	887b      	ldrh	r3, [r7, #2]
 8001206:	b2db      	uxtb	r3, r3
 8001208:	b29b      	uxth	r3, r3
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ffb4 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x2B);
 8001210:	202b      	movs	r0, #43	; 0x2b
 8001212:	f7ff ffa1 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(y1 >> 8);
 8001216:	88bb      	ldrh	r3, [r7, #4]
 8001218:	0a1b      	lsrs	r3, r3, #8
 800121a:	b29b      	uxth	r3, r3
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ffab 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(y1 & 0xFF);
 8001222:	88bb      	ldrh	r3, [r7, #4]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	b29b      	uxth	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff ffa5 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(y2 >> 8);
 800122e:	883b      	ldrh	r3, [r7, #0]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff9f 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(y2 & 0xFF);
 800123a:	883b      	ldrh	r3, [r7, #0]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	b29b      	uxth	r3, r3
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff99 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x2C);
 8001246:	202c      	movs	r0, #44	; 0x2c
 8001248:	f7ff ff86 	bl	8001158 <LCD_WR_REG>
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	bd90      	pop	{r4, r7, pc}

08001254 <lcd_Clear>:
  return (((r >> 11) << 11) | ((g >> 10) << 5) | (b >> 11));
}

/* =================== Clear/Fill/Primitives =================== */
void lcd_Clear(uint16_t color)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	80fb      	strh	r3, [r7, #6]
  uint16_t i, j;
  lcd_AddressSet(0, 0, lcddev.width - 1, lcddev.height - 1);
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <lcd_Clear+0x60>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	3b01      	subs	r3, #1
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <lcd_Clear+0x60>)
 8001268:	885b      	ldrh	r3, [r3, #2]
 800126a:	3b01      	subs	r3, #1
 800126c:	b29b      	uxth	r3, r3
 800126e:	2100      	movs	r1, #0
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff ffa3 	bl	80011bc <lcd_AddressSet>
  for (i = 0; i < lcddev.width; i++) {
 8001276:	2300      	movs	r3, #0
 8001278:	81fb      	strh	r3, [r7, #14]
 800127a:	e011      	b.n	80012a0 <lcd_Clear+0x4c>
    for (j = 0; j < lcddev.height; j++) {
 800127c:	2300      	movs	r3, #0
 800127e:	81bb      	strh	r3, [r7, #12]
 8001280:	e006      	b.n	8001290 <lcd_Clear+0x3c>
      LCD_WR_DATA(color);
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff77 	bl	8001178 <LCD_WR_DATA>
    for (j = 0; j < lcddev.height; j++) {
 800128a:	89bb      	ldrh	r3, [r7, #12]
 800128c:	3301      	adds	r3, #1
 800128e:	81bb      	strh	r3, [r7, #12]
 8001290:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <lcd_Clear+0x60>)
 8001292:	885b      	ldrh	r3, [r3, #2]
 8001294:	89ba      	ldrh	r2, [r7, #12]
 8001296:	429a      	cmp	r2, r3
 8001298:	d3f3      	bcc.n	8001282 <lcd_Clear+0x2e>
  for (i = 0; i < lcddev.width; i++) {
 800129a:	89fb      	ldrh	r3, [r7, #14]
 800129c:	3301      	adds	r3, #1
 800129e:	81fb      	strh	r3, [r7, #14]
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <lcd_Clear+0x60>)
 80012a2:	881b      	ldrh	r3, [r3, #0]
 80012a4:	89fa      	ldrh	r2, [r7, #14]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d3e8      	bcc.n	800127c <lcd_Clear+0x28>
    }
  }
}
 80012aa:	bf00      	nop
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	200001d4 	.word	0x200001d4

080012b8 <lcd_Fill>:

void lcd_Fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend, uint16_t color)
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4604      	mov	r4, r0
 80012c0:	4608      	mov	r0, r1
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	4623      	mov	r3, r4
 80012c8:	80fb      	strh	r3, [r7, #6]
 80012ca:	4603      	mov	r3, r0
 80012cc:	80bb      	strh	r3, [r7, #4]
 80012ce:	460b      	mov	r3, r1
 80012d0:	807b      	strh	r3, [r7, #2]
 80012d2:	4613      	mov	r3, r2
 80012d4:	803b      	strh	r3, [r7, #0]
  uint16_t i, j;
  lcd_AddressSet(xsta, ysta, xend - 1, yend - 1);
 80012d6:	887b      	ldrh	r3, [r7, #2]
 80012d8:	3b01      	subs	r3, #1
 80012da:	b29a      	uxth	r2, r3
 80012dc:	883b      	ldrh	r3, [r7, #0]
 80012de:	3b01      	subs	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	88b9      	ldrh	r1, [r7, #4]
 80012e4:	88f8      	ldrh	r0, [r7, #6]
 80012e6:	f7ff ff69 	bl	80011bc <lcd_AddressSet>
  for (i = ysta; i < yend; i++) {
 80012ea:	88bb      	ldrh	r3, [r7, #4]
 80012ec:	81fb      	strh	r3, [r7, #14]
 80012ee:	e010      	b.n	8001312 <lcd_Fill+0x5a>
    for (j = xsta; j < xend; j++) {
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	81bb      	strh	r3, [r7, #12]
 80012f4:	e006      	b.n	8001304 <lcd_Fill+0x4c>
      LCD_WR_DATA(color);
 80012f6:	8c3b      	ldrh	r3, [r7, #32]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff3d 	bl	8001178 <LCD_WR_DATA>
    for (j = xsta; j < xend; j++) {
 80012fe:	89bb      	ldrh	r3, [r7, #12]
 8001300:	3301      	adds	r3, #1
 8001302:	81bb      	strh	r3, [r7, #12]
 8001304:	89ba      	ldrh	r2, [r7, #12]
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	429a      	cmp	r2, r3
 800130a:	d3f4      	bcc.n	80012f6 <lcd_Fill+0x3e>
  for (i = ysta; i < yend; i++) {
 800130c:	89fb      	ldrh	r3, [r7, #14]
 800130e:	3301      	adds	r3, #1
 8001310:	81fb      	strh	r3, [r7, #14]
 8001312:	89fa      	ldrh	r2, [r7, #14]
 8001314:	883b      	ldrh	r3, [r7, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d3ea      	bcc.n	80012f0 <lcd_Fill+0x38>
    }
  }
}
 800131a:	bf00      	nop
 800131c:	bf00      	nop
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	bd90      	pop	{r4, r7, pc}

08001324 <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x, uint16_t y, uint16_t color)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
 800132e:	460b      	mov	r3, r1
 8001330:	80bb      	strh	r3, [r7, #4]
 8001332:	4613      	mov	r3, r2
 8001334:	807b      	strh	r3, [r7, #2]
  lcd_AddressSet(x, y, x, y);
 8001336:	88bb      	ldrh	r3, [r7, #4]
 8001338:	88fa      	ldrh	r2, [r7, #6]
 800133a:	88b9      	ldrh	r1, [r7, #4]
 800133c:	88f8      	ldrh	r0, [r7, #6]
 800133e:	f7ff ff3d 	bl	80011bc <lcd_AddressSet>
  LCD_WR_DATA(color);
 8001342:	887b      	ldrh	r3, [r7, #2]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff17 	bl	8001178 <LCD_WR_DATA>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <lcd_ShowChar>:
  lcd_DrawLine(x2, y1, x2, y2, color);
}

/* =================== Text & Numbers =================== */
void lcd_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	4604      	mov	r4, r0
 800135c:	4608      	mov	r0, r1
 800135e:	4611      	mov	r1, r2
 8001360:	461a      	mov	r2, r3
 8001362:	4623      	mov	r3, r4
 8001364:	80fb      	strh	r3, [r7, #6]
 8001366:	4603      	mov	r3, r0
 8001368:	80bb      	strh	r3, [r7, #4]
 800136a:	460b      	mov	r3, r1
 800136c:	70fb      	strb	r3, [r7, #3]
 800136e:	4613      	mov	r3, r2
 8001370:	803b      	strh	r3, [r7, #0]
  uint8_t temp, sizex, t, m = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	757b      	strb	r3, [r7, #21]
  uint16_t i, TypefaceNum;
  uint16_t x0 = x;
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	823b      	strh	r3, [r7, #16]
  sizex = sizey / 2;
 800137a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800137e:	085b      	lsrs	r3, r3, #1
 8001380:	73fb      	strb	r3, [r7, #15]
  TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	08db      	lsrs	r3, r3, #3
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	bf14      	ite	ne
 8001396:	2301      	movne	r3, #1
 8001398:	2300      	moveq	r3, #0
 800139a:	b2db      	uxtb	r3, r3
 800139c:	4413      	add	r3, r2
 800139e:	b29a      	uxth	r2, r3
 80013a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	fb12 f303 	smulbb	r3, r2, r3
 80013aa:	81bb      	strh	r3, [r7, #12]
  num = num - ' ';
 80013ac:	78fb      	ldrb	r3, [r7, #3]
 80013ae:	3b20      	subs	r3, #32
 80013b0:	70fb      	strb	r3, [r7, #3]
  lcd_AddressSet(x, y, x + sizex - 1, y + sizey - 1);
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	4413      	add	r3, r2
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3b01      	subs	r3, #1
 80013be:	b29c      	uxth	r4, r3
 80013c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	88bb      	ldrh	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	3b01      	subs	r3, #1
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	88b9      	ldrh	r1, [r7, #4]
 80013d2:	88f8      	ldrh	r0, [r7, #6]
 80013d4:	4622      	mov	r2, r4
 80013d6:	f7ff fef1 	bl	80011bc <lcd_AddressSet>

  for (i = 0; i < TypefaceNum; i++) {
 80013da:	2300      	movs	r3, #0
 80013dc:	827b      	strh	r3, [r7, #18]
 80013de:	e07a      	b.n	80014d6 <lcd_ShowChar+0x182>
    if (sizey == 12) { /* bạn chưa có font 12 ở lcdfont.h */ }
 80013e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013e4:	2b0c      	cmp	r3, #12
 80013e6:	d028      	beq.n	800143a <lcd_ShowChar+0xe6>
    else if (sizey == 16) temp = ascii_1608[num][i];
 80013e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013ec:	2b10      	cmp	r3, #16
 80013ee:	d108      	bne.n	8001402 <lcd_ShowChar+0xae>
 80013f0:	78fa      	ldrb	r2, [r7, #3]
 80013f2:	8a7b      	ldrh	r3, [r7, #18]
 80013f4:	493c      	ldr	r1, [pc, #240]	; (80014e8 <lcd_ShowChar+0x194>)
 80013f6:	0112      	lsls	r2, r2, #4
 80013f8:	440a      	add	r2, r1
 80013fa:	4413      	add	r3, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	75fb      	strb	r3, [r7, #23]
 8001400:	e01b      	b.n	800143a <lcd_ShowChar+0xe6>
    else if (sizey == 24) temp = ascii_2412[num][i];
 8001402:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001406:	2b18      	cmp	r3, #24
 8001408:	d10b      	bne.n	8001422 <lcd_ShowChar+0xce>
 800140a:	78fa      	ldrb	r2, [r7, #3]
 800140c:	8a79      	ldrh	r1, [r7, #18]
 800140e:	4837      	ldr	r0, [pc, #220]	; (80014ec <lcd_ShowChar+0x198>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	4403      	add	r3, r0
 800141a:	440b      	add	r3, r1
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	75fb      	strb	r3, [r7, #23]
 8001420:	e00b      	b.n	800143a <lcd_ShowChar+0xe6>
    else if (sizey == 32) temp = ascii_3216[num][i];
 8001422:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001426:	2b20      	cmp	r3, #32
 8001428:	d15a      	bne.n	80014e0 <lcd_ShowChar+0x18c>
 800142a:	78fa      	ldrb	r2, [r7, #3]
 800142c:	8a7b      	ldrh	r3, [r7, #18]
 800142e:	4930      	ldr	r1, [pc, #192]	; (80014f0 <lcd_ShowChar+0x19c>)
 8001430:	0192      	lsls	r2, r2, #6
 8001432:	440a      	add	r2, r1
 8001434:	4413      	add	r3, r2
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	75fb      	strb	r3, [r7, #23]
    else return;

    for (t = 0; t < 8; t++) {
 800143a:	2300      	movs	r3, #0
 800143c:	75bb      	strb	r3, [r7, #22]
 800143e:	e044      	b.n	80014ca <lcd_ShowChar+0x176>
      if (!mode) {
 8001440:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001444:	2b00      	cmp	r3, #0
 8001446:	d120      	bne.n	800148a <lcd_ShowChar+0x136>
        if (temp & (0x01 << t)) LCD_WR_DATA(fc);
 8001448:	7dfa      	ldrb	r2, [r7, #23]
 800144a:	7dbb      	ldrb	r3, [r7, #22]
 800144c:	fa42 f303 	asr.w	r3, r2, r3
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	2b00      	cmp	r3, #0
 8001456:	d004      	beq.n	8001462 <lcd_ShowChar+0x10e>
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fe8c 	bl	8001178 <LCD_WR_DATA>
 8001460:	e003      	b.n	800146a <lcd_ShowChar+0x116>
        else LCD_WR_DATA(bc);
 8001462:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fe87 	bl	8001178 <LCD_WR_DATA>
        m++;
 800146a:	7d7b      	ldrb	r3, [r7, #21]
 800146c:	3301      	adds	r3, #1
 800146e:	757b      	strb	r3, [r7, #21]
        if (m % sizex == 0) { m = 0; break; }
 8001470:	7d7b      	ldrb	r3, [r7, #21]
 8001472:	7bfa      	ldrb	r2, [r7, #15]
 8001474:	fbb3 f1f2 	udiv	r1, r3, r2
 8001478:	fb02 f201 	mul.w	r2, r2, r1
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	b2db      	uxtb	r3, r3
 8001480:	2b00      	cmp	r3, #0
 8001482:	d11f      	bne.n	80014c4 <lcd_ShowChar+0x170>
 8001484:	2300      	movs	r3, #0
 8001486:	757b      	strb	r3, [r7, #21]
 8001488:	e022      	b.n	80014d0 <lcd_ShowChar+0x17c>
      } else {
        if (temp & (0x01 << t)) lcd_DrawPoint(x, y, fc);
 800148a:	7dfa      	ldrb	r2, [r7, #23]
 800148c:	7dbb      	ldrb	r3, [r7, #22]
 800148e:	fa42 f303 	asr.w	r3, r2, r3
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	d005      	beq.n	80014a6 <lcd_ShowChar+0x152>
 800149a:	883a      	ldrh	r2, [r7, #0]
 800149c:	88b9      	ldrh	r1, [r7, #4]
 800149e:	88fb      	ldrh	r3, [r7, #6]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff3f 	bl	8001324 <lcd_DrawPoint>
        x++;
 80014a6:	88fb      	ldrh	r3, [r7, #6]
 80014a8:	3301      	adds	r3, #1
 80014aa:	80fb      	strh	r3, [r7, #6]
        if ((x - x0) == sizex) { x = x0; y++; break; }
 80014ac:	88fa      	ldrh	r2, [r7, #6]
 80014ae:	8a3b      	ldrh	r3, [r7, #16]
 80014b0:	1ad2      	subs	r2, r2, r3
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d105      	bne.n	80014c4 <lcd_ShowChar+0x170>
 80014b8:	8a3b      	ldrh	r3, [r7, #16]
 80014ba:	80fb      	strh	r3, [r7, #6]
 80014bc:	88bb      	ldrh	r3, [r7, #4]
 80014be:	3301      	adds	r3, #1
 80014c0:	80bb      	strh	r3, [r7, #4]
 80014c2:	e005      	b.n	80014d0 <lcd_ShowChar+0x17c>
    for (t = 0; t < 8; t++) {
 80014c4:	7dbb      	ldrb	r3, [r7, #22]
 80014c6:	3301      	adds	r3, #1
 80014c8:	75bb      	strb	r3, [r7, #22]
 80014ca:	7dbb      	ldrb	r3, [r7, #22]
 80014cc:	2b07      	cmp	r3, #7
 80014ce:	d9b7      	bls.n	8001440 <lcd_ShowChar+0xec>
  for (i = 0; i < TypefaceNum; i++) {
 80014d0:	8a7b      	ldrh	r3, [r7, #18]
 80014d2:	3301      	adds	r3, #1
 80014d4:	827b      	strh	r3, [r7, #18]
 80014d6:	8a7a      	ldrh	r2, [r7, #18]
 80014d8:	89bb      	ldrh	r3, [r7, #12]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d380      	bcc.n	80013e0 <lcd_ShowChar+0x8c>
 80014de:	e000      	b.n	80014e2 <lcd_ShowChar+0x18e>
    else return;
 80014e0:	bf00      	nop
      }
    }
  }
}
 80014e2:	371c      	adds	r7, #28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd90      	pop	{r4, r7, pc}
 80014e8:	080059ac 	.word	0x080059ac
 80014ec:	08005f9c 	.word	0x08005f9c
 80014f0:	0800716c 	.word	0x0800716c

080014f4 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	460a      	mov	r2, r1
 80014fe:	71fb      	strb	r3, [r7, #7]
 8001500:	4613      	mov	r3, r2
 8001502:	71bb      	strb	r3, [r7, #6]
  uint32_t result = 1;
 8001504:	2301      	movs	r3, #1
 8001506:	60fb      	str	r3, [r7, #12]
  while (n--) result *= m;
 8001508:	e004      	b.n	8001514 <mypow+0x20>
 800150a:	79fa      	ldrb	r2, [r7, #7]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	fb02 f303 	mul.w	r3, r2, r3
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	1e5a      	subs	r2, r3, #1
 8001518:	71ba      	strb	r2, [r7, #6]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f5      	bne.n	800150a <mypow+0x16>
  return result;
 800151e:	68fb      	ldr	r3, [r7, #12]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x, uint16_t y, uint16_t num, uint8_t len, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b089      	sub	sp, #36	; 0x24
 8001530:	af04      	add	r7, sp, #16
 8001532:	4604      	mov	r4, r0
 8001534:	4608      	mov	r0, r1
 8001536:	4611      	mov	r1, r2
 8001538:	461a      	mov	r2, r3
 800153a:	4623      	mov	r3, r4
 800153c:	80fb      	strh	r3, [r7, #6]
 800153e:	4603      	mov	r3, r0
 8001540:	80bb      	strh	r3, [r7, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	807b      	strh	r3, [r7, #2]
 8001546:	4613      	mov	r3, r2
 8001548:	707b      	strb	r3, [r7, #1]
  uint8_t t, temp;
  uint8_t enshow = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	73bb      	strb	r3, [r7, #14]
  uint8_t sizex = sizey / 2;
 800154e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001552:	085b      	lsrs	r3, r3, #1
 8001554:	737b      	strb	r3, [r7, #13]
  for (t = 0; t < len; t++) {
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e059      	b.n	8001610 <lcd_ShowIntNum+0xe4>
    temp = (num / mypow(10, len - t - 1)) % 10;
 800155c:	887c      	ldrh	r4, [r7, #2]
 800155e:	787a      	ldrb	r2, [r7, #1]
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	b2db      	uxtb	r3, r3
 8001566:	3b01      	subs	r3, #1
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4619      	mov	r1, r3
 800156c:	200a      	movs	r0, #10
 800156e:	f7ff ffc1 	bl	80014f4 <mypow>
 8001572:	4603      	mov	r3, r0
 8001574:	fbb4 f1f3 	udiv	r1, r4, r3
 8001578:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <lcd_ShowIntNum+0xf8>)
 800157a:	fba3 2301 	umull	r2, r3, r3, r1
 800157e:	08da      	lsrs	r2, r3, #3
 8001580:	4613      	mov	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	1aca      	subs	r2, r1, r3
 800158a:	4613      	mov	r3, r2
 800158c:	733b      	strb	r3, [r7, #12]
    if (enshow == 0 && t < (len - 1)) {
 800158e:	7bbb      	ldrb	r3, [r7, #14]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d121      	bne.n	80015d8 <lcd_ShowIntNum+0xac>
 8001594:	7bfa      	ldrb	r2, [r7, #15]
 8001596:	787b      	ldrb	r3, [r7, #1]
 8001598:	3b01      	subs	r3, #1
 800159a:	429a      	cmp	r2, r3
 800159c:	da1c      	bge.n	80015d8 <lcd_ShowIntNum+0xac>
      if (temp == 0) {
 800159e:	7b3b      	ldrb	r3, [r7, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d117      	bne.n	80015d4 <lcd_ShowIntNum+0xa8>
        lcd_ShowChar(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	7b7b      	ldrb	r3, [r7, #13]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	fb12 f303 	smulbb	r3, r2, r3
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	4413      	add	r3, r2
 80015b6:	b298      	uxth	r0, r3
 80015b8:	8c3a      	ldrh	r2, [r7, #32]
 80015ba:	88b9      	ldrh	r1, [r7, #4]
 80015bc:	2300      	movs	r3, #0
 80015be:	9302      	str	r3, [sp, #8]
 80015c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	4613      	mov	r3, r2
 80015cc:	2220      	movs	r2, #32
 80015ce:	f7ff fec1 	bl	8001354 <lcd_ShowChar>
        continue;
 80015d2:	e01a      	b.n	800160a <lcd_ShowIntNum+0xde>
      } else enshow = 1;
 80015d4:	2301      	movs	r3, #1
 80015d6:	73bb      	strb	r3, [r7, #14]
    }
    lcd_ShowChar(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
 80015da:	b29a      	uxth	r2, r3
 80015dc:	7b7b      	ldrb	r3, [r7, #13]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	fb12 f303 	smulbb	r3, r2, r3
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	4413      	add	r3, r2
 80015ea:	b298      	uxth	r0, r3
 80015ec:	7b3b      	ldrb	r3, [r7, #12]
 80015ee:	3330      	adds	r3, #48	; 0x30
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	8c3c      	ldrh	r4, [r7, #32]
 80015f4:	88b9      	ldrh	r1, [r7, #4]
 80015f6:	2300      	movs	r3, #0
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	4623      	mov	r3, r4
 8001606:	f7ff fea5 	bl	8001354 <lcd_ShowChar>
  for (t = 0; t < len; t++) {
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	3301      	adds	r3, #1
 800160e:	73fb      	strb	r3, [r7, #15]
 8001610:	7bfa      	ldrb	r2, [r7, #15]
 8001612:	787b      	ldrb	r3, [r7, #1]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3a1      	bcc.n	800155c <lcd_ShowIntNum+0x30>
  }
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	bd90      	pop	{r4, r7, pc}
 8001622:	bf00      	nop
 8001624:	cccccccd 	.word	0xcccccccd

08001628 <lcd_ShowStr>:
    lcd_ShowChar(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
  }
}

void lcd_ShowStr(uint16_t x, uint16_t y, uint8_t *str, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 8001628:	b590      	push	{r4, r7, lr}
 800162a:	b08b      	sub	sp, #44	; 0x2c
 800162c:	af04      	add	r7, sp, #16
 800162e:	60ba      	str	r2, [r7, #8]
 8001630:	461a      	mov	r2, r3
 8001632:	4603      	mov	r3, r0
 8001634:	81fb      	strh	r3, [r7, #14]
 8001636:	460b      	mov	r3, r1
 8001638:	81bb      	strh	r3, [r7, #12]
 800163a:	4613      	mov	r3, r2
 800163c:	80fb      	strh	r3, [r7, #6]
  uint16_t x0 = x;
 800163e:	89fb      	ldrh	r3, [r7, #14]
 8001640:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	75fb      	strb	r3, [r7, #23]
  while (*str != 0) {
 8001646:	e048      	b.n	80016da <lcd_ShowStr+0xb2>
    if (!bHz) {
 8001648:	7dfb      	ldrb	r3, [r7, #23]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d145      	bne.n	80016da <lcd_ShowStr+0xb2>
      if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey)) return;
 800164e:	89fa      	ldrh	r2, [r7, #14]
 8001650:	4b26      	ldr	r3, [pc, #152]	; (80016ec <lcd_ShowStr+0xc4>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800165a:	085b      	lsrs	r3, r3, #1
 800165c:	b2db      	uxtb	r3, r3
 800165e:	1acb      	subs	r3, r1, r3
 8001660:	429a      	cmp	r2, r3
 8001662:	dc3f      	bgt.n	80016e4 <lcd_ShowStr+0xbc>
 8001664:	89ba      	ldrh	r2, [r7, #12]
 8001666:	4b21      	ldr	r3, [pc, #132]	; (80016ec <lcd_ShowStr+0xc4>)
 8001668:	885b      	ldrh	r3, [r3, #2]
 800166a:	4619      	mov	r1, r3
 800166c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001670:	1acb      	subs	r3, r1, r3
 8001672:	429a      	cmp	r2, r3
 8001674:	dc36      	bgt.n	80016e4 <lcd_ShowStr+0xbc>
      if (*str > 0x80) bHz = 1;
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b80      	cmp	r3, #128	; 0x80
 800167c:	d902      	bls.n	8001684 <lcd_ShowStr+0x5c>
 800167e:	2301      	movs	r3, #1
 8001680:	75fb      	strb	r3, [r7, #23]
 8001682:	e02a      	b.n	80016da <lcd_ShowStr+0xb2>
      else {
        if (*str == 0x0D) {
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b0d      	cmp	r3, #13
 800168a:	d10b      	bne.n	80016a4 <lcd_ShowStr+0x7c>
          y += sizey;
 800168c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001690:	b29a      	uxth	r2, r3
 8001692:	89bb      	ldrh	r3, [r7, #12]
 8001694:	4413      	add	r3, r2
 8001696:	81bb      	strh	r3, [r7, #12]
          x = x0;
 8001698:	8abb      	ldrh	r3, [r7, #20]
 800169a:	81fb      	strh	r3, [r7, #14]
          str++;
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	3301      	adds	r3, #1
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	e01a      	b.n	80016da <lcd_ShowStr+0xb2>
        } else {
          lcd_ShowChar(x, y, *str, fc, bc, sizey, mode);
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	781a      	ldrb	r2, [r3, #0]
 80016a8:	88fc      	ldrh	r4, [r7, #6]
 80016aa:	89b9      	ldrh	r1, [r7, #12]
 80016ac:	89f8      	ldrh	r0, [r7, #14]
 80016ae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80016b2:	9302      	str	r3, [sp, #8]
 80016b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016b8:	9301      	str	r3, [sp, #4]
 80016ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	4623      	mov	r3, r4
 80016c0:	f7ff fe48 	bl	8001354 <lcd_ShowChar>
          x += sizey / 2;
 80016c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016c8:	085b      	lsrs	r3, r3, #1
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	89fb      	ldrh	r3, [r7, #14]
 80016d0:	4413      	add	r3, r2
 80016d2:	81fb      	strh	r3, [r7, #14]
          str++;
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	3301      	adds	r3, #1
 80016d8:	60bb      	str	r3, [r7, #8]
  while (*str != 0) {
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1b2      	bne.n	8001648 <lcd_ShowStr+0x20>
 80016e2:	e000      	b.n	80016e6 <lcd_ShowStr+0xbe>
      if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey)) return;
 80016e4:	bf00      	nop
        }
      }
    }
  }
}
 80016e6:	371c      	adds	r7, #28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd90      	pop	{r4, r7, pc}
 80016ec:	200001d4 	.word	0x200001d4

080016f0 <lcd_SetDir>:
  }
}

/* =================== Orientation =================== */
void lcd_SetDir(uint8_t dir)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
  if ((dir >> 4) % 4) {
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	b2db      	uxtb	r3, r3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d007      	beq.n	800171a <lcd_SetDir+0x2a>
    lcddev.width = 320;
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <lcd_SetDir+0x44>)
 800170c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001710:	801a      	strh	r2, [r3, #0]
    lcddev.height = 240;
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <lcd_SetDir+0x44>)
 8001714:	22f0      	movs	r2, #240	; 0xf0
 8001716:	805a      	strh	r2, [r3, #2]
  } else {
    lcddev.width = 240;
    lcddev.height = 320;
  }
}
 8001718:	e006      	b.n	8001728 <lcd_SetDir+0x38>
    lcddev.width = 240;
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <lcd_SetDir+0x44>)
 800171c:	22f0      	movs	r2, #240	; 0xf0
 800171e:	801a      	strh	r2, [r3, #0]
    lcddev.height = 320;
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <lcd_SetDir+0x44>)
 8001722:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001726:	805a      	strh	r2, [r3, #2]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	200001d4 	.word	0x200001d4

08001738 <lcd_init>:

/* =================== Init =================== */
void lcd_init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  // Reset sequence
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800173c:	2200      	movs	r2, #0
 800173e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001742:	48aa      	ldr	r0, [pc, #680]	; (80019ec <lcd_init+0x2b4>)
 8001744:	f001 f96a 	bl	8002a1c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001748:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800174c:	f000 fe94 	bl	8002478 <HAL_Delay>
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001756:	48a5      	ldr	r0, [pc, #660]	; (80019ec <lcd_init+0x2b4>)
 8001758:	f001 f960 	bl	8002a1c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800175c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001760:	f000 fe8a 	bl	8002478 <HAL_Delay>

  lcd_SetDir(L2R_U2D);
 8001764:	2000      	movs	r0, #0
 8001766:	f7ff ffc3 	bl	80016f0 <lcd_SetDir>

  LCD_WR_REG(0xD3);
 800176a:	20d3      	movs	r0, #211	; 0xd3
 800176c:	f7ff fcf4 	bl	8001158 <LCD_WR_REG>
  lcddev.id = LCD_RD_DATA(); // dummy
 8001770:	f7ff fd12 	bl	8001198 <LCD_RD_DATA>
 8001774:	4603      	mov	r3, r0
 8001776:	461a      	mov	r2, r3
 8001778:	4b9d      	ldr	r3, [pc, #628]	; (80019f0 <lcd_init+0x2b8>)
 800177a:	809a      	strh	r2, [r3, #4]
  lcddev.id = LCD_RD_DATA();
 800177c:	f7ff fd0c 	bl	8001198 <LCD_RD_DATA>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	4b9a      	ldr	r3, [pc, #616]	; (80019f0 <lcd_init+0x2b8>)
 8001786:	809a      	strh	r2, [r3, #4]
  lcddev.id = LCD_RD_DATA();
 8001788:	f7ff fd06 	bl	8001198 <LCD_RD_DATA>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	4b97      	ldr	r3, [pc, #604]	; (80019f0 <lcd_init+0x2b8>)
 8001792:	809a      	strh	r2, [r3, #4]
  lcddev.id <<= 8;
 8001794:	4b96      	ldr	r3, [pc, #600]	; (80019f0 <lcd_init+0x2b8>)
 8001796:	889b      	ldrh	r3, [r3, #4]
 8001798:	021b      	lsls	r3, r3, #8
 800179a:	b29a      	uxth	r2, r3
 800179c:	4b94      	ldr	r3, [pc, #592]	; (80019f0 <lcd_init+0x2b8>)
 800179e:	809a      	strh	r2, [r3, #4]
  lcddev.id |= LCD_RD_DATA();
 80017a0:	f7ff fcfa 	bl	8001198 <LCD_RD_DATA>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b91      	ldr	r3, [pc, #580]	; (80019f0 <lcd_init+0x2b8>)
 80017aa:	889b      	ldrh	r3, [r3, #4]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	4b8f      	ldr	r3, [pc, #572]	; (80019f0 <lcd_init+0x2b8>)
 80017b2:	809a      	strh	r2, [r3, #4]

  LCD_WR_REG(0xCF);
 80017b4:	20cf      	movs	r0, #207	; 0xcf
 80017b6:	f7ff fccf 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff fcdc 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0xC1);
 80017c0:	20c1      	movs	r0, #193	; 0xc1
 80017c2:	f7ff fcd9 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x30);
 80017c6:	2030      	movs	r0, #48	; 0x30
 80017c8:	f7ff fcd6 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xED);
 80017cc:	20ed      	movs	r0, #237	; 0xed
 80017ce:	f7ff fcc3 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x64);
 80017d2:	2064      	movs	r0, #100	; 0x64
 80017d4:	f7ff fcd0 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x03);
 80017d8:	2003      	movs	r0, #3
 80017da:	f7ff fccd 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x12);
 80017de:	2012      	movs	r0, #18
 80017e0:	f7ff fcca 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x81);
 80017e4:	2081      	movs	r0, #129	; 0x81
 80017e6:	f7ff fcc7 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xE8);
 80017ea:	20e8      	movs	r0, #232	; 0xe8
 80017ec:	f7ff fcb4 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x85);
 80017f0:	2085      	movs	r0, #133	; 0x85
 80017f2:	f7ff fcc1 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x10);
 80017f6:	2010      	movs	r0, #16
 80017f8:	f7ff fcbe 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x7A);
 80017fc:	207a      	movs	r0, #122	; 0x7a
 80017fe:	f7ff fcbb 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xCB);
 8001802:	20cb      	movs	r0, #203	; 0xcb
 8001804:	f7ff fca8 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x39);
 8001808:	2039      	movs	r0, #57	; 0x39
 800180a:	f7ff fcb5 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x2C);
 800180e:	202c      	movs	r0, #44	; 0x2c
 8001810:	f7ff fcb2 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fcaf 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x34);
 800181a:	2034      	movs	r0, #52	; 0x34
 800181c:	f7ff fcac 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x02);
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff fca9 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xF7);
 8001826:	20f7      	movs	r0, #247	; 0xf7
 8001828:	f7ff fc96 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x20);
 800182c:	2020      	movs	r0, #32
 800182e:	f7ff fca3 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xEA);
 8001832:	20ea      	movs	r0, #234	; 0xea
 8001834:	f7ff fc90 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fc9d 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00);
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff fc9a 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xC0);  // Power control
 8001844:	20c0      	movs	r0, #192	; 0xc0
 8001846:	f7ff fc87 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x1B); // VRH[5:0]
 800184a:	201b      	movs	r0, #27
 800184c:	f7ff fc94 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_REG(0xC1);  // Power control
 8001850:	20c1      	movs	r0, #193	; 0xc1
 8001852:	f7ff fc81 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x01); // SAP[2:0];BT[3:0]
 8001856:	2001      	movs	r0, #1
 8001858:	f7ff fc8e 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xC5);  // VCM control
 800185c:	20c5      	movs	r0, #197	; 0xc5
 800185e:	f7ff fc7b 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x30);
 8001862:	2030      	movs	r0, #48	; 0x30
 8001864:	f7ff fc88 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x30);
 8001868:	2030      	movs	r0, #48	; 0x30
 800186a:	f7ff fc85 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xC7);  // VCM control2
 800186e:	20c7      	movs	r0, #199	; 0xc7
 8001870:	f7ff fc72 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0xB7);
 8001874:	20b7      	movs	r0, #183	; 0xb7
 8001876:	f7ff fc7f 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x36);  // Memory Access Control
 800187a:	2036      	movs	r0, #54	; 0x36
 800187c:	f7ff fc6c 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x08 | L2R_U2D);
 8001880:	2008      	movs	r0, #8
 8001882:	f7ff fc79 	bl	8001178 <LCD_WR_DATA>
  // LCD_WR_DATA(0x08 | DFT_SCAN_DIR);

  LCD_WR_REG(0x3A);
 8001886:	203a      	movs	r0, #58	; 0x3a
 8001888:	f7ff fc66 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x55);
 800188c:	2055      	movs	r0, #85	; 0x55
 800188e:	f7ff fc73 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xB1);
 8001892:	20b1      	movs	r0, #177	; 0xb1
 8001894:	f7ff fc60 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 8001898:	2000      	movs	r0, #0
 800189a:	f7ff fc6d 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x1A);
 800189e:	201a      	movs	r0, #26
 80018a0:	f7ff fc6a 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xB6);  // Display Function Control
 80018a4:	20b6      	movs	r0, #182	; 0xb6
 80018a6:	f7ff fc57 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x0A);
 80018aa:	200a      	movs	r0, #10
 80018ac:	f7ff fc64 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0xA2);
 80018b0:	20a2      	movs	r0, #162	; 0xa2
 80018b2:	f7ff fc61 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xF2);  // 3Gamma Function Disable
 80018b6:	20f2      	movs	r0, #242	; 0xf2
 80018b8:	f7ff fc4e 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff fc5b 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x26);  // Gamma curve selected
 80018c2:	2026      	movs	r0, #38	; 0x26
 80018c4:	f7ff fc48 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x01);
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff fc55 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xE0);  // Set Gamma
 80018ce:	20e0      	movs	r0, #224	; 0xe0
 80018d0:	f7ff fc42 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x0F); LCD_WR_DATA(0x2A); LCD_WR_DATA(0x28); LCD_WR_DATA(0x08);
 80018d4:	200f      	movs	r0, #15
 80018d6:	f7ff fc4f 	bl	8001178 <LCD_WR_DATA>
 80018da:	202a      	movs	r0, #42	; 0x2a
 80018dc:	f7ff fc4c 	bl	8001178 <LCD_WR_DATA>
 80018e0:	2028      	movs	r0, #40	; 0x28
 80018e2:	f7ff fc49 	bl	8001178 <LCD_WR_DATA>
 80018e6:	2008      	movs	r0, #8
 80018e8:	f7ff fc46 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x0E); LCD_WR_DATA(0x08); LCD_WR_DATA(0x54); LCD_WR_DATA(0xA9);
 80018ec:	200e      	movs	r0, #14
 80018ee:	f7ff fc43 	bl	8001178 <LCD_WR_DATA>
 80018f2:	2008      	movs	r0, #8
 80018f4:	f7ff fc40 	bl	8001178 <LCD_WR_DATA>
 80018f8:	2054      	movs	r0, #84	; 0x54
 80018fa:	f7ff fc3d 	bl	8001178 <LCD_WR_DATA>
 80018fe:	20a9      	movs	r0, #169	; 0xa9
 8001900:	f7ff fc3a 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x43); LCD_WR_DATA(0x0A); LCD_WR_DATA(0x0F); LCD_WR_DATA(0x00);
 8001904:	2043      	movs	r0, #67	; 0x43
 8001906:	f7ff fc37 	bl	8001178 <LCD_WR_DATA>
 800190a:	200a      	movs	r0, #10
 800190c:	f7ff fc34 	bl	8001178 <LCD_WR_DATA>
 8001910:	200f      	movs	r0, #15
 8001912:	f7ff fc31 	bl	8001178 <LCD_WR_DATA>
 8001916:	2000      	movs	r0, #0
 8001918:	f7ff fc2e 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00); LCD_WR_DATA(0x00); LCD_WR_DATA(0x00);
 800191c:	2000      	movs	r0, #0
 800191e:	f7ff fc2b 	bl	8001178 <LCD_WR_DATA>
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff fc28 	bl	8001178 <LCD_WR_DATA>
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff fc25 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0xE1);  // Set Gamma
 800192e:	20e1      	movs	r0, #225	; 0xe1
 8001930:	f7ff fc12 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00); LCD_WR_DATA(0x15); LCD_WR_DATA(0x17); LCD_WR_DATA(0x07);
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff fc1f 	bl	8001178 <LCD_WR_DATA>
 800193a:	2015      	movs	r0, #21
 800193c:	f7ff fc1c 	bl	8001178 <LCD_WR_DATA>
 8001940:	2017      	movs	r0, #23
 8001942:	f7ff fc19 	bl	8001178 <LCD_WR_DATA>
 8001946:	2007      	movs	r0, #7
 8001948:	f7ff fc16 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x11); LCD_WR_DATA(0x06); LCD_WR_DATA(0x2B); LCD_WR_DATA(0x56);
 800194c:	2011      	movs	r0, #17
 800194e:	f7ff fc13 	bl	8001178 <LCD_WR_DATA>
 8001952:	2006      	movs	r0, #6
 8001954:	f7ff fc10 	bl	8001178 <LCD_WR_DATA>
 8001958:	202b      	movs	r0, #43	; 0x2b
 800195a:	f7ff fc0d 	bl	8001178 <LCD_WR_DATA>
 800195e:	2056      	movs	r0, #86	; 0x56
 8001960:	f7ff fc0a 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x3C); LCD_WR_DATA(0x05); LCD_WR_DATA(0x10); LCD_WR_DATA(0x0F);
 8001964:	203c      	movs	r0, #60	; 0x3c
 8001966:	f7ff fc07 	bl	8001178 <LCD_WR_DATA>
 800196a:	2005      	movs	r0, #5
 800196c:	f7ff fc04 	bl	8001178 <LCD_WR_DATA>
 8001970:	2010      	movs	r0, #16
 8001972:	f7ff fc01 	bl	8001178 <LCD_WR_DATA>
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff fbfe 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x3F); LCD_WR_DATA(0x3F); LCD_WR_DATA(0x0F);
 800197c:	203f      	movs	r0, #63	; 0x3f
 800197e:	f7ff fbfb 	bl	8001178 <LCD_WR_DATA>
 8001982:	203f      	movs	r0, #63	; 0x3f
 8001984:	f7ff fbf8 	bl	8001178 <LCD_WR_DATA>
 8001988:	200f      	movs	r0, #15
 800198a:	f7ff fbf5 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x2B);
 800198e:	202b      	movs	r0, #43	; 0x2b
 8001990:	f7ff fbe2 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 8001994:	2000      	movs	r0, #0
 8001996:	f7ff fbef 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00);
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff fbec 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x01);
 80019a0:	2001      	movs	r0, #1
 80019a2:	f7ff fbe9 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x3F);
 80019a6:	203f      	movs	r0, #63	; 0x3f
 80019a8:	f7ff fbe6 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x2A);
 80019ac:	202a      	movs	r0, #42	; 0x2a
 80019ae:	f7ff fbd3 	bl	8001158 <LCD_WR_REG>
  LCD_WR_DATA(0x00);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff fbe0 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00);
 80019b8:	2000      	movs	r0, #0
 80019ba:	f7ff fbdd 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0x00);
 80019be:	2000      	movs	r0, #0
 80019c0:	f7ff fbda 	bl	8001178 <LCD_WR_DATA>
  LCD_WR_DATA(0xEF);
 80019c4:	20ef      	movs	r0, #239	; 0xef
 80019c6:	f7ff fbd7 	bl	8001178 <LCD_WR_DATA>

  LCD_WR_REG(0x11); // Exit Sleep
 80019ca:	2011      	movs	r0, #17
 80019cc:	f7ff fbc4 	bl	8001158 <LCD_WR_REG>
  HAL_Delay(120);
 80019d0:	2078      	movs	r0, #120	; 0x78
 80019d2:	f000 fd51 	bl	8002478 <HAL_Delay>
  LCD_WR_REG(0x29); // Display on
 80019d6:	2029      	movs	r0, #41	; 0x29
 80019d8:	f7ff fbbe 	bl	8001158 <LCD_WR_REG>

  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET);
 80019dc:	2201      	movs	r2, #1
 80019de:	2140      	movs	r1, #64	; 0x40
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <lcd_init+0x2b4>)
 80019e2:	f001 f81b 	bl	8002a1c <HAL_GPIO_WritePin>
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40020800 	.word	0x40020800
 80019f0:	200001d4 	.word	0x200001d4

080019f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f8:	f000 fccc 	bl	8002394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019fc:	f000 f826 	bl	8001a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a00:	f000 f93e 	bl	8001c80 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001a04:	f000 fa14 	bl	8001e30 <MX_FSMC_Init>
  MX_I2C1_Init();
 8001a08:	f000 f88a 	bl	8001b20 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001a0c:	f000 f8b6 	bl	8001b7c <MX_SPI1_Init>
  MX_TIM2_Init();
 8001a10:	f000 f8ea 	bl	8001be8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001a14:	f7ff fe90 	bl	8001738 <lcd_init>

  ds3231_init();
 8001a18:	f7ff fad4 	bl	8000fc4 <ds3231_init>

  button_init();
 8001a1c:	f7ff fa5a 	bl	8000ed4 <button_init>

  timer_init();
 8001a20:	f000 fa86 	bl	8001f30 <timer_init>
  app_clock_init();
 8001a24:	f7ff f89c 	bl	8000b60 <app_clock_init>
  setTimer2(50);        // ví dụ
 8001a28:	2032      	movs	r0, #50	; 0x32
 8001a2a:	f000 fa8b 	bl	8001f44 <setTimer2>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  while (!flag_timer2);
 8001a2e:	bf00      	nop
 8001a30:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <main+0x54>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0fb      	beq.n	8001a30 <main+0x3c>
	  flag_timer2 = 0;
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <main+0x54>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	801a      	strh	r2, [r3, #0]

	  button_Scan();        // <— QUAN TRỌNG: cập nhật button_count[16]
 8001a3e:	f7ff fa55 	bl	8000eec <button_Scan>
	  app_clock_on_tick();
 8001a42:	f7ff f8bd 	bl	8000bc0 <app_clock_on_tick>
	  while (!flag_timer2);
 8001a46:	e7f2      	b.n	8001a2e <main+0x3a>
 8001a48:	20000056 	.word	0x20000056

08001a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b094      	sub	sp, #80	; 0x50
 8001a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a52:	f107 0320 	add.w	r3, r7, #32
 8001a56:	2230      	movs	r2, #48	; 0x30
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f003 ff6c 	bl	8005938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a60:	f107 030c 	add.w	r3, r7, #12
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	4b22      	ldr	r3, [pc, #136]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a21      	ldr	r2, [pc, #132]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aac:	2301      	movs	r3, #1
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ab0:	2310      	movs	r3, #16
 8001ab2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001abc:	2308      	movs	r3, #8
 8001abe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ac0:	23a8      	movs	r3, #168	; 0xa8
 8001ac2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001acc:	f107 0320 	add.w	r3, r7, #32
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 f8ab 	bl	8003c2c <HAL_RCC_OscConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001adc:	f000 fa22 	bl	8001f24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001af0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001af2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001af6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2105      	movs	r1, #5
 8001afe:	4618      	mov	r0, r3
 8001b00:	f002 fb0c 	bl	800411c <HAL_RCC_ClockConfig>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b0a:	f000 fa0b 	bl	8001f24 <Error_Handler>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3750      	adds	r7, #80	; 0x50
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40007000 	.word	0x40007000

08001b20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b26:	4a13      	ldr	r2, [pc, #76]	; (8001b74 <MX_I2C1_Init+0x54>)
 8001b28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b2c:	4a12      	ldr	r2, [pc, #72]	; (8001b78 <MX_I2C1_Init+0x58>)
 8001b2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <MX_I2C1_Init+0x50>)
 8001b5e:	f000 ff77 	bl	8002a50 <HAL_I2C_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b68:	f000 f9dc 	bl	8001f24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000060 	.word	0x20000060
 8001b74:	40005400 	.word	0x40005400
 8001b78:	000186a0 	.word	0x000186a0

08001b7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001b82:	4a18      	ldr	r2, [pc, #96]	; (8001be4 <MX_SPI1_Init+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001b88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001ba8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bae:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc0:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bc8:	220a      	movs	r2, #10
 8001bca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	; (8001be0 <MX_SPI1_Init+0x64>)
 8001bce:	f002 fc8d 	bl	80044ec <HAL_SPI_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001bd8:	f000 f9a4 	bl	8001f24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000104 	.word	0x20000104
 8001be4:	40013000 	.word	0x40013000

08001be8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bee:	f107 0308 	add.w	r3, r7, #8
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c04:	4b1d      	ldr	r3, [pc, #116]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c0e:	f240 3247 	movw	r2, #839	; 0x347
 8001c12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c1c:	2263      	movs	r2, #99	; 0x63
 8001c1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c20:	4b16      	ldr	r3, [pc, #88]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c26:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c2c:	4813      	ldr	r0, [pc, #76]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c2e:	f003 f90d 	bl	8004e4c <HAL_TIM_Base_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c38:	f000 f974 	bl	8001f24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	4619      	mov	r1, r3
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c4a:	f003 fac7 	bl	80051dc <HAL_TIM_ConfigClockSource>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c54:	f000 f966 	bl	8001f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c60:	463b      	mov	r3, r7
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_TIM2_Init+0x94>)
 8001c66:	f003 fce3 	bl	8005630 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c70:	f000 f958 	bl	8001f24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	2000015c 	.word	0x2000015c

08001c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
 8001c94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	4b5f      	ldr	r3, [pc, #380]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a5e      	ldr	r2, [pc, #376]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001ca0:	f043 0310 	orr.w	r3, r3, #16
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b5c      	ldr	r3, [pc, #368]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0310 	and.w	r3, r3, #16
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	4b58      	ldr	r3, [pc, #352]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a57      	ldr	r2, [pc, #348]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b55      	ldr	r3, [pc, #340]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0304 	and.w	r3, r3, #4
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	4b51      	ldr	r3, [pc, #324]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a50      	ldr	r2, [pc, #320]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b4e      	ldr	r3, [pc, #312]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b4a      	ldr	r3, [pc, #296]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a49      	ldr	r2, [pc, #292]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b47      	ldr	r3, [pc, #284]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	4b43      	ldr	r3, [pc, #268]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a42      	ldr	r2, [pc, #264]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d10:	f043 0308 	orr.w	r3, r3, #8
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b40      	ldr	r3, [pc, #256]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	4b3c      	ldr	r3, [pc, #240]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a3b      	ldr	r2, [pc, #236]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b39      	ldr	r3, [pc, #228]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d3a:	607b      	str	r3, [r7, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	603b      	str	r3, [r7, #0]
 8001d42:	4b35      	ldr	r3, [pc, #212]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a34      	ldr	r2, [pc, #208]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d48:	f043 0302 	orr.w	r3, r3, #2
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b32      	ldr	r3, [pc, #200]	; (8001e18 <MX_GPIO_Init+0x198>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2170      	movs	r1, #112	; 0x70
 8001d5e:	482f      	ldr	r0, [pc, #188]	; (8001e1c <MX_GPIO_Init+0x19c>)
 8001d60:	f000 fe5c 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001d64:	2200      	movs	r2, #0
 8001d66:	f44f 5101 	mov.w	r1, #8256	; 0x2040
 8001d6a:	482d      	ldr	r0, [pc, #180]	; (8001e20 <MX_GPIO_Init+0x1a0>)
 8001d6c:	f000 fe56 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001d70:	2200      	movs	r2, #0
 8001d72:	2120      	movs	r1, #32
 8001d74:	482b      	ldr	r0, [pc, #172]	; (8001e24 <MX_GPIO_Init+0x1a4>)
 8001d76:	f000 fe51 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2108      	movs	r1, #8
 8001d7e:	482a      	ldr	r0, [pc, #168]	; (8001e28 <MX_GPIO_Init+0x1a8>)
 8001d80:	f000 fe4c 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001d84:	2370      	movs	r3, #112	; 0x70
 8001d86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d94:	f107 031c 	add.w	r3, r7, #28
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4820      	ldr	r0, [pc, #128]	; (8001e1c <MX_GPIO_Init+0x19c>)
 8001d9c:	f000 fca2 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : FSMC_RES_Pin FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|FSMC_BLK_Pin;
 8001da0:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8001da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db2:	f107 031c 	add.w	r3, r7, #28
 8001db6:	4619      	mov	r1, r3
 8001db8:	4819      	ldr	r0, [pc, #100]	; (8001e20 <MX_GPIO_Init+0x1a0>)
 8001dba:	f000 fc93 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INPUT_X0_Pin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin;
 8001dbe:	2340      	movs	r3, #64	; 0x40
 8001dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(INPUT_X0_GPIO_Port, &GPIO_InitStruct);
 8001dca:	f107 031c 	add.w	r3, r7, #28
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4816      	ldr	r0, [pc, #88]	; (8001e2c <MX_GPIO_Init+0x1ac>)
 8001dd2:	f000 fc87 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001dd6:	2320      	movs	r3, #32
 8001dd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001de6:	f107 031c 	add.w	r3, r7, #28
 8001dea:	4619      	mov	r1, r3
 8001dec:	480d      	ldr	r0, [pc, #52]	; (8001e24 <MX_GPIO_Init+0x1a4>)
 8001dee:	f000 fc79 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001df2:	2308      	movs	r3, #8
 8001df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df6:	2301      	movs	r3, #1
 8001df8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001e02:	f107 031c 	add.w	r3, r7, #28
 8001e06:	4619      	mov	r1, r3
 8001e08:	4807      	ldr	r0, [pc, #28]	; (8001e28 <MX_GPIO_Init+0x1a8>)
 8001e0a:	f000 fc6b 	bl	80026e4 <HAL_GPIO_Init>

}
 8001e0e:	bf00      	nop
 8001e10:	3730      	adds	r7, #48	; 0x30
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	40020800 	.word	0x40020800
 8001e24:	40021800 	.word	0x40021800
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40020000 	.word	0x40020000

08001e30 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08e      	sub	sp, #56	; 0x38
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e36:	f107 031c 	add.w	r3, r7, #28
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	611a      	str	r2, [r3, #16]
 8001e46:	615a      	str	r2, [r3, #20]
 8001e48:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001e4a:	463b      	mov	r3, r7
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
 8001e58:	615a      	str	r2, [r3, #20]
 8001e5a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001e5c:	4b2f      	ldr	r3, [pc, #188]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e5e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001e62:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001e64:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e66:	4a2e      	ldr	r2, [pc, #184]	; (8001f20 <MX_FSMC_Init+0xf0>)
 8001e68:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001e6a:	4b2c      	ldr	r3, [pc, #176]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001e70:	4b2a      	ldr	r3, [pc, #168]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001e76:	4b29      	ldr	r3, [pc, #164]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001e7c:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e7e:	2210      	movs	r2, #16
 8001e80:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001e88:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001e8e:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001e94:	4b21      	ldr	r3, [pc, #132]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001e9a:	4b20      	ldr	r3, [pc, #128]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001e9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ea0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001ea2:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001ea8:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001eaa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eae:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001eb6:	4b19      	ldr	r3, [pc, #100]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001ebc:	4b17      	ldr	r3, [pc, #92]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001ec6:	230f      	movs	r3, #15
 8001ec8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001eca:	233c      	movs	r3, #60	; 0x3c
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001ed6:	2311      	movs	r3, #17
 8001ed8:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001eda:	2300      	movs	r3, #0
 8001edc:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001ede:	2308      	movs	r3, #8
 8001ee0:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001ee6:	2309      	movs	r3, #9
 8001ee8:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001eee:	2310      	movs	r3, #16
 8001ef0:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001ef2:	2311      	movs	r3, #17
 8001ef4:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001efa:	463a      	mov	r2, r7
 8001efc:	f107 031c 	add.w	r3, r7, #28
 8001f00:	4619      	mov	r1, r3
 8001f02:	4806      	ldr	r0, [pc, #24]	; (8001f1c <MX_FSMC_Init+0xec>)
 8001f04:	f002 ff5e 	bl	8004dc4 <HAL_SRAM_Init>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001f0e:	f000 f809 	bl	8001f24 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001f12:	bf00      	nop
 8001f14:	3738      	adds	r7, #56	; 0x38
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200000b4 	.word	0x200000b4
 8001f20:	a0000104 	.word	0xa0000104

08001f24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f28:	b672      	cpsid	i
}
 8001f2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <Error_Handler+0x8>
	...

08001f30 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <timer_init+0x10>)
 8001f36:	f002 ffd9 	bl	8004eec <HAL_TIM_Base_Start_IT>
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	2000015c 	.word	0x2000015c

08001f44 <setTimer2>:

void setTimer2(uint16_t duration){
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8001f4e:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <setTimer2+0x2c>)
 8001f50:	88fb      	ldrh	r3, [r7, #6]
 8001f52:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <setTimer2+0x2c>)
 8001f56:	881a      	ldrh	r2, [r3, #0]
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <setTimer2+0x30>)
 8001f5a:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <setTimer2+0x34>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	801a      	strh	r2, [r3, #0]
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	2000005a 	.word	0x2000005a
 8001f74:	20000058 	.word	0x20000058
 8001f78:	20000056 	.word	0x20000056

08001f7c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8c:	d114      	bne.n	8001fb8 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if(timer2_counter > 0){
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d010      	beq.n	8001fb8 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001fa0:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8001fa2:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d106      	bne.n	8001fb8 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001fb2:	881a      	ldrh	r2, [r3, #0]
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001fb6:	801a      	strh	r2, [r3, #0]
			}
		}
	}
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	20000058 	.word	0x20000058
 8001fc8:	20000056 	.word	0x20000056
 8001fcc:	2000005a 	.word	0x2000005a

08001fd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	607b      	str	r3, [r7, #4]
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <HAL_MspInit+0x4c>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	4a0f      	ldr	r2, [pc, #60]	; (800201c <HAL_MspInit+0x4c>)
 8001fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe6:	4b0d      	ldr	r3, [pc, #52]	; (800201c <HAL_MspInit+0x4c>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	603b      	str	r3, [r7, #0]
 8001ff6:	4b09      	ldr	r3, [pc, #36]	; (800201c <HAL_MspInit+0x4c>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	4a08      	ldr	r2, [pc, #32]	; (800201c <HAL_MspInit+0x4c>)
 8001ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002000:	6413      	str	r3, [r2, #64]	; 0x40
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <HAL_MspInit+0x4c>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800

08002020 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a19      	ldr	r2, [pc, #100]	; (80020a4 <HAL_I2C_MspInit+0x84>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d12b      	bne.n	800209a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	4b18      	ldr	r3, [pc, #96]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a17      	ldr	r2, [pc, #92]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b15      	ldr	r3, [pc, #84]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800205e:	23c0      	movs	r3, #192	; 0xc0
 8002060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002062:	2312      	movs	r3, #18
 8002064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800206e:	2304      	movs	r3, #4
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	480c      	ldr	r0, [pc, #48]	; (80020ac <HAL_I2C_MspInit+0x8c>)
 800207a:	f000 fb33 	bl	80026e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	4a08      	ldr	r2, [pc, #32]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 8002088:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800208c:	6413      	str	r3, [r2, #64]	; 0x40
 800208e:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <HAL_I2C_MspInit+0x88>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800209a:	bf00      	nop
 800209c:	3728      	adds	r7, #40	; 0x28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40005400 	.word	0x40005400
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020400 	.word	0x40020400

080020b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a19      	ldr	r2, [pc, #100]	; (8002134 <HAL_SPI_MspInit+0x84>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d12b      	bne.n	800212a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b18      	ldr	r3, [pc, #96]	; (8002138 <HAL_SPI_MspInit+0x88>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	4a17      	ldr	r2, [pc, #92]	; (8002138 <HAL_SPI_MspInit+0x88>)
 80020dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020e0:	6453      	str	r3, [r2, #68]	; 0x44
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <HAL_SPI_MspInit+0x88>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <HAL_SPI_MspInit+0x88>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a10      	ldr	r2, [pc, #64]	; (8002138 <HAL_SPI_MspInit+0x88>)
 80020f8:	f043 0302 	orr.w	r3, r3, #2
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <HAL_SPI_MspInit+0x88>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800210a:	2338      	movs	r3, #56	; 0x38
 800210c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002116:	2303      	movs	r3, #3
 8002118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800211a:	2305      	movs	r3, #5
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <HAL_SPI_MspInit+0x8c>)
 8002126:	f000 fadd 	bl	80026e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800212a:	bf00      	nop
 800212c:	3728      	adds	r7, #40	; 0x28
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40013000 	.word	0x40013000
 8002138:	40023800 	.word	0x40023800
 800213c:	40020400 	.word	0x40020400

08002140 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002150:	d115      	bne.n	800217e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <HAL_TIM_Base_MspInit+0x48>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	4a0b      	ldr	r2, [pc, #44]	; (8002188 <HAL_TIM_Base_MspInit+0x48>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6413      	str	r3, [r2, #64]	; 0x40
 8002162:	4b09      	ldr	r3, [pc, #36]	; (8002188 <HAL_TIM_Base_MspInit+0x48>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	201c      	movs	r0, #28
 8002174:	f000 fa7f 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002178:	201c      	movs	r0, #28
 800217a:	f000 fa98 	bl	80026ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40023800 	.word	0x40023800

0800218c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002192:	1d3b      	adds	r3, r7, #4
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80021a0:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <HAL_FSMC_MspInit+0x88>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d131      	bne.n	800220c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80021a8:	4b1a      	ldr	r3, [pc, #104]	; (8002214 <HAL_FSMC_MspInit+0x88>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	603b      	str	r3, [r7, #0]
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_FSMC_MspInit+0x8c>)
 80021b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021b6:	4a18      	ldr	r2, [pc, #96]	; (8002218 <HAL_FSMC_MspInit+0x8c>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6393      	str	r3, [r2, #56]	; 0x38
 80021be:	4b16      	ldr	r3, [pc, #88]	; (8002218 <HAL_FSMC_MspInit+0x8c>)
 80021c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80021ca:	f64f 7388 	movw	r3, #65416	; 0xff88
 80021ce:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d8:	2303      	movs	r3, #3
 80021da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80021dc:	230c      	movs	r3, #12
 80021de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	4619      	mov	r1, r3
 80021e4:	480d      	ldr	r0, [pc, #52]	; (800221c <HAL_FSMC_MspInit+0x90>)
 80021e6:	f000 fa7d 	bl	80026e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80021ea:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80021ee:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80021fc:	230c      	movs	r3, #12
 80021fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002200:	1d3b      	adds	r3, r7, #4
 8002202:	4619      	mov	r1, r3
 8002204:	4806      	ldr	r0, [pc, #24]	; (8002220 <HAL_FSMC_MspInit+0x94>)
 8002206:	f000 fa6d 	bl	80026e4 <HAL_GPIO_Init>
 800220a:	e000      	b.n	800220e <HAL_FSMC_MspInit+0x82>
    return;
 800220c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	2000005c 	.word	0x2000005c
 8002218:	40023800 	.word	0x40023800
 800221c:	40021000 	.word	0x40021000
 8002220:	40020c00 	.word	0x40020c00

08002224 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800222c:	f7ff ffae 	bl	800218c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800223c:	e7fe      	b.n	800223c <NMI_Handler+0x4>

0800223e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800223e:	b480      	push	{r7}
 8002240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002242:	e7fe      	b.n	8002242 <HardFault_Handler+0x4>

08002244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002248:	e7fe      	b.n	8002248 <MemManage_Handler+0x4>

0800224a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224a:	b480      	push	{r7}
 800224c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800224e:	e7fe      	b.n	800224e <BusFault_Handler+0x4>

08002250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002254:	e7fe      	b.n	8002254 <UsageFault_Handler+0x4>

08002256 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002284:	f000 f8d8 	bl	8002438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}

0800228c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002290:	4802      	ldr	r0, [pc, #8]	; (800229c <TIM2_IRQHandler+0x10>)
 8002292:	f002 fe9b 	bl	8004fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000015c 	.word	0x2000015c

080022a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <SystemInit+0x20>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <SystemInit+0x20>)
 80022ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000ed00 	.word	0xe000ed00

080022c4 <BCD2DEC>:
 *      Author: USER
 */

#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	0092      	lsls	r2, r2, #2
 80022d8:	4413      	add	r3, r2
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	f003 030f 	and.w	r3, r3, #15
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	4413      	add	r3, r2
 80022e8:	b2db      	uxtb	r3, r3
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
	...

080022f8 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	4a0d      	ldr	r2, [pc, #52]	; (800233c <DEC2BCD+0x44>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	08db      	lsrs	r3, r3, #3
 800230c:	b2db      	uxtb	r3, r3
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	b258      	sxtb	r0, r3
 8002312:	79fa      	ldrb	r2, [r7, #7]
 8002314:	4b09      	ldr	r3, [pc, #36]	; (800233c <DEC2BCD+0x44>)
 8002316:	fba3 1302 	umull	r1, r3, r3, r2
 800231a:	08d9      	lsrs	r1, r3, #3
 800231c:	460b      	mov	r3, r1
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	b25b      	sxtb	r3, r3
 800232a:	4303      	orrs	r3, r0
 800232c:	b25b      	sxtb	r3, r3
 800232e:	b2db      	uxtb	r3, r3
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	cccccccd 	.word	0xcccccccd

08002340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002340:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002378 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002344:	480d      	ldr	r0, [pc, #52]	; (800237c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002346:	490e      	ldr	r1, [pc, #56]	; (8002380 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800235c:	4c0b      	ldr	r4, [pc, #44]	; (800238c <LoopFillZerobss+0x26>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800236a:	f7ff ff99 	bl	80022a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800236e:	f003 fabf 	bl	80058f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002372:	f7ff fb3f 	bl	80019f4 <main>
  bx  lr    
 8002376:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002378:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800237c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002380:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002384:	08008954 	.word	0x08008954
  ldr r2, =_sbss
 8002388:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800238c:	20000214 	.word	0x20000214

08002390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002390:	e7fe      	b.n	8002390 <ADC_IRQHandler>
	...

08002394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002398:	4b0e      	ldr	r3, [pc, #56]	; (80023d4 <HAL_Init+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0d      	ldr	r2, [pc, #52]	; (80023d4 <HAL_Init+0x40>)
 800239e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <HAL_Init+0x40>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0a      	ldr	r2, [pc, #40]	; (80023d4 <HAL_Init+0x40>)
 80023aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <HAL_Init+0x40>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a07      	ldr	r2, [pc, #28]	; (80023d4 <HAL_Init+0x40>)
 80023b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023bc:	2003      	movs	r0, #3
 80023be:	f000 f94f 	bl	8002660 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c2:	200f      	movs	r0, #15
 80023c4:	f000 f808 	bl	80023d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c8:	f7ff fe02 	bl	8001fd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40023c00 	.word	0x40023c00

080023d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023e0:	4b12      	ldr	r3, [pc, #72]	; (800242c <HAL_InitTick+0x54>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_InitTick+0x58>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f967 	bl	80026ca <HAL_SYSTICK_Config>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e00e      	b.n	8002424 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b0f      	cmp	r3, #15
 800240a:	d80a      	bhi.n	8002422 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800240c:	2200      	movs	r2, #0
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	f04f 30ff 	mov.w	r0, #4294967295
 8002414:	f000 f92f 	bl	8002676 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002418:	4a06      	ldr	r2, [pc, #24]	; (8002434 <HAL_InitTick+0x5c>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
 8002420:	e000      	b.n	8002424 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
}
 8002424:	4618      	mov	r0, r3
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	2000000c 	.word	0x2000000c
 8002430:	20000014 	.word	0x20000014
 8002434:	20000010 	.word	0x20000010

08002438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <HAL_IncTick+0x20>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <HAL_IncTick+0x24>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4413      	add	r3, r2
 8002448:	4a04      	ldr	r2, [pc, #16]	; (800245c <HAL_IncTick+0x24>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	20000014 	.word	0x20000014
 800245c:	20000210 	.word	0x20000210

08002460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b03      	ldr	r3, [pc, #12]	; (8002474 <HAL_GetTick+0x14>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	20000210 	.word	0x20000210

08002478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002480:	f7ff ffee 	bl	8002460 <HAL_GetTick>
 8002484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d005      	beq.n	800249e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <HAL_Delay+0x44>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4413      	add	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800249e:	bf00      	nop
 80024a0:	f7ff ffde 	bl	8002460 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d8f7      	bhi.n	80024a0 <HAL_Delay+0x28>
  {
  }
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000014 	.word	0x20000014

080024c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024dc:	4013      	ands	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f2:	4a04      	ldr	r2, [pc, #16]	; (8002504 <__NVIC_SetPriorityGrouping+0x44>)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	60d3      	str	r3, [r2, #12]
}
 80024f8:	bf00      	nop
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <__NVIC_GetPriorityGrouping+0x18>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	0a1b      	lsrs	r3, r3, #8
 8002512:	f003 0307 	and.w	r3, r3, #7
}
 8002516:	4618      	mov	r0, r3
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	2b00      	cmp	r3, #0
 8002534:	db0b      	blt.n	800254e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	4907      	ldr	r1, [pc, #28]	; (800255c <__NVIC_EnableIRQ+0x38>)
 800253e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	2001      	movs	r0, #1
 8002546:	fa00 f202 	lsl.w	r2, r0, r2
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	e000e100 	.word	0xe000e100

08002560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002570:	2b00      	cmp	r3, #0
 8002572:	db0a      	blt.n	800258a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	490c      	ldr	r1, [pc, #48]	; (80025ac <__NVIC_SetPriority+0x4c>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	0112      	lsls	r2, r2, #4
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	440b      	add	r3, r1
 8002584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002588:	e00a      	b.n	80025a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	b2da      	uxtb	r2, r3
 800258e:	4908      	ldr	r1, [pc, #32]	; (80025b0 <__NVIC_SetPriority+0x50>)
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	3b04      	subs	r3, #4
 8002598:	0112      	lsls	r2, r2, #4
 800259a:	b2d2      	uxtb	r2, r2
 800259c:	440b      	add	r3, r1
 800259e:	761a      	strb	r2, [r3, #24]
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000e100 	.word	0xe000e100
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	; 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f1c3 0307 	rsb	r3, r3, #7
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	bf28      	it	cs
 80025d2:	2304      	movcs	r3, #4
 80025d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3304      	adds	r3, #4
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d902      	bls.n	80025e4 <NVIC_EncodePriority+0x30>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3b03      	subs	r3, #3
 80025e2:	e000      	b.n	80025e6 <NVIC_EncodePriority+0x32>
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43da      	mvns	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	401a      	ands	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43d9      	mvns	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	4313      	orrs	r3, r2
         );
}
 800260e:	4618      	mov	r0, r3
 8002610:	3724      	adds	r7, #36	; 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3b01      	subs	r3, #1
 8002628:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800262c:	d301      	bcc.n	8002632 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800262e:	2301      	movs	r3, #1
 8002630:	e00f      	b.n	8002652 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002632:	4a0a      	ldr	r2, [pc, #40]	; (800265c <SysTick_Config+0x40>)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3b01      	subs	r3, #1
 8002638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800263a:	210f      	movs	r1, #15
 800263c:	f04f 30ff 	mov.w	r0, #4294967295
 8002640:	f7ff ff8e 	bl	8002560 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <SysTick_Config+0x40>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <SysTick_Config+0x40>)
 800264c:	2207      	movs	r2, #7
 800264e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	e000e010 	.word	0xe000e010

08002660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff ff29 	bl	80024c0 <__NVIC_SetPriorityGrouping>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002688:	f7ff ff3e 	bl	8002508 <__NVIC_GetPriorityGrouping>
 800268c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	6978      	ldr	r0, [r7, #20]
 8002694:	f7ff ff8e 	bl	80025b4 <NVIC_EncodePriority>
 8002698:	4602      	mov	r2, r0
 800269a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269e:	4611      	mov	r1, r2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff5d 	bl	8002560 <__NVIC_SetPriority>
}
 80026a6:	bf00      	nop
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	4603      	mov	r3, r0
 80026b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff31 	bl	8002524 <__NVIC_EnableIRQ>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffa2 	bl	800261c <SysTick_Config>
 80026d8:	4603      	mov	r3, r0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	; 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026fa:	2300      	movs	r3, #0
 80026fc:	61fb      	str	r3, [r7, #28]
 80026fe:	e16b      	b.n	80029d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002700:	2201      	movs	r2, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4013      	ands	r3, r2
 8002712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	429a      	cmp	r2, r3
 800271a:	f040 815a 	bne.w	80029d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f003 0303 	and.w	r3, r3, #3
 8002726:	2b01      	cmp	r3, #1
 8002728:	d005      	beq.n	8002736 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002732:	2b02      	cmp	r3, #2
 8002734:	d130      	bne.n	8002798 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	2203      	movs	r2, #3
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4013      	ands	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4313      	orrs	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800276c:	2201      	movs	r2, #1
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	091b      	lsrs	r3, r3, #4
 8002782:	f003 0201 	and.w	r2, r3, #1
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d017      	beq.n	80027d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0303 	and.w	r3, r3, #3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d123      	bne.n	8002828 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	08da      	lsrs	r2, r3, #3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3208      	adds	r2, #8
 80027e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	220f      	movs	r2, #15
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	08da      	lsrs	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3208      	adds	r2, #8
 8002822:	69b9      	ldr	r1, [r7, #24]
 8002824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	2203      	movs	r2, #3
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f003 0203 	and.w	r2, r3, #3
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80b4 	beq.w	80029d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	4b60      	ldr	r3, [pc, #384]	; (80029f0 <HAL_GPIO_Init+0x30c>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	4a5f      	ldr	r2, [pc, #380]	; (80029f0 <HAL_GPIO_Init+0x30c>)
 8002874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002878:	6453      	str	r3, [r2, #68]	; 0x44
 800287a:	4b5d      	ldr	r3, [pc, #372]	; (80029f0 <HAL_GPIO_Init+0x30c>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002886:	4a5b      	ldr	r2, [pc, #364]	; (80029f4 <HAL_GPIO_Init+0x310>)
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	089b      	lsrs	r3, r3, #2
 800288c:	3302      	adds	r3, #2
 800288e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	220f      	movs	r2, #15
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a52      	ldr	r2, [pc, #328]	; (80029f8 <HAL_GPIO_Init+0x314>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d02b      	beq.n	800290a <HAL_GPIO_Init+0x226>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a51      	ldr	r2, [pc, #324]	; (80029fc <HAL_GPIO_Init+0x318>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d025      	beq.n	8002906 <HAL_GPIO_Init+0x222>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a50      	ldr	r2, [pc, #320]	; (8002a00 <HAL_GPIO_Init+0x31c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d01f      	beq.n	8002902 <HAL_GPIO_Init+0x21e>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a4f      	ldr	r2, [pc, #316]	; (8002a04 <HAL_GPIO_Init+0x320>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d019      	beq.n	80028fe <HAL_GPIO_Init+0x21a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a4e      	ldr	r2, [pc, #312]	; (8002a08 <HAL_GPIO_Init+0x324>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d013      	beq.n	80028fa <HAL_GPIO_Init+0x216>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a4d      	ldr	r2, [pc, #308]	; (8002a0c <HAL_GPIO_Init+0x328>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00d      	beq.n	80028f6 <HAL_GPIO_Init+0x212>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a4c      	ldr	r2, [pc, #304]	; (8002a10 <HAL_GPIO_Init+0x32c>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d007      	beq.n	80028f2 <HAL_GPIO_Init+0x20e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a4b      	ldr	r2, [pc, #300]	; (8002a14 <HAL_GPIO_Init+0x330>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d101      	bne.n	80028ee <HAL_GPIO_Init+0x20a>
 80028ea:	2307      	movs	r3, #7
 80028ec:	e00e      	b.n	800290c <HAL_GPIO_Init+0x228>
 80028ee:	2308      	movs	r3, #8
 80028f0:	e00c      	b.n	800290c <HAL_GPIO_Init+0x228>
 80028f2:	2306      	movs	r3, #6
 80028f4:	e00a      	b.n	800290c <HAL_GPIO_Init+0x228>
 80028f6:	2305      	movs	r3, #5
 80028f8:	e008      	b.n	800290c <HAL_GPIO_Init+0x228>
 80028fa:	2304      	movs	r3, #4
 80028fc:	e006      	b.n	800290c <HAL_GPIO_Init+0x228>
 80028fe:	2303      	movs	r3, #3
 8002900:	e004      	b.n	800290c <HAL_GPIO_Init+0x228>
 8002902:	2302      	movs	r3, #2
 8002904:	e002      	b.n	800290c <HAL_GPIO_Init+0x228>
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_GPIO_Init+0x228>
 800290a:	2300      	movs	r3, #0
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	f002 0203 	and.w	r2, r2, #3
 8002912:	0092      	lsls	r2, r2, #2
 8002914:	4093      	lsls	r3, r2
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4313      	orrs	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800291c:	4935      	ldr	r1, [pc, #212]	; (80029f4 <HAL_GPIO_Init+0x310>)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800292a:	4b3b      	ldr	r3, [pc, #236]	; (8002a18 <HAL_GPIO_Init+0x334>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800294e:	4a32      	ldr	r2, [pc, #200]	; (8002a18 <HAL_GPIO_Init+0x334>)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002954:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <HAL_GPIO_Init+0x334>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	43db      	mvns	r3, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4013      	ands	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002978:	4a27      	ldr	r2, [pc, #156]	; (8002a18 <HAL_GPIO_Init+0x334>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800297e:	4b26      	ldr	r3, [pc, #152]	; (8002a18 <HAL_GPIO_Init+0x334>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	43db      	mvns	r3, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4013      	ands	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029a2:	4a1d      	ldr	r2, [pc, #116]	; (8002a18 <HAL_GPIO_Init+0x334>)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029a8:	4b1b      	ldr	r3, [pc, #108]	; (8002a18 <HAL_GPIO_Init+0x334>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029cc:	4a12      	ldr	r2, [pc, #72]	; (8002a18 <HAL_GPIO_Init+0x334>)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3301      	adds	r3, #1
 80029d6:	61fb      	str	r3, [r7, #28]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	2b0f      	cmp	r3, #15
 80029dc:	f67f ae90 	bls.w	8002700 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3724      	adds	r7, #36	; 0x24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40013800 	.word	0x40013800
 80029f8:	40020000 	.word	0x40020000
 80029fc:	40020400 	.word	0x40020400
 8002a00:	40020800 	.word	0x40020800
 8002a04:	40020c00 	.word	0x40020c00
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40021400 	.word	0x40021400
 8002a10:	40021800 	.word	0x40021800
 8002a14:	40021c00 	.word	0x40021c00
 8002a18:	40013c00 	.word	0x40013c00

08002a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	460b      	mov	r3, r1
 8002a26:	807b      	strh	r3, [r7, #2]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a2c:	787b      	ldrb	r3, [r7, #1]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a32:	887a      	ldrh	r2, [r7, #2]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a38:	e003      	b.n	8002a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a3a:	887b      	ldrh	r3, [r7, #2]
 8002a3c:	041a      	lsls	r2, r3, #16
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	619a      	str	r2, [r3, #24]
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e12b      	b.n	8002cba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d106      	bne.n	8002a7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff fad2 	bl	8002020 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2224      	movs	r2, #36	; 0x24
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0201 	bic.w	r2, r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aa2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ab2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ab4:	f001 fd06 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8002ab8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	4a81      	ldr	r2, [pc, #516]	; (8002cc4 <HAL_I2C_Init+0x274>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d807      	bhi.n	8002ad4 <HAL_I2C_Init+0x84>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4a80      	ldr	r2, [pc, #512]	; (8002cc8 <HAL_I2C_Init+0x278>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	bf94      	ite	ls
 8002acc:	2301      	movls	r3, #1
 8002ace:	2300      	movhi	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e006      	b.n	8002ae2 <HAL_I2C_Init+0x92>
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4a7d      	ldr	r2, [pc, #500]	; (8002ccc <HAL_I2C_Init+0x27c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	bf94      	ite	ls
 8002adc:	2301      	movls	r3, #1
 8002ade:	2300      	movhi	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e0e7      	b.n	8002cba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4a78      	ldr	r2, [pc, #480]	; (8002cd0 <HAL_I2C_Init+0x280>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	4a6a      	ldr	r2, [pc, #424]	; (8002cc4 <HAL_I2C_Init+0x274>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d802      	bhi.n	8002b24 <HAL_I2C_Init+0xd4>
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	3301      	adds	r3, #1
 8002b22:	e009      	b.n	8002b38 <HAL_I2C_Init+0xe8>
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	4a69      	ldr	r2, [pc, #420]	; (8002cd4 <HAL_I2C_Init+0x284>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	099b      	lsrs	r3, r3, #6
 8002b36:	3301      	adds	r3, #1
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	495c      	ldr	r1, [pc, #368]	; (8002cc4 <HAL_I2C_Init+0x274>)
 8002b54:	428b      	cmp	r3, r1
 8002b56:	d819      	bhi.n	8002b8c <HAL_I2C_Init+0x13c>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1e59      	subs	r1, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b66:	1c59      	adds	r1, r3, #1
 8002b68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b6c:	400b      	ands	r3, r1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <HAL_I2C_Init+0x138>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	1e59      	subs	r1, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b80:	3301      	adds	r3, #1
 8002b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b86:	e051      	b.n	8002c2c <HAL_I2C_Init+0x1dc>
 8002b88:	2304      	movs	r3, #4
 8002b8a:	e04f      	b.n	8002c2c <HAL_I2C_Init+0x1dc>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d111      	bne.n	8002bb8 <HAL_I2C_Init+0x168>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1e58      	subs	r0, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6859      	ldr	r1, [r3, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	440b      	add	r3, r1
 8002ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	e012      	b.n	8002bde <HAL_I2C_Init+0x18e>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	1e58      	subs	r0, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6859      	ldr	r1, [r3, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	0099      	lsls	r1, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2301      	moveq	r3, #1
 8002bda:	2300      	movne	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_I2C_Init+0x196>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e022      	b.n	8002c2c <HAL_I2C_Init+0x1dc>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10e      	bne.n	8002c0c <HAL_I2C_Init+0x1bc>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1e58      	subs	r0, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6859      	ldr	r1, [r3, #4]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	440b      	add	r3, r1
 8002bfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c0a:	e00f      	b.n	8002c2c <HAL_I2C_Init+0x1dc>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	1e58      	subs	r0, r3, #1
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6859      	ldr	r1, [r3, #4]
 8002c14:	460b      	mov	r3, r1
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	0099      	lsls	r1, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c22:	3301      	adds	r3, #1
 8002c24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c2c:	6879      	ldr	r1, [r7, #4]
 8002c2e:	6809      	ldr	r1, [r1, #0]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	431a      	orrs	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6911      	ldr	r1, [r2, #16]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68d2      	ldr	r2, [r2, #12]
 8002c66:	4311      	orrs	r1, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6812      	ldr	r2, [r2, #0]
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	000186a0 	.word	0x000186a0
 8002cc8:	001e847f 	.word	0x001e847f
 8002ccc:	003d08ff 	.word	0x003d08ff
 8002cd0:	431bde83 	.word	0x431bde83
 8002cd4:	10624dd3 	.word	0x10624dd3

08002cd8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	817b      	strh	r3, [r7, #10]
 8002cea:	460b      	mov	r3, r1
 8002cec:	813b      	strh	r3, [r7, #8]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cf2:	f7ff fbb5 	bl	8002460 <HAL_GetTick>
 8002cf6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	f040 80d9 	bne.w	8002eb8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2319      	movs	r3, #25
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	496d      	ldr	r1, [pc, #436]	; (8002ec4 <HAL_I2C_Mem_Write+0x1ec>)
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 fdad 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e0cc      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d101      	bne.n	8002d2e <HAL_I2C_Mem_Write+0x56>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e0c5      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d007      	beq.n	8002d54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f042 0201 	orr.w	r2, r2, #1
 8002d52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2221      	movs	r2, #33	; 0x21
 8002d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2240      	movs	r2, #64	; 0x40
 8002d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6a3a      	ldr	r2, [r7, #32]
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4a4d      	ldr	r2, [pc, #308]	; (8002ec8 <HAL_I2C_Mem_Write+0x1f0>)
 8002d94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d96:	88f8      	ldrh	r0, [r7, #6]
 8002d98:	893a      	ldrh	r2, [r7, #8]
 8002d9a:	8979      	ldrh	r1, [r7, #10]
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	9301      	str	r3, [sp, #4]
 8002da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	4603      	mov	r3, r0
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 fbe4 	bl	8003574 <I2C_RequestMemoryWrite>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d052      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e081      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 fe2e 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00d      	beq.n	8002de2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	2b04      	cmp	r3, #4
 8002dcc:	d107      	bne.n	8002dde <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ddc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e06b      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	781a      	ldrb	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	1c5a      	adds	r2, r3, #1
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d11b      	bne.n	8002e58 <HAL_I2C_Mem_Write+0x180>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d017      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	781a      	ldrb	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1aa      	bne.n	8002db6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 fe1a 	bl	8003a9e <I2C_WaitOnBTFFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00d      	beq.n	8002e8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	2b04      	cmp	r3, #4
 8002e76:	d107      	bne.n	8002e88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e016      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	00100002 	.word	0x00100002
 8002ec8:	ffff0000 	.word	0xffff0000

08002ecc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08c      	sub	sp, #48	; 0x30
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	817b      	strh	r3, [r7, #10]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	813b      	strh	r3, [r7, #8]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ee6:	f7ff fabb 	bl	8002460 <HAL_GetTick>
 8002eea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	f040 8208 	bne.w	800330a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	2319      	movs	r3, #25
 8002f00:	2201      	movs	r2, #1
 8002f02:	497b      	ldr	r1, [pc, #492]	; (80030f0 <HAL_I2C_Mem_Read+0x224>)
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 fcb3 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f10:	2302      	movs	r3, #2
 8002f12:	e1fb      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d101      	bne.n	8002f22 <HAL_I2C_Mem_Read+0x56>
 8002f1e:	2302      	movs	r3, #2
 8002f20:	e1f4      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2201      	movs	r2, #1
 8002f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d007      	beq.n	8002f48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0201 	orr.w	r2, r2, #1
 8002f46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2222      	movs	r2, #34	; 0x22
 8002f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2240      	movs	r2, #64	; 0x40
 8002f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4a5b      	ldr	r2, [pc, #364]	; (80030f4 <HAL_I2C_Mem_Read+0x228>)
 8002f88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f8a:	88f8      	ldrh	r0, [r7, #6]
 8002f8c:	893a      	ldrh	r2, [r7, #8]
 8002f8e:	8979      	ldrh	r1, [r7, #10]
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	4603      	mov	r3, r0
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 fb80 	bl	80036a0 <I2C_RequestMemoryRead>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e1b0      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d113      	bne.n	8002fda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	623b      	str	r3, [r7, #32]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	623b      	str	r3, [r7, #32]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	623b      	str	r3, [r7, #32]
 8002fc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	e184      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d11b      	bne.n	800301a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ff0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e164      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301e:	2b02      	cmp	r3, #2
 8003020:	d11b      	bne.n	800305a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003030:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003040:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003042:	2300      	movs	r3, #0
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	61bb      	str	r3, [r7, #24]
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	e144      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003070:	e138      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003076:	2b03      	cmp	r3, #3
 8003078:	f200 80f1 	bhi.w	800325e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003080:	2b01      	cmp	r3, #1
 8003082:	d123      	bne.n	80030cc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003086:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f000 fd49 	bl	8003b20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e139      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	691a      	ldr	r2, [r3, #16]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a2:	b2d2      	uxtb	r2, r2
 80030a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b4:	3b01      	subs	r3, #1
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030ca:	e10b      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d14e      	bne.n	8003172 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030da:	2200      	movs	r2, #0
 80030dc:	4906      	ldr	r1, [pc, #24]	; (80030f8 <HAL_I2C_Mem_Read+0x22c>)
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 fbc6 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d008      	beq.n	80030fc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e10e      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
 80030ee:	bf00      	nop
 80030f0:	00100002 	.word	0x00100002
 80030f4:	ffff0000 	.word	0xffff0000
 80030f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800310a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003128:	3b01      	subs	r3, #1
 800312a:	b29a      	uxth	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691a      	ldr	r2, [r3, #16]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003170:	e0b8      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003178:	2200      	movs	r2, #0
 800317a:	4966      	ldr	r1, [pc, #408]	; (8003314 <HAL_I2C_Mem_Read+0x448>)
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 fb77 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0bf      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800319a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	1c5a      	adds	r2, r3, #1
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d4:	2200      	movs	r2, #0
 80031d6:	494f      	ldr	r1, [pc, #316]	; (8003314 <HAL_I2C_Mem_Read+0x448>)
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fb49 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e091      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	691a      	ldr	r2, [r3, #16]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	1c5a      	adds	r2, r3, #1
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	3b01      	subs	r3, #1
 8003224:	b29a      	uxth	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003246:	3b01      	subs	r3, #1
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800325c:	e042      	b.n	80032e4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800325e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003260:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 fc5c 	bl	8003b20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e04c      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329a:	b29b      	uxth	r3, r3
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	f003 0304 	and.w	r3, r3, #4
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d118      	bne.n	80032e4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	b2d2      	uxtb	r2, r2
 80032be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032da:	b29b      	uxth	r3, r3
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f47f aec2 	bne.w	8003072 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2220      	movs	r2, #32
 80032f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	e000      	b.n	800330c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800330a:	2302      	movs	r3, #2
  }
}
 800330c:	4618      	mov	r0, r3
 800330e:	3728      	adds	r7, #40	; 0x28
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	00010004 	.word	0x00010004

08003318 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08a      	sub	sp, #40	; 0x28
 800331c:	af02      	add	r7, sp, #8
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	607a      	str	r2, [r7, #4]
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	460b      	mov	r3, r1
 8003326:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003328:	f7ff f89a 	bl	8002460 <HAL_GetTick>
 800332c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800332e:	2301      	movs	r3, #1
 8003330:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b20      	cmp	r3, #32
 800333c:	f040 8111 	bne.w	8003562 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2319      	movs	r3, #25
 8003346:	2201      	movs	r2, #1
 8003348:	4988      	ldr	r1, [pc, #544]	; (800356c <HAL_I2C_IsDeviceReady+0x254>)
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f000 fa90 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003356:	2302      	movs	r3, #2
 8003358:	e104      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_I2C_IsDeviceReady+0x50>
 8003364:	2302      	movs	r3, #2
 8003366:	e0fd      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b01      	cmp	r3, #1
 800337c:	d007      	beq.n	800338e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0201 	orr.w	r2, r2, #1
 800338c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800339c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2224      	movs	r2, #36	; 0x24
 80033a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4a70      	ldr	r2, [pc, #448]	; (8003570 <HAL_I2C_IsDeviceReady+0x258>)
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fa4e 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00d      	beq.n	80033f6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033e8:	d103      	bne.n	80033f2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033f0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e0b6      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033f6:	897b      	ldrh	r3, [r7, #10]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	461a      	mov	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003404:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003406:	f7ff f82b 	bl	8002460 <HAL_GetTick>
 800340a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	bf0c      	ite	eq
 800341a:	2301      	moveq	r3, #1
 800341c:	2300      	movne	r3, #0
 800341e:	b2db      	uxtb	r3, r3
 8003420:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	695b      	ldr	r3, [r3, #20]
 8003428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800342c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003430:	bf0c      	ite	eq
 8003432:	2301      	moveq	r3, #1
 8003434:	2300      	movne	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800343a:	e025      	b.n	8003488 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800343c:	f7ff f810 	bl	8002460 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d302      	bcc.n	8003452 <HAL_I2C_IsDeviceReady+0x13a>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d103      	bne.n	800345a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	22a0      	movs	r2, #160	; 0xa0
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b02      	cmp	r3, #2
 8003466:	bf0c      	ite	eq
 8003468:	2301      	moveq	r3, #1
 800346a:	2300      	movne	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800347a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347e:	bf0c      	ite	eq
 8003480:	2301      	moveq	r3, #1
 8003482:	2300      	movne	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2ba0      	cmp	r3, #160	; 0xa0
 8003492:	d005      	beq.n	80034a0 <HAL_I2C_IsDeviceReady+0x188>
 8003494:	7dfb      	ldrb	r3, [r7, #23]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d102      	bne.n	80034a0 <HAL_I2C_IsDeviceReady+0x188>
 800349a:	7dbb      	ldrb	r3, [r7, #22]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0cd      	beq.n	800343c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2220      	movs	r2, #32
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d129      	bne.n	800350a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	2319      	movs	r3, #25
 80034e2:	2201      	movs	r2, #1
 80034e4:	4921      	ldr	r1, [pc, #132]	; (800356c <HAL_I2C_IsDeviceReady+0x254>)
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 f9c2 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e036      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	e02c      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003518:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003522:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	2319      	movs	r3, #25
 800352a:	2201      	movs	r2, #1
 800352c:	490f      	ldr	r1, [pc, #60]	; (800356c <HAL_I2C_IsDeviceReady+0x254>)
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 f99e 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e012      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	3301      	adds	r3, #1
 8003542:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	429a      	cmp	r2, r3
 800354a:	f4ff af32 	bcc.w	80033b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e000      	b.n	8003564 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003562:	2302      	movs	r3, #2
  }
}
 8003564:	4618      	mov	r0, r3
 8003566:	3720      	adds	r7, #32
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	00100002 	.word	0x00100002
 8003570:	ffff0000 	.word	0xffff0000

08003574 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af02      	add	r7, sp, #8
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	4608      	mov	r0, r1
 800357e:	4611      	mov	r1, r2
 8003580:	461a      	mov	r2, r3
 8003582:	4603      	mov	r3, r0
 8003584:	817b      	strh	r3, [r7, #10]
 8003586:	460b      	mov	r3, r1
 8003588:	813b      	strh	r3, [r7, #8]
 800358a:	4613      	mov	r3, r2
 800358c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800359c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f960 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00d      	beq.n	80035d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035c4:	d103      	bne.n	80035ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e05f      	b.n	8003692 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035d2:	897b      	ldrh	r3, [r7, #10]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	461a      	mov	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	6a3a      	ldr	r2, [r7, #32]
 80035e6:	492d      	ldr	r1, [pc, #180]	; (800369c <I2C_RequestMemoryWrite+0x128>)
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 f998 	bl	800391e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e04c      	b.n	8003692 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800360e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003610:	6a39      	ldr	r1, [r7, #32]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 fa02 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00d      	beq.n	800363a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	2b04      	cmp	r3, #4
 8003624:	d107      	bne.n	8003636 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003634:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e02b      	b.n	8003692 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d105      	bne.n	800364c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003640:	893b      	ldrh	r3, [r7, #8]
 8003642:	b2da      	uxtb	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	611a      	str	r2, [r3, #16]
 800364a:	e021      	b.n	8003690 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800364c:	893b      	ldrh	r3, [r7, #8]
 800364e:	0a1b      	lsrs	r3, r3, #8
 8003650:	b29b      	uxth	r3, r3
 8003652:	b2da      	uxtb	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800365a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800365c:	6a39      	ldr	r1, [r7, #32]
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 f9dc 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00d      	beq.n	8003686 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	2b04      	cmp	r3, #4
 8003670:	d107      	bne.n	8003682 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003680:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e005      	b.n	8003692 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003686:	893b      	ldrh	r3, [r7, #8]
 8003688:	b2da      	uxtb	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	00010002 	.word	0x00010002

080036a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	4608      	mov	r0, r1
 80036aa:	4611      	mov	r1, r2
 80036ac:	461a      	mov	r2, r3
 80036ae:	4603      	mov	r3, r0
 80036b0:	817b      	strh	r3, [r7, #10]
 80036b2:	460b      	mov	r3, r1
 80036b4:	813b      	strh	r3, [r7, #8]
 80036b6:	4613      	mov	r3, r2
 80036b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	9300      	str	r3, [sp, #0]
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f8c2 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00d      	beq.n	800370e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003700:	d103      	bne.n	800370a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003708:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e0aa      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800370e:	897b      	ldrh	r3, [r7, #10]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800371c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	6a3a      	ldr	r2, [r7, #32]
 8003722:	4952      	ldr	r1, [pc, #328]	; (800386c <I2C_RequestMemoryRead+0x1cc>)
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f000 f8fa 	bl	800391e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e097      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800374a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800374c:	6a39      	ldr	r1, [r7, #32]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 f964 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00d      	beq.n	8003776 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	2b04      	cmp	r3, #4
 8003760:	d107      	bne.n	8003772 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003770:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e076      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003776:	88fb      	ldrh	r3, [r7, #6]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d105      	bne.n	8003788 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800377c:	893b      	ldrh	r3, [r7, #8]
 800377e:	b2da      	uxtb	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	611a      	str	r2, [r3, #16]
 8003786:	e021      	b.n	80037cc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003788:	893b      	ldrh	r3, [r7, #8]
 800378a:	0a1b      	lsrs	r3, r3, #8
 800378c:	b29b      	uxth	r3, r3
 800378e:	b2da      	uxtb	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003798:	6a39      	ldr	r1, [r7, #32]
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f93e 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00d      	beq.n	80037c2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d107      	bne.n	80037be <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e050      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037c2:	893b      	ldrh	r3, [r7, #8]
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ce:	6a39      	ldr	r1, [r7, #32]
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f923 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00d      	beq.n	80037f8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d107      	bne.n	80037f4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e035      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003806:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	2200      	movs	r2, #0
 8003810:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f82b 	bl	8003870 <I2C_WaitOnFlagUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800382e:	d103      	bne.n	8003838 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003836:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e013      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800383c:	897b      	ldrh	r3, [r7, #10]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	b2da      	uxtb	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	6a3a      	ldr	r2, [r7, #32]
 8003850:	4906      	ldr	r1, [pc, #24]	; (800386c <I2C_RequestMemoryRead+0x1cc>)
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 f863 	bl	800391e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e000      	b.n	8003864 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	00010002 	.word	0x00010002

08003870 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	603b      	str	r3, [r7, #0]
 800387c:	4613      	mov	r3, r2
 800387e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003880:	e025      	b.n	80038ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d021      	beq.n	80038ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fe fde9 	bl	8002460 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d116      	bne.n	80038ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0220 	orr.w	r2, r3, #32
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e023      	b.n	8003916 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	0c1b      	lsrs	r3, r3, #16
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10d      	bne.n	80038f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	43da      	mvns	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf0c      	ite	eq
 80038ea:	2301      	moveq	r3, #1
 80038ec:	2300      	movne	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	461a      	mov	r2, r3
 80038f2:	e00c      	b.n	800390e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	43da      	mvns	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4013      	ands	r3, r2
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	bf0c      	ite	eq
 8003906:	2301      	moveq	r3, #1
 8003908:	2300      	movne	r3, #0
 800390a:	b2db      	uxtb	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	429a      	cmp	r2, r3
 8003912:	d0b6      	beq.n	8003882 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800392c:	e051      	b.n	80039d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393c:	d123      	bne.n	8003986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800394c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003956:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	f043 0204 	orr.w	r2, r3, #4
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e046      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398c:	d021      	beq.n	80039d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398e:	f7fe fd67 	bl	8002460 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	429a      	cmp	r2, r3
 800399c:	d302      	bcc.n	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d116      	bne.n	80039d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	f043 0220 	orr.w	r2, r3, #32
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e020      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d10c      	bne.n	80039f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf14      	ite	ne
 80039ee:	2301      	movne	r3, #1
 80039f0:	2300      	moveq	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	e00b      	b.n	8003a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	43da      	mvns	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	4013      	ands	r3, r2
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	bf14      	ite	ne
 8003a08:	2301      	movne	r3, #1
 8003a0a:	2300      	moveq	r3, #0
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d18d      	bne.n	800392e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a28:	e02d      	b.n	8003a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f8ce 	bl	8003bcc <I2C_IsAcknowledgeFailed>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e02d      	b.n	8003a96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d021      	beq.n	8003a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a42:	f7fe fd0d 	bl	8002460 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d302      	bcc.n	8003a58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d116      	bne.n	8003a86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a72:	f043 0220 	orr.w	r2, r3, #32
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e007      	b.n	8003a96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a90:	2b80      	cmp	r3, #128	; 0x80
 8003a92:	d1ca      	bne.n	8003a2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b084      	sub	sp, #16
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	60f8      	str	r0, [r7, #12]
 8003aa6:	60b9      	str	r1, [r7, #8]
 8003aa8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003aaa:	e02d      	b.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 f88d 	bl	8003bcc <I2C_IsAcknowledgeFailed>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e02d      	b.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac2:	d021      	beq.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac4:	f7fe fccc 	bl	8002460 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d302      	bcc.n	8003ada <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	f043 0220 	orr.w	r2, r3, #32
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e007      	b.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d1ca      	bne.n	8003aac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b2c:	e042      	b.n	8003bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	f003 0310 	and.w	r3, r3, #16
 8003b38:	2b10      	cmp	r3, #16
 8003b3a:	d119      	bne.n	8003b70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0210 	mvn.w	r2, #16
 8003b44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e029      	b.n	8003bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b70:	f7fe fc76 	bl	8002460 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d302      	bcc.n	8003b86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d116      	bne.n	8003bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	f043 0220 	orr.w	r2, r3, #32
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e007      	b.n	8003bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbe:	2b40      	cmp	r3, #64	; 0x40
 8003bc0:	d1b5      	bne.n	8003b2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be2:	d11b      	bne.n	8003c1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	f043 0204 	orr.w	r2, r3, #4
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e264      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d075      	beq.n	8003d36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c4a:	4ba3      	ldr	r3, [pc, #652]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d00c      	beq.n	8003c70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c56:	4ba0      	ldr	r3, [pc, #640]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c5e:	2b08      	cmp	r3, #8
 8003c60:	d112      	bne.n	8003c88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c62:	4b9d      	ldr	r3, [pc, #628]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c6e:	d10b      	bne.n	8003c88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c70:	4b99      	ldr	r3, [pc, #612]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d05b      	beq.n	8003d34 <HAL_RCC_OscConfig+0x108>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d157      	bne.n	8003d34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e23f      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c90:	d106      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x74>
 8003c92:	4b91      	ldr	r3, [pc, #580]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a90      	ldr	r2, [pc, #576]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	e01d      	b.n	8003cdc <HAL_RCC_OscConfig+0xb0>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x98>
 8003caa:	4b8b      	ldr	r3, [pc, #556]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a8a      	ldr	r2, [pc, #552]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	4b88      	ldr	r3, [pc, #544]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a87      	ldr	r2, [pc, #540]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	e00b      	b.n	8003cdc <HAL_RCC_OscConfig+0xb0>
 8003cc4:	4b84      	ldr	r3, [pc, #528]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a83      	ldr	r2, [pc, #524]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	4b81      	ldr	r3, [pc, #516]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a80      	ldr	r2, [pc, #512]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d013      	beq.n	8003d0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce4:	f7fe fbbc 	bl	8002460 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cec:	f7fe fbb8 	bl	8002460 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	; 0x64
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e204      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfe:	4b76      	ldr	r3, [pc, #472]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0xc0>
 8003d0a:	e014      	b.n	8003d36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7fe fba8 	bl	8002460 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fe fba4 	bl	8002460 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	; 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e1f0      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d26:	4b6c      	ldr	r3, [pc, #432]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f0      	bne.n	8003d14 <HAL_RCC_OscConfig+0xe8>
 8003d32:	e000      	b.n	8003d36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d063      	beq.n	8003e0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d42:	4b65      	ldr	r3, [pc, #404]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 030c 	and.w	r3, r3, #12
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d4e:	4b62      	ldr	r3, [pc, #392]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d11c      	bne.n	8003d94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d5a:	4b5f      	ldr	r3, [pc, #380]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d116      	bne.n	8003d94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d66:	4b5c      	ldr	r3, [pc, #368]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d005      	beq.n	8003d7e <HAL_RCC_OscConfig+0x152>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d001      	beq.n	8003d7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e1c4      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d7e:	4b56      	ldr	r3, [pc, #344]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4952      	ldr	r1, [pc, #328]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d92:	e03a      	b.n	8003e0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d020      	beq.n	8003dde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d9c:	4b4f      	ldr	r3, [pc, #316]	; (8003edc <HAL_RCC_OscConfig+0x2b0>)
 8003d9e:	2201      	movs	r2, #1
 8003da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da2:	f7fe fb5d 	bl	8002460 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003daa:	f7fe fb59 	bl	8002460 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e1a5      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dbc:	4b46      	ldr	r3, [pc, #280]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0f0      	beq.n	8003daa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc8:	4b43      	ldr	r3, [pc, #268]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	4940      	ldr	r1, [pc, #256]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	600b      	str	r3, [r1, #0]
 8003ddc:	e015      	b.n	8003e0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dde:	4b3f      	ldr	r3, [pc, #252]	; (8003edc <HAL_RCC_OscConfig+0x2b0>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de4:	f7fe fb3c 	bl	8002460 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dec:	f7fe fb38 	bl	8002460 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e184      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dfe:	4b36      	ldr	r3, [pc, #216]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0308 	and.w	r3, r3, #8
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d030      	beq.n	8003e78 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d016      	beq.n	8003e4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e1e:	4b30      	ldr	r3, [pc, #192]	; (8003ee0 <HAL_RCC_OscConfig+0x2b4>)
 8003e20:	2201      	movs	r2, #1
 8003e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e24:	f7fe fb1c 	bl	8002460 <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2c:	f7fe fb18 	bl	8002460 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e164      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e3e:	4b26      	ldr	r3, [pc, #152]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003e40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0x200>
 8003e4a:	e015      	b.n	8003e78 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e4c:	4b24      	ldr	r3, [pc, #144]	; (8003ee0 <HAL_RCC_OscConfig+0x2b4>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e52:	f7fe fb05 	bl	8002460 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e5a:	f7fe fb01 	bl	8002460 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e14d      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003e6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1f0      	bne.n	8003e5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 80a0 	beq.w	8003fc6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e86:	2300      	movs	r3, #0
 8003e88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e8a:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10f      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	60bb      	str	r3, [r7, #8]
 8003e9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	4a0e      	ldr	r2, [pc, #56]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	; (8003ed8 <HAL_RCC_OscConfig+0x2ac>)
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eae:	60bb      	str	r3, [r7, #8]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <HAL_RCC_OscConfig+0x2b8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d121      	bne.n	8003f06 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ec2:	4b08      	ldr	r3, [pc, #32]	; (8003ee4 <HAL_RCC_OscConfig+0x2b8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a07      	ldr	r2, [pc, #28]	; (8003ee4 <HAL_RCC_OscConfig+0x2b8>)
 8003ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ece:	f7fe fac7 	bl	8002460 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed4:	e011      	b.n	8003efa <HAL_RCC_OscConfig+0x2ce>
 8003ed6:	bf00      	nop
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	42470000 	.word	0x42470000
 8003ee0:	42470e80 	.word	0x42470e80
 8003ee4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee8:	f7fe faba 	bl	8002460 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e106      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efa:	4b85      	ldr	r3, [pc, #532]	; (8004110 <HAL_RCC_OscConfig+0x4e4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d106      	bne.n	8003f1c <HAL_RCC_OscConfig+0x2f0>
 8003f0e:	4b81      	ldr	r3, [pc, #516]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f12:	4a80      	ldr	r2, [pc, #512]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	6713      	str	r3, [r2, #112]	; 0x70
 8003f1a:	e01c      	b.n	8003f56 <HAL_RCC_OscConfig+0x32a>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	2b05      	cmp	r3, #5
 8003f22:	d10c      	bne.n	8003f3e <HAL_RCC_OscConfig+0x312>
 8003f24:	4b7b      	ldr	r3, [pc, #492]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f28:	4a7a      	ldr	r2, [pc, #488]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f2a:	f043 0304 	orr.w	r3, r3, #4
 8003f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f30:	4b78      	ldr	r3, [pc, #480]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f34:	4a77      	ldr	r2, [pc, #476]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f3c:	e00b      	b.n	8003f56 <HAL_RCC_OscConfig+0x32a>
 8003f3e:	4b75      	ldr	r3, [pc, #468]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f42:	4a74      	ldr	r2, [pc, #464]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f44:	f023 0301 	bic.w	r3, r3, #1
 8003f48:	6713      	str	r3, [r2, #112]	; 0x70
 8003f4a:	4b72      	ldr	r3, [pc, #456]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4e:	4a71      	ldr	r2, [pc, #452]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f50:	f023 0304 	bic.w	r3, r3, #4
 8003f54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d015      	beq.n	8003f8a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5e:	f7fe fa7f 	bl	8002460 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f64:	e00a      	b.n	8003f7c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f66:	f7fe fa7b 	bl	8002460 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e0c5      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7c:	4b65      	ldr	r3, [pc, #404]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0ee      	beq.n	8003f66 <HAL_RCC_OscConfig+0x33a>
 8003f88:	e014      	b.n	8003fb4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f8a:	f7fe fa69 	bl	8002460 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f90:	e00a      	b.n	8003fa8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f92:	f7fe fa65 	bl	8002460 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e0af      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa8:	4b5a      	ldr	r3, [pc, #360]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ee      	bne.n	8003f92 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fb4:	7dfb      	ldrb	r3, [r7, #23]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d105      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fba:	4b56      	ldr	r3, [pc, #344]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	4a55      	ldr	r2, [pc, #340]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003fc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 809b 	beq.w	8004106 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fd0:	4b50      	ldr	r3, [pc, #320]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f003 030c 	and.w	r3, r3, #12
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d05c      	beq.n	8004096 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d141      	bne.n	8004068 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe4:	4b4c      	ldr	r3, [pc, #304]	; (8004118 <HAL_RCC_OscConfig+0x4ec>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fea:	f7fe fa39 	bl	8002460 <HAL_GetTick>
 8003fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff2:	f7fe fa35 	bl	8002460 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e081      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004004:	4b43      	ldr	r3, [pc, #268]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f0      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	431a      	orrs	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401e:	019b      	lsls	r3, r3, #6
 8004020:	431a      	orrs	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	3b01      	subs	r3, #1
 800402a:	041b      	lsls	r3, r3, #16
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004032:	061b      	lsls	r3, r3, #24
 8004034:	4937      	ldr	r1, [pc, #220]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 8004036:	4313      	orrs	r3, r2
 8004038:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800403a:	4b37      	ldr	r3, [pc, #220]	; (8004118 <HAL_RCC_OscConfig+0x4ec>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004040:	f7fe fa0e 	bl	8002460 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004048:	f7fe fa0a 	bl	8002460 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e056      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405a:	4b2e      	ldr	r3, [pc, #184]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCC_OscConfig+0x41c>
 8004066:	e04e      	b.n	8004106 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004068:	4b2b      	ldr	r3, [pc, #172]	; (8004118 <HAL_RCC_OscConfig+0x4ec>)
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406e:	f7fe f9f7 	bl	8002460 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004076:	f7fe f9f3 	bl	8002460 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e03f      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004088:	4b22      	ldr	r3, [pc, #136]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1f0      	bne.n	8004076 <HAL_RCC_OscConfig+0x44a>
 8004094:	e037      	b.n	8004106 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e032      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040a2:	4b1c      	ldr	r3, [pc, #112]	; (8004114 <HAL_RCC_OscConfig+0x4e8>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d028      	beq.n	8004102 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d121      	bne.n	8004102 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d11a      	bne.n	8004102 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040d2:	4013      	ands	r3, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040da:	4293      	cmp	r3, r2
 80040dc:	d111      	bne.n	8004102 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e8:	085b      	lsrs	r3, r3, #1
 80040ea:	3b01      	subs	r3, #1
 80040ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040fe:	429a      	cmp	r2, r3
 8004100:	d001      	beq.n	8004106 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3718      	adds	r7, #24
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40007000 	.word	0x40007000
 8004114:	40023800 	.word	0x40023800
 8004118:	42470060 	.word	0x42470060

0800411c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0cc      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004130:	4b68      	ldr	r3, [pc, #416]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d90c      	bls.n	8004158 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413e:	4b65      	ldr	r3, [pc, #404]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	b2d2      	uxtb	r2, r2
 8004144:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004146:	4b63      	ldr	r3, [pc, #396]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0307 	and.w	r3, r3, #7
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	429a      	cmp	r2, r3
 8004152:	d001      	beq.n	8004158 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0b8      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d020      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004170:	4b59      	ldr	r3, [pc, #356]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	4a58      	ldr	r2, [pc, #352]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800417a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004188:	4b53      	ldr	r3, [pc, #332]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	4a52      	ldr	r2, [pc, #328]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004192:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004194:	4b50      	ldr	r3, [pc, #320]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	494d      	ldr	r1, [pc, #308]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d044      	beq.n	800423c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d107      	bne.n	80041ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ba:	4b47      	ldr	r3, [pc, #284]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d119      	bne.n	80041fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e07f      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d003      	beq.n	80041da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d107      	bne.n	80041ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041da:	4b3f      	ldr	r3, [pc, #252]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d109      	bne.n	80041fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e06f      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ea:	4b3b      	ldr	r3, [pc, #236]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e067      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041fa:	4b37      	ldr	r3, [pc, #220]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f023 0203 	bic.w	r2, r3, #3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	4934      	ldr	r1, [pc, #208]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	4313      	orrs	r3, r2
 800420a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800420c:	f7fe f928 	bl	8002460 <HAL_GetTick>
 8004210:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004212:	e00a      	b.n	800422a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004214:	f7fe f924 	bl	8002460 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e04f      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422a:	4b2b      	ldr	r3, [pc, #172]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 020c 	and.w	r2, r3, #12
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	429a      	cmp	r2, r3
 800423a:	d1eb      	bne.n	8004214 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800423c:	4b25      	ldr	r3, [pc, #148]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d20c      	bcs.n	8004264 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b22      	ldr	r3, [pc, #136]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004252:	4b20      	ldr	r3, [pc, #128]	; (80042d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0307 	and.w	r3, r3, #7
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d001      	beq.n	8004264 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e032      	b.n	80042ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	d008      	beq.n	8004282 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004270:	4b19      	ldr	r3, [pc, #100]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4916      	ldr	r1, [pc, #88]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 800427e:	4313      	orrs	r3, r2
 8004280:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d009      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800428e:	4b12      	ldr	r3, [pc, #72]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	490e      	ldr	r1, [pc, #56]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042a2:	f000 f821 	bl	80042e8 <HAL_RCC_GetSysClockFreq>
 80042a6:	4602      	mov	r2, r0
 80042a8:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	091b      	lsrs	r3, r3, #4
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	490a      	ldr	r1, [pc, #40]	; (80042dc <HAL_RCC_ClockConfig+0x1c0>)
 80042b4:	5ccb      	ldrb	r3, [r1, r3]
 80042b6:	fa22 f303 	lsr.w	r3, r2, r3
 80042ba:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <HAL_RCC_ClockConfig+0x1c4>)
 80042bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042be:	4b09      	ldr	r3, [pc, #36]	; (80042e4 <HAL_RCC_ClockConfig+0x1c8>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fe f888 	bl	80023d8 <HAL_InitTick>

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40023c00 	.word	0x40023c00
 80042d8:	40023800 	.word	0x40023800
 80042dc:	0800892c 	.word	0x0800892c
 80042e0:	2000000c 	.word	0x2000000c
 80042e4:	20000010 	.word	0x20000010

080042e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80042ec:	b084      	sub	sp, #16
 80042ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	607b      	str	r3, [r7, #4]
 80042f4:	2300      	movs	r3, #0
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	2300      	movs	r3, #0
 80042fa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004300:	4b67      	ldr	r3, [pc, #412]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f003 030c 	and.w	r3, r3, #12
 8004308:	2b08      	cmp	r3, #8
 800430a:	d00d      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0x40>
 800430c:	2b08      	cmp	r3, #8
 800430e:	f200 80bd 	bhi.w	800448c <HAL_RCC_GetSysClockFreq+0x1a4>
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_RCC_GetSysClockFreq+0x34>
 8004316:	2b04      	cmp	r3, #4
 8004318:	d003      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x3a>
 800431a:	e0b7      	b.n	800448c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800431c:	4b61      	ldr	r3, [pc, #388]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800431e:	60bb      	str	r3, [r7, #8]
       break;
 8004320:	e0b7      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004322:	4b61      	ldr	r3, [pc, #388]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004324:	60bb      	str	r3, [r7, #8]
      break;
 8004326:	e0b4      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004328:	4b5d      	ldr	r3, [pc, #372]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004330:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004332:	4b5b      	ldr	r3, [pc, #364]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d04d      	beq.n	80043da <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433e:	4b58      	ldr	r3, [pc, #352]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	461a      	mov	r2, r3
 8004346:	f04f 0300 	mov.w	r3, #0
 800434a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800434e:	f04f 0100 	mov.w	r1, #0
 8004352:	ea02 0800 	and.w	r8, r2, r0
 8004356:	ea03 0901 	and.w	r9, r3, r1
 800435a:	4640      	mov	r0, r8
 800435c:	4649      	mov	r1, r9
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	014b      	lsls	r3, r1, #5
 8004368:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800436c:	0142      	lsls	r2, r0, #5
 800436e:	4610      	mov	r0, r2
 8004370:	4619      	mov	r1, r3
 8004372:	ebb0 0008 	subs.w	r0, r0, r8
 8004376:	eb61 0109 	sbc.w	r1, r1, r9
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	018b      	lsls	r3, r1, #6
 8004384:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004388:	0182      	lsls	r2, r0, #6
 800438a:	1a12      	subs	r2, r2, r0
 800438c:	eb63 0301 	sbc.w	r3, r3, r1
 8004390:	f04f 0000 	mov.w	r0, #0
 8004394:	f04f 0100 	mov.w	r1, #0
 8004398:	00d9      	lsls	r1, r3, #3
 800439a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800439e:	00d0      	lsls	r0, r2, #3
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	eb12 0208 	adds.w	r2, r2, r8
 80043a8:	eb43 0309 	adc.w	r3, r3, r9
 80043ac:	f04f 0000 	mov.w	r0, #0
 80043b0:	f04f 0100 	mov.w	r1, #0
 80043b4:	0259      	lsls	r1, r3, #9
 80043b6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80043ba:	0250      	lsls	r0, r2, #9
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4610      	mov	r0, r2
 80043c2:	4619      	mov	r1, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	f7fb fefc 	bl	80001c8 <__aeabi_uldivmod>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4613      	mov	r3, r2
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	e04a      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043da:	4b31      	ldr	r3, [pc, #196]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	099b      	lsrs	r3, r3, #6
 80043e0:	461a      	mov	r2, r3
 80043e2:	f04f 0300 	mov.w	r3, #0
 80043e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80043ea:	f04f 0100 	mov.w	r1, #0
 80043ee:	ea02 0400 	and.w	r4, r2, r0
 80043f2:	ea03 0501 	and.w	r5, r3, r1
 80043f6:	4620      	mov	r0, r4
 80043f8:	4629      	mov	r1, r5
 80043fa:	f04f 0200 	mov.w	r2, #0
 80043fe:	f04f 0300 	mov.w	r3, #0
 8004402:	014b      	lsls	r3, r1, #5
 8004404:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004408:	0142      	lsls	r2, r0, #5
 800440a:	4610      	mov	r0, r2
 800440c:	4619      	mov	r1, r3
 800440e:	1b00      	subs	r0, r0, r4
 8004410:	eb61 0105 	sbc.w	r1, r1, r5
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	f04f 0300 	mov.w	r3, #0
 800441c:	018b      	lsls	r3, r1, #6
 800441e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004422:	0182      	lsls	r2, r0, #6
 8004424:	1a12      	subs	r2, r2, r0
 8004426:	eb63 0301 	sbc.w	r3, r3, r1
 800442a:	f04f 0000 	mov.w	r0, #0
 800442e:	f04f 0100 	mov.w	r1, #0
 8004432:	00d9      	lsls	r1, r3, #3
 8004434:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004438:	00d0      	lsls	r0, r2, #3
 800443a:	4602      	mov	r2, r0
 800443c:	460b      	mov	r3, r1
 800443e:	1912      	adds	r2, r2, r4
 8004440:	eb45 0303 	adc.w	r3, r5, r3
 8004444:	f04f 0000 	mov.w	r0, #0
 8004448:	f04f 0100 	mov.w	r1, #0
 800444c:	0299      	lsls	r1, r3, #10
 800444e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004452:	0290      	lsls	r0, r2, #10
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4610      	mov	r0, r2
 800445a:	4619      	mov	r1, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	461a      	mov	r2, r3
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	f7fb feb0 	bl	80001c8 <__aeabi_uldivmod>
 8004468:	4602      	mov	r2, r0
 800446a:	460b      	mov	r3, r1
 800446c:	4613      	mov	r3, r2
 800446e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004470:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	0c1b      	lsrs	r3, r3, #16
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	3301      	adds	r3, #1
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	60bb      	str	r3, [r7, #8]
      break;
 800448a:	e002      	b.n	8004492 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800448c:	4b05      	ldr	r3, [pc, #20]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800448e:	60bb      	str	r3, [r7, #8]
      break;
 8004490:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004492:	68bb      	ldr	r3, [r7, #8]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800449e:	bf00      	nop
 80044a0:	40023800 	.word	0x40023800
 80044a4:	00f42400 	.word	0x00f42400
 80044a8:	007a1200 	.word	0x007a1200

080044ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b0:	4b03      	ldr	r3, [pc, #12]	; (80044c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	2000000c 	.word	0x2000000c

080044c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044c8:	f7ff fff0 	bl	80044ac <HAL_RCC_GetHCLKFreq>
 80044cc:	4602      	mov	r2, r0
 80044ce:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	0a9b      	lsrs	r3, r3, #10
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	4903      	ldr	r1, [pc, #12]	; (80044e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044da:	5ccb      	ldrb	r3, [r1, r3]
 80044dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40023800 	.word	0x40023800
 80044e8:	0800893c 	.word	0x0800893c

080044ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e07b      	b.n	80045f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004502:	2b00      	cmp	r3, #0
 8004504:	d108      	bne.n	8004518 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800450e:	d009      	beq.n	8004524 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	61da      	str	r2, [r3, #28]
 8004516:	e005      	b.n	8004524 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d106      	bne.n	8004544 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7fd fdb6 	bl	80020b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2202      	movs	r2, #2
 8004548:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800455a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800456c:	431a      	orrs	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004576:	431a      	orrs	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	431a      	orrs	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	f003 0301 	and.w	r3, r3, #1
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800459e:	431a      	orrs	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045a8:	ea42 0103 	orr.w	r1, r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	0c1b      	lsrs	r3, r3, #16
 80045c2:	f003 0104 	and.w	r1, r3, #4
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ca:	f003 0210 	and.w	r2, r3, #16
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	69da      	ldr	r2, [r3, #28]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3708      	adds	r7, #8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b088      	sub	sp, #32
 8004602:	af02      	add	r7, sp, #8
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	603b      	str	r3, [r7, #0]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800460e:	2300      	movs	r3, #0
 8004610:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800461a:	d112      	bne.n	8004642 <HAL_SPI_Receive+0x44>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10e      	bne.n	8004642 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2204      	movs	r2, #4
 8004628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800462c:	88fa      	ldrh	r2, [r7, #6]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	4613      	mov	r3, r2
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	68b9      	ldr	r1, [r7, #8]
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 f8f1 	bl	8004820 <HAL_SPI_TransmitReceive>
 800463e:	4603      	mov	r3, r0
 8004640:	e0ea      	b.n	8004818 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004648:	2b01      	cmp	r3, #1
 800464a:	d101      	bne.n	8004650 <HAL_SPI_Receive+0x52>
 800464c:	2302      	movs	r3, #2
 800464e:	e0e3      	b.n	8004818 <HAL_SPI_Receive+0x21a>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004658:	f7fd ff02 	bl	8002460 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b01      	cmp	r3, #1
 8004668:	d002      	beq.n	8004670 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800466a:	2302      	movs	r3, #2
 800466c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800466e:	e0ca      	b.n	8004806 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_SPI_Receive+0x7e>
 8004676:	88fb      	ldrh	r3, [r7, #6]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d102      	bne.n	8004682 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004680:	e0c1      	b.n	8004806 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2204      	movs	r2, #4
 8004686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	88fa      	ldrh	r2, [r7, #6]
 800469a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	88fa      	ldrh	r2, [r7, #6]
 80046a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046c8:	d10f      	bne.n	80046ea <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80046e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f4:	2b40      	cmp	r3, #64	; 0x40
 80046f6:	d007      	beq.n	8004708 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004706:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d162      	bne.n	80047d6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004710:	e02e      	b.n	8004770 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d115      	bne.n	800474c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f103 020c 	add.w	r2, r3, #12
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472c:	7812      	ldrb	r2, [r2, #0]
 800472e:	b2d2      	uxtb	r2, r2
 8004730:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004740:	b29b      	uxth	r3, r3
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	87da      	strh	r2, [r3, #62]	; 0x3e
 800474a:	e011      	b.n	8004770 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800474c:	f7fd fe88 	bl	8002460 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	683a      	ldr	r2, [r7, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d803      	bhi.n	8004764 <HAL_SPI_Receive+0x166>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004762:	d102      	bne.n	800476a <HAL_SPI_Receive+0x16c>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d102      	bne.n	8004770 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800476e:	e04a      	b.n	8004806 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1cb      	bne.n	8004712 <HAL_SPI_Receive+0x114>
 800477a:	e031      	b.n	80047e0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b01      	cmp	r3, #1
 8004788:	d113      	bne.n	80047b2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68da      	ldr	r2, [r3, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004794:	b292      	uxth	r2, r2
 8004796:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479c:	1c9a      	adds	r2, r3, #2
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	3b01      	subs	r3, #1
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047b0:	e011      	b.n	80047d6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b2:	f7fd fe55 	bl	8002460 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d803      	bhi.n	80047ca <HAL_SPI_Receive+0x1cc>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c8:	d102      	bne.n	80047d0 <HAL_SPI_Receive+0x1d2>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d102      	bne.n	80047d6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80047d4:	e017      	b.n	8004806 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047da:	b29b      	uxth	r3, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1cd      	bne.n	800477c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	6839      	ldr	r1, [r7, #0]
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 fa45 	bl	8004c74 <SPI_EndRxTransaction>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2220      	movs	r2, #32
 80047f4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	75fb      	strb	r3, [r7, #23]
 8004802:	e000      	b.n	8004806 <HAL_SPI_Receive+0x208>
  }

error :
 8004804:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004816:	7dfb      	ldrb	r3, [r7, #23]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3718      	adds	r7, #24
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b08c      	sub	sp, #48	; 0x30
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800482e:	2301      	movs	r3, #1
 8004830:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800483e:	2b01      	cmp	r3, #1
 8004840:	d101      	bne.n	8004846 <HAL_SPI_TransmitReceive+0x26>
 8004842:	2302      	movs	r3, #2
 8004844:	e18a      	b.n	8004b5c <HAL_SPI_TransmitReceive+0x33c>
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800484e:	f7fd fe07 	bl	8002460 <HAL_GetTick>
 8004852:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800485a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004864:	887b      	ldrh	r3, [r7, #2]
 8004866:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004868:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800486c:	2b01      	cmp	r3, #1
 800486e:	d00f      	beq.n	8004890 <HAL_SPI_TransmitReceive+0x70>
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004876:	d107      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d103      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x68>
 8004880:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004884:	2b04      	cmp	r3, #4
 8004886:	d003      	beq.n	8004890 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004888:	2302      	movs	r3, #2
 800488a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800488e:	e15b      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d005      	beq.n	80048a2 <HAL_SPI_TransmitReceive+0x82>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d002      	beq.n	80048a2 <HAL_SPI_TransmitReceive+0x82>
 800489c:	887b      	ldrh	r3, [r7, #2]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d103      	bne.n	80048aa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048a8:	e14e      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d003      	beq.n	80048be <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2205      	movs	r2, #5
 80048ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	887a      	ldrh	r2, [r7, #2]
 80048ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	887a      	ldrh	r2, [r7, #2]
 80048d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	887a      	ldrh	r2, [r7, #2]
 80048e0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	887a      	ldrh	r2, [r7, #2]
 80048e6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048fe:	2b40      	cmp	r3, #64	; 0x40
 8004900:	d007      	beq.n	8004912 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004910:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800491a:	d178      	bne.n	8004a0e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d002      	beq.n	800492a <HAL_SPI_TransmitReceive+0x10a>
 8004924:	8b7b      	ldrh	r3, [r7, #26]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d166      	bne.n	80049f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	881a      	ldrh	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493a:	1c9a      	adds	r2, r3, #2
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800494e:	e053      	b.n	80049f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b02      	cmp	r3, #2
 800495c:	d11b      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x176>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004962:	b29b      	uxth	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d016      	beq.n	8004996 <HAL_SPI_TransmitReceive+0x176>
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	2b01      	cmp	r3, #1
 800496c:	d113      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	881a      	ldrh	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	1c9a      	adds	r2, r3, #2
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004988:	b29b      	uxth	r3, r3
 800498a:	3b01      	subs	r3, #1
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d119      	bne.n	80049d8 <HAL_SPI_TransmitReceive+0x1b8>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d014      	beq.n	80049d8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b8:	b292      	uxth	r2, r2
 80049ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c0:	1c9a      	adds	r2, r3, #2
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049d4:	2301      	movs	r3, #1
 80049d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049d8:	f7fd fd42 	bl	8002460 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d807      	bhi.n	80049f8 <HAL_SPI_TransmitReceive+0x1d8>
 80049e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ee:	d003      	beq.n	80049f8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80049f6:	e0a7      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1a6      	bne.n	8004950 <HAL_SPI_TransmitReceive+0x130>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1a1      	bne.n	8004950 <HAL_SPI_TransmitReceive+0x130>
 8004a0c:	e07c      	b.n	8004b08 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_SPI_TransmitReceive+0x1fc>
 8004a16:	8b7b      	ldrh	r3, [r7, #26]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d16b      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	7812      	ldrb	r2, [r2, #0]
 8004a28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a42:	e057      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d11c      	bne.n	8004a8c <HAL_SPI_TransmitReceive+0x26c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d017      	beq.n	8004a8c <HAL_SPI_TransmitReceive+0x26c>
 8004a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d114      	bne.n	8004a8c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	330c      	adds	r3, #12
 8004a6c:	7812      	ldrb	r2, [r2, #0]
 8004a6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d119      	bne.n	8004ace <HAL_SPI_TransmitReceive+0x2ae>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d014      	beq.n	8004ace <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004aca:	2301      	movs	r3, #1
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ace:	f7fd fcc7 	bl	8002460 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d803      	bhi.n	8004ae6 <HAL_SPI_TransmitReceive+0x2c6>
 8004ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae4:	d102      	bne.n	8004aec <HAL_SPI_TransmitReceive+0x2cc>
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d103      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004af2:	e029      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1a2      	bne.n	8004a44 <HAL_SPI_TransmitReceive+0x224>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d19d      	bne.n	8004a44 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f917 	bl	8004d40 <SPI_EndRxTxTransaction>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d006      	beq.n	8004b26 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2220      	movs	r2, #32
 8004b22:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b24:	e010      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	617b      	str	r3, [r7, #20]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	e000      	b.n	8004b48 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3730      	adds	r7, #48	; 0x30
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b088      	sub	sp, #32
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	4613      	mov	r3, r2
 8004b72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b74:	f7fd fc74 	bl	8002460 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	4413      	add	r3, r2
 8004b82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b84:	f7fd fc6c 	bl	8002460 <HAL_GetTick>
 8004b88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b8a:	4b39      	ldr	r3, [pc, #228]	; (8004c70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	015b      	lsls	r3, r3, #5
 8004b90:	0d1b      	lsrs	r3, r3, #20
 8004b92:	69fa      	ldr	r2, [r7, #28]
 8004b94:	fb02 f303 	mul.w	r3, r2, r3
 8004b98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b9a:	e054      	b.n	8004c46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba2:	d050      	beq.n	8004c46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ba4:	f7fd fc5c 	bl	8002460 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	69fa      	ldr	r2, [r7, #28]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d902      	bls.n	8004bba <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d13d      	bne.n	8004c36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bd2:	d111      	bne.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bdc:	d004      	beq.n	8004be8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004be6:	d107      	bne.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c00:	d10f      	bne.n	8004c22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2201      	movs	r2, #1
 8004c26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e017      	b.n	8004c66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d101      	bne.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	bf0c      	ite	eq
 8004c56:	2301      	moveq	r3, #1
 8004c58:	2300      	movne	r3, #0
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	79fb      	ldrb	r3, [r7, #7]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d19b      	bne.n	8004b9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3720      	adds	r7, #32
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	2000000c 	.word	0x2000000c

08004c74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c88:	d111      	bne.n	8004cae <SPI_EndRxTransaction+0x3a>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c92:	d004      	beq.n	8004c9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c9c:	d107      	bne.n	8004cae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cb6:	d12a      	bne.n	8004d0e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cc0:	d012      	beq.n	8004ce8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	2180      	movs	r1, #128	; 0x80
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f7ff ff49 	bl	8004b64 <SPI_WaitFlagStateUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d02d      	beq.n	8004d34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cdc:	f043 0220 	orr.w	r2, r3, #32
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e026      	b.n	8004d36 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	f7ff ff36 	bl	8004b64 <SPI_WaitFlagStateUntilTimeout>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01a      	beq.n	8004d34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	f043 0220 	orr.w	r2, r3, #32
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e013      	b.n	8004d36 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2200      	movs	r2, #0
 8004d16:	2101      	movs	r1, #1
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f7ff ff23 	bl	8004b64 <SPI_WaitFlagStateUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d007      	beq.n	8004d34 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d28:	f043 0220 	orr.w	r2, r3, #32
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e000      	b.n	8004d36 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
	...

08004d40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af02      	add	r7, sp, #8
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	; (8004dbc <SPI_EndRxTxTransaction+0x7c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a1b      	ldr	r2, [pc, #108]	; (8004dc0 <SPI_EndRxTxTransaction+0x80>)
 8004d52:	fba2 2303 	umull	r2, r3, r2, r3
 8004d56:	0d5b      	lsrs	r3, r3, #21
 8004d58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d5c:	fb02 f303 	mul.w	r3, r2, r3
 8004d60:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d6a:	d112      	bne.n	8004d92 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	2200      	movs	r2, #0
 8004d74:	2180      	movs	r1, #128	; 0x80
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f7ff fef4 	bl	8004b64 <SPI_WaitFlagStateUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d016      	beq.n	8004db0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d86:	f043 0220 	orr.w	r2, r3, #32
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e00f      	b.n	8004db2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00a      	beq.n	8004dae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da8:	2b80      	cmp	r3, #128	; 0x80
 8004daa:	d0f2      	beq.n	8004d92 <SPI_EndRxTxTransaction+0x52>
 8004dac:	e000      	b.n	8004db0 <SPI_EndRxTxTransaction+0x70>
        break;
 8004dae:	bf00      	nop
  }

  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3718      	adds	r7, #24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	2000000c 	.word	0x2000000c
 8004dc0:	165e9f81 	.word	0x165e9f81

08004dc4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e034      	b.n	8004e44 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f7fd fa18 	bl	8002224 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	3308      	adds	r3, #8
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	f000 fca6 	bl	8005750 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6818      	ldr	r0, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68b9      	ldr	r1, [r7, #8]
 8004e10:	f000 fcf0 	bl	80057f4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6858      	ldr	r0, [r3, #4]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	f000 fd25 	bl	8005870 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	6892      	ldr	r2, [r2, #8]
 8004e2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	6892      	ldr	r2, [r2, #8]
 8004e3a:	f041 0101 	orr.w	r1, r1, #1
 8004e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e041      	b.n	8004ee2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d106      	bne.n	8004e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7fd f964 	bl	8002140 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3304      	adds	r3, #4
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	f000 fa96 	bl	80053bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
	...

08004eec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d001      	beq.n	8004f04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e04e      	b.n	8004fa2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0201 	orr.w	r2, r2, #1
 8004f1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a23      	ldr	r2, [pc, #140]	; (8004fb0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d022      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f2e:	d01d      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1f      	ldr	r2, [pc, #124]	; (8004fb4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d018      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1e      	ldr	r2, [pc, #120]	; (8004fb8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d013      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1c      	ldr	r2, [pc, #112]	; (8004fbc <HAL_TIM_Base_Start_IT+0xd0>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00e      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1b      	ldr	r2, [pc, #108]	; (8004fc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d009      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a19      	ldr	r2, [pc, #100]	; (8004fc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d004      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x80>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a18      	ldr	r2, [pc, #96]	; (8004fc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d111      	bne.n	8004f90 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d010      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f042 0201 	orr.w	r2, r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8e:	e007      	b.n	8004fa0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	40010000 	.word	0x40010000
 8004fb4:	40000400 	.word	0x40000400
 8004fb8:	40000800 	.word	0x40000800
 8004fbc:	40000c00 	.word	0x40000c00
 8004fc0:	40010400 	.word	0x40010400
 8004fc4:	40014000 	.word	0x40014000
 8004fc8:	40001800 	.word	0x40001800

08004fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d122      	bne.n	8005028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d11b      	bne.n	8005028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0202 	mvn.w	r2, #2
 8004ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	f003 0303 	and.w	r3, r3, #3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f9b5 	bl	800537e <HAL_TIM_IC_CaptureCallback>
 8005014:	e005      	b.n	8005022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f9a7 	bl	800536a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f9b8 	bl	8005392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f003 0304 	and.w	r3, r3, #4
 8005032:	2b04      	cmp	r3, #4
 8005034:	d122      	bne.n	800507c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b04      	cmp	r3, #4
 8005042:	d11b      	bne.n	800507c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f06f 0204 	mvn.w	r2, #4
 800504c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2202      	movs	r2, #2
 8005052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f98b 	bl	800537e <HAL_TIM_IC_CaptureCallback>
 8005068:	e005      	b.n	8005076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f97d 	bl	800536a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f98e 	bl	8005392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b08      	cmp	r3, #8
 8005088:	d122      	bne.n	80050d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b08      	cmp	r3, #8
 8005096:	d11b      	bne.n	80050d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f06f 0208 	mvn.w	r2, #8
 80050a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2204      	movs	r2, #4
 80050a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	f003 0303 	and.w	r3, r3, #3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f961 	bl	800537e <HAL_TIM_IC_CaptureCallback>
 80050bc:	e005      	b.n	80050ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f953 	bl	800536a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 f964 	bl	8005392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	f003 0310 	and.w	r3, r3, #16
 80050da:	2b10      	cmp	r3, #16
 80050dc:	d122      	bne.n	8005124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f003 0310 	and.w	r3, r3, #16
 80050e8:	2b10      	cmp	r3, #16
 80050ea:	d11b      	bne.n	8005124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f06f 0210 	mvn.w	r2, #16
 80050f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2208      	movs	r2, #8
 80050fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f937 	bl	800537e <HAL_TIM_IC_CaptureCallback>
 8005110:	e005      	b.n	800511e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f929 	bl	800536a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f000 f93a 	bl	8005392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b01      	cmp	r3, #1
 8005130:	d10e      	bne.n	8005150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b01      	cmp	r3, #1
 800513e:	d107      	bne.n	8005150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f06f 0201 	mvn.w	r2, #1
 8005148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fc ff16 	bl	8001f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515a:	2b80      	cmp	r3, #128	; 0x80
 800515c:	d10e      	bne.n	800517c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005168:	2b80      	cmp	r3, #128	; 0x80
 800516a:	d107      	bne.n	800517c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fae0 	bl	800573c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005186:	2b40      	cmp	r3, #64	; 0x40
 8005188:	d10e      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005194:	2b40      	cmp	r3, #64	; 0x40
 8005196:	d107      	bne.n	80051a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f8ff 	bl	80053a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d10e      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f003 0320 	and.w	r3, r3, #32
 80051c0:	2b20      	cmp	r3, #32
 80051c2:	d107      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f06f 0220 	mvn.w	r2, #32
 80051cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 faaa 	bl	8005728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051d4:	bf00      	nop
 80051d6:	3708      	adds	r7, #8
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051e6:	2300      	movs	r3, #0
 80051e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <HAL_TIM_ConfigClockSource+0x1c>
 80051f4:	2302      	movs	r3, #2
 80051f6:	e0b4      	b.n	8005362 <HAL_TIM_ConfigClockSource+0x186>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800521e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005230:	d03e      	beq.n	80052b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005236:	f200 8087 	bhi.w	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 800523a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800523e:	f000 8086 	beq.w	800534e <HAL_TIM_ConfigClockSource+0x172>
 8005242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005246:	d87f      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005248:	2b70      	cmp	r3, #112	; 0x70
 800524a:	d01a      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0xa6>
 800524c:	2b70      	cmp	r3, #112	; 0x70
 800524e:	d87b      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005250:	2b60      	cmp	r3, #96	; 0x60
 8005252:	d050      	beq.n	80052f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005254:	2b60      	cmp	r3, #96	; 0x60
 8005256:	d877      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005258:	2b50      	cmp	r3, #80	; 0x50
 800525a:	d03c      	beq.n	80052d6 <HAL_TIM_ConfigClockSource+0xfa>
 800525c:	2b50      	cmp	r3, #80	; 0x50
 800525e:	d873      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005260:	2b40      	cmp	r3, #64	; 0x40
 8005262:	d058      	beq.n	8005316 <HAL_TIM_ConfigClockSource+0x13a>
 8005264:	2b40      	cmp	r3, #64	; 0x40
 8005266:	d86f      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005268:	2b30      	cmp	r3, #48	; 0x30
 800526a:	d064      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x15a>
 800526c:	2b30      	cmp	r3, #48	; 0x30
 800526e:	d86b      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005270:	2b20      	cmp	r3, #32
 8005272:	d060      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x15a>
 8005274:	2b20      	cmp	r3, #32
 8005276:	d867      	bhi.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
 8005278:	2b00      	cmp	r3, #0
 800527a:	d05c      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x15a>
 800527c:	2b10      	cmp	r3, #16
 800527e:	d05a      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x15a>
 8005280:	e062      	b.n	8005348 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6818      	ldr	r0, [r3, #0]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	6899      	ldr	r1, [r3, #8]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f000 f9ad 	bl	80055f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80052a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	609a      	str	r2, [r3, #8]
      break;
 80052ae:	e04f      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	6899      	ldr	r1, [r3, #8]
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f000 f996 	bl	80055f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689a      	ldr	r2, [r3, #8]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052d2:	609a      	str	r2, [r3, #8]
      break;
 80052d4:	e03c      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	6859      	ldr	r1, [r3, #4]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	461a      	mov	r2, r3
 80052e4:	f000 f90a 	bl	80054fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2150      	movs	r1, #80	; 0x50
 80052ee:	4618      	mov	r0, r3
 80052f0:	f000 f963 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 80052f4:	e02c      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	6859      	ldr	r1, [r3, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	461a      	mov	r2, r3
 8005304:	f000 f929 	bl	800555a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2160      	movs	r1, #96	; 0x60
 800530e:	4618      	mov	r0, r3
 8005310:	f000 f953 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 8005314:	e01c      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6818      	ldr	r0, [r3, #0]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	6859      	ldr	r1, [r3, #4]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	461a      	mov	r2, r3
 8005324:	f000 f8ea 	bl	80054fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2140      	movs	r1, #64	; 0x40
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f943 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 8005334:	e00c      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4619      	mov	r1, r3
 8005340:	4610      	mov	r0, r2
 8005342:	f000 f93a 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 8005346:	e003      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	73fb      	strb	r3, [r7, #15]
      break;
 800534c:	e000      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800534e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005360:	7bfb      	ldrb	r3, [r7, #15]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b083      	sub	sp, #12
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053ae:	bf00      	nop
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
	...

080053bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a40      	ldr	r2, [pc, #256]	; (80054d0 <TIM_Base_SetConfig+0x114>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d013      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053da:	d00f      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a3d      	ldr	r2, [pc, #244]	; (80054d4 <TIM_Base_SetConfig+0x118>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a3c      	ldr	r2, [pc, #240]	; (80054d8 <TIM_Base_SetConfig+0x11c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a3b      	ldr	r2, [pc, #236]	; (80054dc <TIM_Base_SetConfig+0x120>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a3a      	ldr	r2, [pc, #232]	; (80054e0 <TIM_Base_SetConfig+0x124>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d108      	bne.n	800540e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a2f      	ldr	r2, [pc, #188]	; (80054d0 <TIM_Base_SetConfig+0x114>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d02b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800541c:	d027      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2c      	ldr	r2, [pc, #176]	; (80054d4 <TIM_Base_SetConfig+0x118>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d023      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a2b      	ldr	r2, [pc, #172]	; (80054d8 <TIM_Base_SetConfig+0x11c>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d01f      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a2a      	ldr	r2, [pc, #168]	; (80054dc <TIM_Base_SetConfig+0x120>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d01b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a29      	ldr	r2, [pc, #164]	; (80054e0 <TIM_Base_SetConfig+0x124>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d017      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a28      	ldr	r2, [pc, #160]	; (80054e4 <TIM_Base_SetConfig+0x128>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d013      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a27      	ldr	r2, [pc, #156]	; (80054e8 <TIM_Base_SetConfig+0x12c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00f      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a26      	ldr	r2, [pc, #152]	; (80054ec <TIM_Base_SetConfig+0x130>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a25      	ldr	r2, [pc, #148]	; (80054f0 <TIM_Base_SetConfig+0x134>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d007      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a24      	ldr	r2, [pc, #144]	; (80054f4 <TIM_Base_SetConfig+0x138>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d003      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a23      	ldr	r2, [pc, #140]	; (80054f8 <TIM_Base_SetConfig+0x13c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d108      	bne.n	8005480 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	689a      	ldr	r2, [r3, #8]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a0a      	ldr	r2, [pc, #40]	; (80054d0 <TIM_Base_SetConfig+0x114>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d003      	beq.n	80054b4 <TIM_Base_SetConfig+0xf8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a0c      	ldr	r2, [pc, #48]	; (80054e0 <TIM_Base_SetConfig+0x124>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d103      	bne.n	80054bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	615a      	str	r2, [r3, #20]
}
 80054c2:	bf00      	nop
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40010400 	.word	0x40010400
 80054e4:	40014000 	.word	0x40014000
 80054e8:	40014400 	.word	0x40014400
 80054ec:	40014800 	.word	0x40014800
 80054f0:	40001800 	.word	0x40001800
 80054f4:	40001c00 	.word	0x40001c00
 80054f8:	40002000 	.word	0x40002000

080054fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	f023 0201 	bic.w	r2, r3, #1
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f023 030a 	bic.w	r3, r3, #10
 8005538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	621a      	str	r2, [r3, #32]
}
 800554e:	bf00      	nop
 8005550:	371c      	adds	r7, #28
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr

0800555a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800555a:	b480      	push	{r7}
 800555c:	b087      	sub	sp, #28
 800555e:	af00      	add	r7, sp, #0
 8005560:	60f8      	str	r0, [r7, #12]
 8005562:	60b9      	str	r1, [r7, #8]
 8005564:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	f023 0210 	bic.w	r2, r3, #16
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005584:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	031b      	lsls	r3, r3, #12
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	4313      	orrs	r3, r2
 800558e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005596:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b085      	sub	sp, #20
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f043 0307 	orr.w	r3, r3, #7
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	609a      	str	r2, [r3, #8]
}
 80055e4:	bf00      	nop
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
 80055fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800560a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	021a      	lsls	r2, r3, #8
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	431a      	orrs	r2, r3
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	4313      	orrs	r3, r2
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	4313      	orrs	r3, r2
 800561c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	609a      	str	r2, [r3, #8]
}
 8005624:	bf00      	nop
 8005626:	371c      	adds	r7, #28
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005640:	2b01      	cmp	r3, #1
 8005642:	d101      	bne.n	8005648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005644:	2302      	movs	r3, #2
 8005646:	e05a      	b.n	80056fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800566e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4313      	orrs	r3, r2
 8005678:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a21      	ldr	r2, [pc, #132]	; (800570c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d022      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005694:	d01d      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1d      	ldr	r2, [pc, #116]	; (8005710 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d018      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1b      	ldr	r2, [pc, #108]	; (8005714 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d013      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1a      	ldr	r2, [pc, #104]	; (8005718 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00e      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a18      	ldr	r2, [pc, #96]	; (800571c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d009      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a17      	ldr	r2, [pc, #92]	; (8005720 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a15      	ldr	r2, [pc, #84]	; (8005724 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d10c      	bne.n	80056ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	40010000 	.word	0x40010000
 8005710:	40000400 	.word	0x40000400
 8005714:	40000800 	.word	0x40000800
 8005718:	40000c00 	.word	0x40000c00
 800571c:	40010400 	.word	0x40010400
 8005720:	40014000 	.word	0x40014000
 8005724:	40001800 	.word	0x40001800

08005728 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005768:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4b20      	ldr	r3, [pc, #128]	; (80057f0 <FSMC_NORSRAM_Init+0xa0>)
 800576e:	4013      	ands	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800577a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005780:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005786:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800578c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8005792:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8005798:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800579e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80057a4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80057aa:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80057b0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80057b6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80057bc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	2b08      	cmp	r3, #8
 80057ca:	d103      	bne.n	80057d4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057d2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68f9      	ldr	r1, [r7, #12]
 80057dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3714      	adds	r7, #20
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	fff00080 	.word	0xfff00080

080057f4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005800:	2300      	movs	r3, #0
 8005802:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	1c5a      	adds	r2, r3, #1
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800580e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005816:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005822:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800582a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005832:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	3b01      	subs	r3, #1
 800583a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800583c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	3b02      	subs	r3, #2
 8005844:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005846:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800584c:	4313      	orrs	r3, r2
 800584e:	697a      	ldr	r2, [r7, #20]
 8005850:	4313      	orrs	r3, r2
 8005852:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	1c5a      	adds	r2, r3, #1
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6979      	ldr	r1, [r7, #20]
 800585c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
	...

08005870 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
 800587c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005888:	d122      	bne.n	80058d0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005892:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	4b15      	ldr	r3, [pc, #84]	; (80058ec <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005898:	4013      	ands	r3, r2
 800589a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80058a6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80058ae:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80058b6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80058bc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	6979      	ldr	r1, [r7, #20]
 80058ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80058ce:	e005      	b.n	80058dc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80058d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	371c      	adds	r7, #28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	cff00000 	.word	0xcff00000

080058f0 <__libc_init_array>:
 80058f0:	b570      	push	{r4, r5, r6, lr}
 80058f2:	4d0d      	ldr	r5, [pc, #52]	; (8005928 <__libc_init_array+0x38>)
 80058f4:	4c0d      	ldr	r4, [pc, #52]	; (800592c <__libc_init_array+0x3c>)
 80058f6:	1b64      	subs	r4, r4, r5
 80058f8:	10a4      	asrs	r4, r4, #2
 80058fa:	2600      	movs	r6, #0
 80058fc:	42a6      	cmp	r6, r4
 80058fe:	d109      	bne.n	8005914 <__libc_init_array+0x24>
 8005900:	4d0b      	ldr	r5, [pc, #44]	; (8005930 <__libc_init_array+0x40>)
 8005902:	4c0c      	ldr	r4, [pc, #48]	; (8005934 <__libc_init_array+0x44>)
 8005904:	f000 f820 	bl	8005948 <_init>
 8005908:	1b64      	subs	r4, r4, r5
 800590a:	10a4      	asrs	r4, r4, #2
 800590c:	2600      	movs	r6, #0
 800590e:	42a6      	cmp	r6, r4
 8005910:	d105      	bne.n	800591e <__libc_init_array+0x2e>
 8005912:	bd70      	pop	{r4, r5, r6, pc}
 8005914:	f855 3b04 	ldr.w	r3, [r5], #4
 8005918:	4798      	blx	r3
 800591a:	3601      	adds	r6, #1
 800591c:	e7ee      	b.n	80058fc <__libc_init_array+0xc>
 800591e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005922:	4798      	blx	r3
 8005924:	3601      	adds	r6, #1
 8005926:	e7f2      	b.n	800590e <__libc_init_array+0x1e>
 8005928:	0800894c 	.word	0x0800894c
 800592c:	0800894c 	.word	0x0800894c
 8005930:	0800894c 	.word	0x0800894c
 8005934:	08008950 	.word	0x08008950

08005938 <memset>:
 8005938:	4402      	add	r2, r0
 800593a:	4603      	mov	r3, r0
 800593c:	4293      	cmp	r3, r2
 800593e:	d100      	bne.n	8005942 <memset+0xa>
 8005940:	4770      	bx	lr
 8005942:	f803 1b01 	strb.w	r1, [r3], #1
 8005946:	e7f9      	b.n	800593c <memset+0x4>

08005948 <_init>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	bf00      	nop
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr

08005954 <_fini>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	bf00      	nop
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr
