Timing Analyzer report for SimpleIOCapExposerKeyMngrV2Tb_design
Fri Oct 17 15:24:37 2025
Quartus Prime Version 23.2.0 Build 94 06/14/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary 1 Slow vid1 100C Model
 15. Metastability Summary 1 Slow vid1 0C Model
 16. Metastability Summary Slow 900mV 100C Model
 17. Metastability Summary Slow 900mV 0C Model
 18. Metastability Summary Fast 900mV 100C Model
 19. Metastability Summary Fast 900mV 0C Model
 20. Board Trace Model Assignments
 21. Input Transition Times
 22. Signal Integrity Metrics (Slow 900mv 100c Model)
 23. Setup Transfers
 24. Hold Transfers
---- Setup Reports ----
     ---- CLK_FAST Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -5.402 (VIOLATED)
           28. Path #2: Setup slack is -5.354 (VIOLATED)
           29. Path #3: Setup slack is -5.320 (VIOLATED)
           30. Path #4: Setup slack is -5.300 (VIOLATED)
           31. Path #5: Setup slack is -5.290 (VIOLATED)
           32. Path #6: Setup slack is -5.277 (VIOLATED)
           33. Path #7: Setup slack is -5.272 (VIOLATED)
           34. Path #8: Setup slack is -5.272 (VIOLATED)
           35. Path #9: Setup slack is -5.263 (VIOLATED)
           36. Path #10: Setup slack is -5.262 (VIOLATED)
     ---- CLK_SLOW Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is 9.589 
           40. Path #2: Setup slack is 9.600 
---- Hold Reports ----
     ---- CLK_FAST Reports ----
           41. Command Info
           42. Summary of Paths
           43. Path #1: Hold slack is 0.000 
           44. Path #2: Hold slack is 0.000 
           45. Path #3: Hold slack is 0.000 
           46. Path #4: Hold slack is 0.000 
           47. Path #5: Hold slack is 0.000 
           48. Path #6: Hold slack is 0.000 
           49. Path #7: Hold slack is 0.000 
           50. Path #8: Hold slack is 0.000 
           51. Path #9: Hold slack is 0.000 
           52. Path #10: Hold slack is 0.000 
     ---- CLK_SLOW Reports ----
           53. Command Info
           54. Summary of Paths
           55. Path #1: Hold slack is 0.143 
           56. Path #2: Hold slack is 0.149 
 57. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      58. Unconstrained Paths Summary
      59. Clock Status Summary
     ---- Setup Analysis Reports ----
           60. Unconstrained Input Ports
           61. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           62. Unconstrained Input Ports
           63. Unconstrained Output Ports
 64. Multicorner Timing Analysis Summary
 65. Design Assistant (Signoff) Results - 11 of 86 Rules Failed
 66. TMC-20011 - Missing Input Delay Constraint
 67. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 68. TMC-20012 - Missing Output Delay Constraint
 69. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 70. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 71. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 72. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 73. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 74. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 75. TMC-20025 - Ignored or Overridden Constraints
 76. TMC-20602 - Registers with High Timing Path Endpoint Tension
 77. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 78. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 79. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 80. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 81. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 82. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 83. CDC-50011 - Combinational Logic Before Synchronizer Chain
 84. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 85. CLK-30026 - Missing Clock Assignment
 86. CLK-30027 - Multiple Clock Assignments Found
 87. CLK-30028 - Invalid Generated Clock
 88. CLK-30029 - Invalid Clock Assignments
 89. CLK-30030 - PLL Setting Violation
 90. CLK-30033 - Invalid Clock Group Assignment
 91. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 92. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 93. CLK-30042 - Incorrect Clock Group Type
 94. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 95. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 96. RES-50001 - Asynchronous Reset Is Not Synchronized
 97. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 98. RES-50003 - Asynchronous Reset with Insufficient Constraints
 99. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
100. TMC-20013 - Partial Input Delay
101. TMC-20014 - Partial Output Delay
102. TMC-20015 - Inconsistent Min-Max Delay
103. TMC-20016 - Invalid Reference Pin
104. TMC-20017 - Loops Detected
105. TMC-20019 - Partial Multicycle Assignment
106. TMC-20022 - I/O Delay Assignment Missing Parameters
107. TMC-20023 - Invalid Set Net Delay Assignment
108. TMC-20027 - Collection Filter Matching Multiple Types
109. TMC-30041 - Constraint with Invalid Clock Reference
110. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
111. CLK-30031 - Input Delay Assigned to Clock
112. FLP-10000 - Physical RAM with Utilization Below Threshold
113. LNT-30023 - Reset Nets with Polarity Conflict
114. TMC-20018 - Unsupported Latches Detected
115. TMC-20021 - Partial Min-Max Delay Assignment
116. TMC-20024 - Synchronous Data Delay Assignment
117. TMC-20026 - Empty Collection Due To Unmatched Filter
118. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
119. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
120. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
121. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
122. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
123. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
124. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
125. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
126. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
127. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
128. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
129. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
130. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
131. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
132. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
133. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
134. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
135. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
136. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
137. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
138. CDC-50101 - Intra-Clock False Path Synchronizer
139. CDC-50102 - Synchronizer after CDC Topology with Control Signal
140. CLK-30032 - Improper Clock Targets
141. FLP-40006 - Pipelining Registers That Might Be Recoverable
142. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
143. RES-50010 - Reset Synchronizer Chains with Constant Output
144. RES-50101 - Intra-Clock False Path Reset Synchronizer
145. TMC-20020 - Invalid Multicycle Assignment
146. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
147. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
148. TMC-20552 - User Selected Duplication Candidate was Rejected
149. TMC-20601 - Registers with High Immediate Fan-Out Tension
150. TMC-20603 - Registers with High Immediate Fan-Out Span
151. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 23.2.0 Build 94 06/14/2023 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; SimpleIOCapExposerKeyMngrV2Tb_design              ;
; Device Family         ; Stratix 10                                        ;
; Device                ; 1SX280HU2F50E1VG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 24     ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                     ;
+------------------------------------------+----------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                            ; Instance ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+------------------------------------------+----------+----------+--------+--------------------------+-----------------+------------+
; SimpleIOCapExposerKeyMngrV2Tb_design.sdc ;          ; No       ; OK     ; Fri Oct 17 15:24:25 2025 ; 00:00:00        ; No         ;
+------------------------------------------+----------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/local/scratch/sws35/Git/theturboturnip/crypto-cap-sandbox/de10pro-cheri-bgas/bluespec/IOCapAxi/synths/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLK_FAST   ; Base ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_FAST } ;
; CLK_SLOW   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_SLOW } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------+
; Timing Closure Summary                                                ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Not Found      ;
;   Removal Summary                                    ; Not Found      ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
;   Design Assistant Summary                           ; High           ;
+------------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                ;
+-------------+-----------------+------------+----------------------------------------------+---------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                         ; Worst-Case Operating Conditions ;
+-------------+-----------------+------------+----------------------------------------------+---------------------------------+
; 135.1 MHz   ; 135.1 MHz       ; CLK_FAST   ;                                              ; 1 Slow vid1 100C Model          ;
; 2433.09 MHz ; 1000.0 MHz      ; CLK_SLOW   ; limit due to minimum pulse width restriction ; 1 Slow vid1 0C Model            ;
+-------------+-----------------+------------+----------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+------------------------------------------------------------------------------------------+
; Setup Summary                                                                            ;
+----------+--------+---------------+--------------------+---------------------------------+
; Clock    ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------+--------+---------------+--------------------+---------------------------------+
; CLK_FAST ; -5.402 ; -86035.635    ; 28541              ; 1 Slow vid1 100C Model          ;
; CLK_SLOW ; 9.589  ; 0.000         ; 0                  ; 1 Slow vid1 0C Model            ;
+----------+--------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------+
; Hold Summary                                                                            ;
+----------+-------+---------------+--------------------+---------------------------------+
; Clock    ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+----------+-------+---------------+--------------------+---------------------------------+
; CLK_FAST ; 0.000 ; 0.000         ; 0                  ; 1 Slow vid1 0C Model            ;
; CLK_SLOW ; 0.143 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+----------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                          ;
+----------+--------+---------------+--------------------+-----------+---------------------------------+
; Clock    ; Slack  ; End Point TNS ; Failing End Points ; Type      ; Worst-Case Operating Conditions ;
+----------+--------+---------------+--------------------+-----------+---------------------------------+
; CLK_FAST ; -0.704 ; -5535.882     ; 34920              ; Low Pulse ; Fast 900mV 100C Model           ;
; CLK_SLOW ; 4.640  ; 0.000         ; 0                  ; Low Pulse ; 1 Slow vid1 0C Model            ;
+----------+--------+---------------+--------------------+-----------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



----------------------------------------------
; Metastability Summary 1 Slow vid1 0C Model ;
----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 36, or 100.0%



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_out                        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------+
; Input Transition Times                                               ;
+-------------------+--------------+-----------------+-----------------+
; Pin               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------+--------------+-----------------+-----------------+
; CLK_SLOW          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; RST_N             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CLK_FAST          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; pin_in            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+-------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_out                        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.157 V            ; 0.333 V                              ; 0.259 V                              ; 1.66e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.157 V           ; 0.333 V                             ; 0.259 V                             ; 1.66e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.157 V            ; 0.333 V                              ; 0.259 V                              ; 1.66e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.157 V           ; 0.333 V                             ; 0.259 V                             ; 1.66e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.157 V            ; 0.333 V                              ; 0.259 V                              ; 1.66e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.157 V           ; 0.333 V                             ; 0.259 V                             ; 1.66e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.156 V            ; 0.334 V                              ; 0.262 V                              ; 1.67e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.156 V           ; 0.334 V                             ; 0.262 V                             ; 1.67e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.156 V            ; 0.334 V                              ; 0.262 V                              ; 1.67e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.156 V           ; 0.334 V                             ; 0.262 V                             ; 1.67e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.157 V            ; 0.333 V                              ; 0.259 V                              ; 1.66e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.157 V           ; 0.333 V                             ; 0.259 V                             ; 1.66e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.157 V            ; 0.333 V                              ; 0.259 V                              ; 1.66e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.157 V           ; 0.333 V                             ; 0.259 V                             ; 1.66e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.156 V            ; 0.334 V                              ; 0.262 V                              ; 1.67e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.156 V           ; 0.334 V                             ; 0.262 V                             ; 1.67e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 6.88e-06 V                   ; 1.9 V               ; -0.156 V            ; 0.334 V                              ; 0.262 V                              ; 1.67e-10 s                  ; 1.77e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 6.88e-06 V                  ; 1.9 V              ; -0.156 V           ; 0.334 V                             ; 0.262 V                             ; 1.67e-10 s                 ; 1.77e-10 s                 ; No                        ; No                        ;
+--------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                      ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; CLK_FAST   ; CLK_SLOW ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; CLK_FAST   ; CLK_FAST ; 364573     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -5.402           ; Slow vid1 100C Model            ;
; CLK_SLOW   ; CLK_SLOW ; 2          ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.589            ; Slow vid1 0C Model              ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                       ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; CLK_FAST   ; CLK_SLOW ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; CLK_FAST   ; CLK_FAST ; 152216     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.000            ; Fast 900mV 100C Model           ;
; CLK_SLOW   ; CLK_SLOW ; 2          ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.143            ; Fast 900mV 0C Model             ;
+------------+----------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -5.402 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||CLK_FAST} -to_clock [get_clocks {CLK_FAST}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {CLK_FAST}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {CLK_FAST} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                         ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -5.402 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.613     ; 6.871      ; 1 Slow vid1 100C Model          ;
; -5.354 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.613     ; 6.823      ; 1 Slow vid1 100C Model          ;
; -5.320 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.324     ; 7.078      ; 1 Slow vid1 100C Model          ;
; -5.300 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.683     ; 6.695      ; 1 Slow vid1 100C Model          ;
; -5.290 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.770     ; 6.598      ; 1 Slow vid1 100C Model          ;
; -5.277 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.478     ; 6.881      ; 1 Slow vid1 100C Model          ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.683     ; 6.667      ; 1 Slow vid1 100C Model          ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.324     ; 7.030      ; 1 Slow vid1 100C Model          ;
; -5.263 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.727     ; 6.614      ; 1 Slow vid1 100C Model          ;
; -5.262 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; CLK_FAST     ; CLK_FAST    ; 2.000        ; -0.770     ; 6.570      ; 1 Slow vid1 100C Model          ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -5.402 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.982                                                                        ;
; Data Required Time              ; 4.580                                                                        ;
; Slack                           ; -5.402 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.613 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.871  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.094       ; 67         ; 0.000 ; 2.094 ;
;    Cell                ;        ; 3     ; 1.017       ; 33         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.663       ; 82         ; 0.175 ; 1.076 ;
;    Cell                ;        ; 16    ; 0.973       ; 14         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.235       ; 3          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.374       ; 61         ; 0.000 ; 1.374 ;
;    Cell                ;        ; 3     ; 0.881       ; 39         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                      ;
; 3.111   ; 3.111   ;    ;      ;        ;                       ;                    ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                                                      ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                                                      ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]                                               ;
;   3.111 ;   2.094 ; RR ; IC   ; 1      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]|clk                                                 ;
;   3.111 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]                                                     ;
; 9.982   ; 6.871   ;    ;      ;        ;                       ;                    ; data path                                                                                                             ;
;   3.346 ;   0.235 ; FF ; uTco ; 2      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]|q                                                   ;
;   3.415 ;   0.069 ; FF ; CELL ; 17     ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]~la_lab/laboutb[18]                                  ;
;   3.860 ;   0.445 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|dataa                                                         ;
;   4.065 ;   0.205 ; FF ; CELL ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|combout                                                       ;
;   4.370 ;   0.305 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|datac                                                         ;
;   4.489 ;   0.119 ; FF ; CELL ; 2      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|combout                                                       ;
;   4.491 ;   0.002 ; FF ; CELL ; 4      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4~la_mlab/laboutt[8]                                            ;
;   5.567 ;   1.076 ; FF ; IC   ; 1      ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|datae   ;
;   5.599 ;   0.032 ; FF ; CELL ; 30     ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|combout ;
;   6.538 ;   0.939 ; FF ; IC   ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|datad                                                     ;
;   6.593 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|combout                                                   ;
;   6.768 ;   0.175 ; FF ; IC   ; 1      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|datad                                                ;
;   6.825 ;   0.057 ; FR ; CELL ; 2      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|combout                                              ;
;   6.828 ;   0.003 ; RR ; CELL ; 27     ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn~la_lab/laboutt[4]                                    ;
;   7.255 ;   0.427 ; RR ; IC   ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|datae                                                         ;
;   7.299 ;   0.044 ; RF ; CELL ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|combout                                                       ;
;   7.592 ;   0.293 ; FF ; IC   ; 1      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|datac                                                         ;
;   7.710 ;   0.118 ; FR ; CELL ; 2      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|combout                                                       ;
;   7.712 ;   0.002 ; RR ; CELL ; 9      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4~la_mlab/laboutt[0]                                            ;
;   8.611 ;   0.899 ; RR ; IC   ; 1      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|datae   ;
;   8.646 ;   0.035 ; RR ; CELL ; 3      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|combout ;
;   8.831 ;   0.185 ; RR ; IC   ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|datae                                                                                               ;
;   8.882 ;   0.051 ; RR ; CELL ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|combout                                                                                             ;
;   9.801 ;   0.919 ; RR ; IC   ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|datab                                                                                           ;
;   9.982 ;   0.181 ; RF ; CELL ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|combout                                                                                         ;
;   9.982 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|d                                        ;
;   9.982 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.498   ; 2.498   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.255 ;   1.374 ; RR ; IC   ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|clk ;
;   4.255 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
;   4.498 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.468   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.580   ; 0.112   ;    ; uTsu ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #2: Setup slack is -5.354 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.934                                                                        ;
; Data Required Time              ; 4.580                                                                        ;
; Slack                           ; -5.354 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.613 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.823  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.094       ; 67         ; 0.000 ; 2.094 ;
;    Cell                ;        ; 3     ; 1.017       ; 33         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.636       ; 83         ; 0.175 ; 1.076 ;
;    Cell                ;        ; 16    ; 0.952       ; 14         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.235       ; 3          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.374       ; 61         ; 0.000 ; 1.374 ;
;    Cell                ;        ; 3     ; 0.881       ; 39         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                      ;
; 3.111   ; 3.111   ;    ;      ;        ;                       ;                    ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                                                      ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                                                      ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]                                               ;
;   3.111 ;   2.094 ; RR ; IC   ; 1      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]|clk                                                 ;
;   3.111 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]                                                     ;
; 9.934   ; 6.823   ;    ;      ;        ;                       ;                    ; data path                                                                                                             ;
;   3.346 ;   0.235 ; FF ; uTco ; 2      ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]|q                                                   ;
;   3.415 ;   0.069 ; FF ; CELL ; 17     ; FF_X236_Y45_N58       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]~la_lab/laboutb[18]                                  ;
;   3.860 ;   0.445 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|dataa                                                         ;
;   4.065 ;   0.205 ; FF ; CELL ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|combout                                                       ;
;   4.370 ;   0.305 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|datac                                                         ;
;   4.489 ;   0.119 ; FF ; CELL ; 2      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|combout                                                       ;
;   4.491 ;   0.002 ; FF ; CELL ; 4      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4~la_mlab/laboutt[8]                                            ;
;   5.567 ;   1.076 ; FF ; IC   ; 1      ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|datae   ;
;   5.599 ;   0.032 ; FF ; CELL ; 30     ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|combout ;
;   6.538 ;   0.939 ; FF ; IC   ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|datad                                                     ;
;   6.593 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|combout                                                   ;
;   6.768 ;   0.175 ; FF ; IC   ; 1      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|datad                                                ;
;   6.825 ;   0.057 ; FR ; CELL ; 2      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|combout                                              ;
;   6.828 ;   0.003 ; RR ; CELL ; 27     ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn~la_lab/laboutt[4]                                    ;
;   7.257 ;   0.429 ; RR ; IC   ; 1      ; LABCELL_X246_Y44_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~3|datae                                                         ;
;   7.301 ;   0.044 ; RF ; CELL ; 1      ; LABCELL_X246_Y44_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~3|combout                                                       ;
;   7.565 ;   0.264 ; FF ; IC   ; 1      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|datad                                                         ;
;   7.662 ;   0.097 ; FR ; CELL ; 2      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|combout                                                       ;
;   7.664 ;   0.002 ; RR ; CELL ; 9      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4~la_mlab/laboutt[0]                                            ;
;   8.563 ;   0.899 ; RR ; IC   ; 1      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|datae   ;
;   8.598 ;   0.035 ; RR ; CELL ; 3      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|combout ;
;   8.783 ;   0.185 ; RR ; IC   ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|datae                                                                                               ;
;   8.834 ;   0.051 ; RR ; CELL ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|combout                                                                                             ;
;   9.753 ;   0.919 ; RR ; IC   ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|datab                                                                                           ;
;   9.934 ;   0.181 ; RF ; CELL ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|combout                                                                                         ;
;   9.934 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|d                                        ;
;   9.934 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.498   ; 2.498   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.255 ;   1.374 ; RR ; IC   ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|clk ;
;   4.255 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
;   4.498 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.468   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.580   ; 0.112   ;    ; uTsu ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #3: Setup slack is -5.320 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.900                                                                        ;
; Data Required Time              ; 4.580                                                                        ;
; Slack                           ; -5.320 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.324 ;       ;             ;            ;       ;       ;
; Data Delay             ; 7.078  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.805       ; 64         ; 0.000 ; 1.805 ;
;    Cell                ;        ; 3     ; 1.017       ; 36         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.868       ; 83         ; 0.175 ; 1.076 ;
;    Cell                ;        ; 16    ; 0.973       ; 14         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.237       ; 3          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.374       ; 61         ; 0.000 ; 1.374 ;
;    Cell                ;        ; 3     ; 0.881       ; 39         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                      ;
; 2.822   ; 2.822   ;    ;      ;        ;                       ;                    ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                                                      ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                                                      ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]                                               ;
;   2.822 ;   1.805 ; RR ; IC   ; 1      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]|clk                                                 ;
;   2.822 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]                                                     ;
; 9.900   ; 7.078   ;    ;      ;        ;                       ;                    ; data path                                                                                                             ;
;   3.059 ;   0.237 ; FF ; uTco ; 2      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]|q                                                   ;
;   3.128 ;   0.069 ; FF ; CELL ; 18     ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]~la_lab/laboutt[10]                                  ;
;   3.778 ;   0.650 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|datab                                                         ;
;   3.983 ;   0.205 ; FF ; CELL ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|combout                                                       ;
;   4.288 ;   0.305 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|datac                                                         ;
;   4.407 ;   0.119 ; FF ; CELL ; 2      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|combout                                                       ;
;   4.409 ;   0.002 ; FF ; CELL ; 4      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4~la_mlab/laboutt[8]                                            ;
;   5.485 ;   1.076 ; FF ; IC   ; 1      ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|datae   ;
;   5.517 ;   0.032 ; FF ; CELL ; 30     ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|combout ;
;   6.456 ;   0.939 ; FF ; IC   ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|datad                                                     ;
;   6.511 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|combout                                                   ;
;   6.686 ;   0.175 ; FF ; IC   ; 1      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|datad                                                ;
;   6.743 ;   0.057 ; FR ; CELL ; 2      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|combout                                              ;
;   6.746 ;   0.003 ; RR ; CELL ; 27     ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn~la_lab/laboutt[4]                                    ;
;   7.173 ;   0.427 ; RR ; IC   ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|datae                                                         ;
;   7.217 ;   0.044 ; RF ; CELL ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|combout                                                       ;
;   7.510 ;   0.293 ; FF ; IC   ; 1      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|datac                                                         ;
;   7.628 ;   0.118 ; FR ; CELL ; 2      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|combout                                                       ;
;   7.630 ;   0.002 ; RR ; CELL ; 9      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4~la_mlab/laboutt[0]                                            ;
;   8.529 ;   0.899 ; RR ; IC   ; 1      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|datae   ;
;   8.564 ;   0.035 ; RR ; CELL ; 3      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|combout ;
;   8.749 ;   0.185 ; RR ; IC   ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|datae                                                                                               ;
;   8.800 ;   0.051 ; RR ; CELL ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|combout                                                                                             ;
;   9.719 ;   0.919 ; RR ; IC   ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|datab                                                                                           ;
;   9.900 ;   0.181 ; RF ; CELL ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|combout                                                                                         ;
;   9.900 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|d                                        ;
;   9.900 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.498   ; 2.498   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.255 ;   1.374 ; RR ; IC   ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|clk ;
;   4.255 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
;   4.498 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.468   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.580   ; 0.112   ;    ; uTsu ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #4: Setup slack is -5.300 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]             ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.691                                                                        ;
; Data Required Time              ; 4.391                                                                        ;
; Slack                           ; -5.300 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.683 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.695  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.979       ; 66         ; 0.000 ; 1.979 ;
;    Cell                ;        ; 3     ; 1.017       ; 34         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.533       ; 83         ; 0.199 ; 1.416 ;
;    Cell                ;        ; 17    ; 0.936       ; 14         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.226       ; 3          ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.189       ; 57         ; 0.000 ; 1.189 ;
;    Cell                ;        ; 3     ; 0.881       ; 43         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                    ;
; 2.996   ; 2.996   ;    ;      ;        ;                      ;                    ; clock path                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                                    ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                                    ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]             ;
;   2.996 ;   1.979 ; RR ; IC   ; 1      ; FF_X238_Y43_N16      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]|clk                ;
;   2.996 ;   0.000 ; RR ; CELL ; 1      ; FF_X238_Y43_N16      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]                    ;
; 9.691   ; 6.695   ;    ;      ;        ;                      ;                    ; data path                                                                           ;
;   3.222 ;   0.226 ; RR ; uTco ; 2      ; FF_X238_Y43_N16      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]|q                  ;
;   3.287 ;   0.065 ; RR ; CELL ; 5      ; FF_X238_Y43_N16      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]~la_lab/laboutt[10] ;
;   4.375 ;   1.088 ; RR ; IC   ; 1      ; LABCELL_X230_Y39_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91|datae                 ;
;   4.413 ;   0.038 ; RR ; CELL ; 2      ; LABCELL_X230_Y39_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91|combout               ;
;   4.416 ;   0.003 ; RR ; CELL ; 6      ; LABCELL_X230_Y39_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91~la_lab/laboutb[1]     ;
;   4.874 ;   0.458 ; RR ; IC   ; 1      ; LABCELL_X230_Y37_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~0|datac                       ;
;   4.961 ;   0.087 ; RF ; CELL ; 1      ; LABCELL_X230_Y37_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~0|combout                     ;
;   5.190 ;   0.229 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N54 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~4|datab                       ;
;   5.395 ;   0.205 ; FF ; CELL ; 5      ; LABCELL_X230_Y37_N54 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~4|combout                     ;
;   5.883 ;   0.488 ; FF ; IC   ; 1      ; LABCELL_X227_Y41_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~6|datad                 ;
;   5.938 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X227_Y41_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~6|combout               ;
;   6.146 ;   0.208 ; FF ; IC   ; 1      ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]|datae                   ;
;   6.182 ;   0.036 ; FR ; CELL ; 2      ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]|combout                 ;
;   6.185 ;   0.003 ; RR ; CELL ; 23     ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~la_lab/laboutt[12]      ;
;   6.833 ;   0.648 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N48 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~3|datae                       ;
;   6.885 ;   0.052 ; RR ; CELL ; 1      ; LABCELL_X227_Y49_N48 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~3|combout                     ;
;   7.084 ;   0.199 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|datad                       ;
;   7.154 ;   0.070 ; RR ; CELL ; 2      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|combout                     ;
;   7.156 ;   0.002 ; RR ; CELL ; 4      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4~la_lab/laboutt[12]          ;
;   8.572 ;   1.416 ; RR ; IC   ; 1      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|datae                     ;
;   8.625 ;   0.053 ; RR ; CELL ; 2      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|combout                   ;
;   8.627 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101~la_lab/laboutb[4]         ;
;   9.154 ;   0.527 ; RR ; IC   ; 1      ; LABCELL_X237_Y48_N30 ; Combinational cell ; dut|reduce_nor_903~28|datad                                                         ;
;   9.219 ;   0.065 ; RF ; CELL ; 1      ; LABCELL_X237_Y48_N30 ; Combinational cell ; dut|reduce_nor_903~28|combout                                                       ;
;   9.491 ;   0.272 ; FF ; IC   ; 1      ; LABCELL_X236_Y48_N45 ; Combinational cell ; dut|reduce_nor_903~29|datab                                                         ;
;   9.691 ;   0.200 ; FF ; CELL ; 1      ; LABCELL_X236_Y48_N45 ; Combinational cell ; dut|reduce_nor_903~29|combout                                                       ;
;   9.691 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|d      ;
;   9.691 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.313   ; 2.313   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.070 ;   1.189 ; RR ; IC   ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|clk ;
;   4.070 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
;   4.313 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.283   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.391   ; 0.108   ;    ; uTsu ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #5: Setup slack is -5.290 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]             ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.681                                                                        ;
; Data Required Time              ; 4.391                                                                        ;
; Slack                           ; -5.290 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.770 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.598  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.066       ; 67         ; 0.000 ; 2.066 ;
;    Cell                ;        ; 3     ; 1.017       ; 33         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.424       ; 82         ; 0.203 ; 1.416 ;
;    Cell                ;        ; 17    ; 0.870       ; 13         ; 0.000 ; 0.200 ;
;    uTco                ;        ; 1     ; 0.304       ; 5          ; 0.304 ; 0.304 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.189       ; 57         ; 0.000 ; 1.189 ;
;    Cell                ;        ; 3     ; 0.881       ; 43         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                     ;
; 3.083   ; 3.083   ;    ;      ;        ;                       ;                    ; clock path                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                     ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                     ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]              ;
;   3.083 ;   2.066 ; RR ; IC   ; 1      ; FF_X237_Y39_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]|clk                 ;
;   3.083 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y39_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]                     ;
; 9.681   ; 6.598   ;    ;      ;        ;                       ;                    ; data path                                                                            ;
;   3.387 ;   0.304 ; FF ; uTco ; 2      ; FF_X237_Y39_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]|q                   ;
;   3.618 ;   0.231 ; FF ; IC   ; 1      ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|datae                  ;
;   3.654 ;   0.036 ; FR ; CELL ; 2      ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|combout                ;
;   3.657 ;   0.003 ; RR ; CELL ; 26     ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94~la_lab/laboutt[16]     ;
;   4.756 ;   1.099 ; RR ; IC   ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|dataa                        ;
;   4.944 ;   0.188 ; RF ; CELL ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|combout                      ;
;   5.147 ;   0.203 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|datac                        ;
;   5.235 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|combout                      ;
;   5.237 ;   0.002 ; RR ; CELL ; 5      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4~la_lab/laboutt[8]            ;
;   5.756 ;   0.519 ; RR ; IC   ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|datad                    ;
;   5.811 ;   0.055 ; RF ; CELL ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|combout                  ;
;   6.039 ;   0.228 ; FF ; IC   ; 1      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|datae               ;
;   6.093 ;   0.054 ; FR ; CELL ; 2      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|combout             ;
;   6.096 ;   0.003 ; RR ; CELL ; 21     ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn~la_mlab/laboutt[14] ;
;   6.815 ;   0.719 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|dataf                        ;
;   6.846 ;   0.031 ; RF ; CELL ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|combout                      ;
;   7.056 ;   0.210 ; FF ; IC   ; 1      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|datac                        ;
;   7.144 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|combout                      ;
;   7.146 ;   0.002 ; RR ; CELL ; 4      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4~la_lab/laboutt[12]           ;
;   8.562 ;   1.416 ; RR ; IC   ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|datae                      ;
;   8.615 ;   0.053 ; RR ; CELL ; 2      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|combout                    ;
;   8.617 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101~la_lab/laboutb[4]          ;
;   9.144 ;   0.527 ; RR ; IC   ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|datad                                                          ;
;   9.209 ;   0.065 ; RF ; CELL ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|combout                                                        ;
;   9.481 ;   0.272 ; FF ; IC   ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|datab                                                          ;
;   9.681 ;   0.200 ; FF ; CELL ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|combout                                                        ;
;   9.681 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|d       ;
;   9.681 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15         ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.313   ; 2.313   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.070 ;   1.189 ; RR ; IC   ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|clk ;
;   4.070 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
;   4.313 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.283   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.391   ; 0.108   ;    ; uTsu ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #6: Setup slack is -5.277 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.857                                                                        ;
; Data Required Time              ; 4.580                                                                        ;
; Slack                           ; -5.277 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.478 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.881  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.959       ; 66         ; 0.000 ; 1.959 ;
;    Cell                ;        ; 3     ; 1.017       ; 34         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.594       ; 81         ; 0.185 ; 1.099 ;
;    Cell                ;        ; 16    ; 1.051       ; 15         ; 0.000 ; 0.204 ;
;    uTco                ;        ; 1     ; 0.236       ; 3          ; 0.236 ; 0.236 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.374       ; 61         ; 0.000 ; 1.374 ;
;    Cell                ;        ; 3     ; 0.881       ; 39         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                ;
; 2.976   ; 2.976   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                                                                ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                                                                ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]                                                         ;
;   2.976 ;   1.959 ; RR ; IC   ; 1      ; FF_X238_Y47_N52       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]|clk                                                           ;
;   2.976 ;   0.000 ; RR ; CELL ; 1      ; FF_X238_Y47_N52       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]                                                               ;
; 9.857   ; 6.881   ;    ;      ;        ;                       ;                    ; data path                                                                                                                       ;
;   3.212 ;   0.236 ; FF ; uTco ; 2      ; FF_X238_Y47_N52       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]|q                                                             ;
;   3.281 ;   0.069 ; FF ; CELL ; 24     ; FF_X238_Y47_N52       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]~la_lab/laboutb[14]                                            ;
;   4.380 ;   1.099 ; FF ; IC   ; 1      ; LABCELL_X232_Y44_N0   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_329~0|datab                                                                   ;
;   4.584 ;   0.204 ; FF ; CELL ; 1      ; LABCELL_X232_Y44_N0   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_329~0|combout                                                                 ;
;   4.847 ;   0.263 ; FF ; IC   ; 1      ; LABCELL_X232_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_329~4|datab                                                                   ;
;   5.019 ;   0.172 ; FR ; CELL ; 5      ; LABCELL_X232_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_329~4|combout                                                                 ;
;   5.763 ;   0.744 ; RR ; IC   ; 1      ; MLABCELL_X240_Y47_N12 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[1]~9|datad              ;
;   5.819 ;   0.056 ; RR ; CELL ; 2      ; MLABCELL_X240_Y47_N12 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[1]~9|combout            ;
;   5.822 ;   0.003 ; RR ; CELL ; 18     ; MLABCELL_X240_Y47_N12 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[1]~9~la_mlab/laboutt[8] ;
;   6.482 ;   0.660 ; RR ; IC   ; 1      ; LABCELL_X248_Y43_N48  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[1]|datad                                                               ;
;   6.537 ;   0.055 ; RF ; CELL ; 1      ; LABCELL_X248_Y43_N48  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[1]|combout                                                             ;
;   6.736 ;   0.199 ; FF ; IC   ; 1      ; LABCELL_X247_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[1]~xsyn|datae                                                          ;
;   6.771 ;   0.035 ; FR ; CELL ; 2      ; LABCELL_X247_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[1]~xsyn|combout                                                        ;
;   6.773 ;   0.002 ; RR ; CELL ; 22     ; LABCELL_X247_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[1]~xsyn~la_lab/laboutb[2]                                              ;
;   7.106 ;   0.333 ; RR ; IC   ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|datad                                                                   ;
;   7.174 ;   0.068 ; RF ; CELL ; 1      ; LABCELL_X246_Y44_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~2|combout                                                                 ;
;   7.467 ;   0.293 ; FF ; IC   ; 1      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|datac                                                                   ;
;   7.585 ;   0.118 ; FR ; CELL ; 2      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|combout                                                                 ;
;   7.587 ;   0.002 ; RR ; CELL ; 9      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4~la_mlab/laboutt[0]                                                      ;
;   8.486 ;   0.899 ; RR ; IC   ; 1      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|datae             ;
;   8.521 ;   0.035 ; RR ; CELL ; 3      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|combout           ;
;   8.706 ;   0.185 ; RR ; IC   ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|datae                                                                                                         ;
;   8.757 ;   0.051 ; RR ; CELL ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|combout                                                                                                       ;
;   9.676 ;   0.919 ; RR ; IC   ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|datab                                                                                                     ;
;   9.857 ;   0.181 ; RF ; CELL ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|combout                                                                                                   ;
;   9.857 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|d                                                  ;
;   9.857 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.498   ; 2.498   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.255 ;   1.374 ; RR ; IC   ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|clk ;
;   4.255 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
;   4.498 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.468   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.580   ; 0.112   ;    ; uTsu ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #7: Setup slack is -5.272 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]             ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.663                                                                        ;
; Data Required Time              ; 4.391                                                                        ;
; Slack                           ; -5.272 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.683 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.667  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.979       ; 66         ; 0.000 ; 1.979 ;
;    Cell                ;        ; 3     ; 1.017       ; 34         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.652       ; 85         ; 0.203 ; 1.416 ;
;    Cell                ;        ; 18    ; 0.789       ; 12         ; 0.000 ; 0.200 ;
;    uTco                ;        ; 1     ; 0.226       ; 3          ; 0.226 ; 0.226 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.189       ; 57         ; 0.000 ; 1.189 ;
;    Cell                ;        ; 3     ; 0.881       ; 43         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                     ;
; 2.996   ; 2.996   ;    ;      ;        ;                       ;                    ; clock path                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                     ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                     ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]              ;
;   2.996 ;   1.979 ; RR ; IC   ; 1      ; FF_X238_Y43_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]|clk                 ;
;   2.996 ;   0.000 ; RR ; CELL ; 1      ; FF_X238_Y43_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]                     ;
; 9.663   ; 6.667   ;    ;      ;        ;                       ;                    ; data path                                                                            ;
;   3.222 ;   0.226 ; RR ; uTco ; 2      ; FF_X238_Y43_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]|q                   ;
;   3.287 ;   0.065 ; RR ; CELL ; 5      ; FF_X238_Y43_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]~la_lab/laboutt[10]  ;
;   4.375 ;   1.088 ; RR ; IC   ; 1      ; LABCELL_X230_Y39_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91|datae                  ;
;   4.409 ;   0.034 ; RF ; CELL ; 2      ; LABCELL_X230_Y39_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91|combout                ;
;   4.412 ;   0.003 ; FF ; CELL ; 24     ; LABCELL_X230_Y39_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~91~la_lab/laboutb[0]      ;
;   4.882 ;   0.470 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|datae                        ;
;   4.926 ;   0.044 ; FF ; CELL ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|combout                      ;
;   5.129 ;   0.203 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|datac                        ;
;   5.217 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|combout                      ;
;   5.219 ;   0.002 ; RR ; CELL ; 5      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4~la_lab/laboutt[8]            ;
;   5.738 ;   0.519 ; RR ; IC   ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|datad                    ;
;   5.793 ;   0.055 ; RF ; CELL ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|combout                  ;
;   6.021 ;   0.228 ; FF ; IC   ; 1      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|datae               ;
;   6.075 ;   0.054 ; FR ; CELL ; 2      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|combout             ;
;   6.078 ;   0.003 ; RR ; CELL ; 21     ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn~la_mlab/laboutt[14] ;
;   6.797 ;   0.719 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|dataf                        ;
;   6.828 ;   0.031 ; RF ; CELL ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|combout                      ;
;   7.038 ;   0.210 ; FF ; IC   ; 1      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|datac                        ;
;   7.126 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|combout                      ;
;   7.128 ;   0.002 ; RR ; CELL ; 4      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4~la_lab/laboutt[12]           ;
;   8.544 ;   1.416 ; RR ; IC   ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|datae                      ;
;   8.597 ;   0.053 ; RR ; CELL ; 2      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|combout                    ;
;   8.599 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101~la_lab/laboutb[4]          ;
;   9.126 ;   0.527 ; RR ; IC   ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|datad                                                          ;
;   9.191 ;   0.065 ; RF ; CELL ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|combout                                                        ;
;   9.463 ;   0.272 ; FF ; IC   ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|datab                                                          ;
;   9.663 ;   0.200 ; FF ; CELL ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|combout                                                        ;
;   9.663 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|d       ;
;   9.663 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15         ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.313   ; 2.313   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.070 ;   1.189 ; RR ; IC   ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|clk ;
;   4.070 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
;   4.313 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.283   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.391   ; 0.108   ;    ; uTsu ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #8: Setup slack is -5.272 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.852                                                                        ;
; Data Required Time              ; 4.580                                                                        ;
; Slack                           ; -5.272 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.324 ;       ;             ;            ;       ;       ;
; Data Delay             ; 7.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.805       ; 64         ; 0.000 ; 1.805 ;
;    Cell                ;        ; 3     ; 1.017       ; 36         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.841       ; 83         ; 0.175 ; 1.076 ;
;    Cell                ;        ; 16    ; 0.952       ; 14         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.237       ; 3          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.374       ; 61         ; 0.000 ; 1.374 ;
;    Cell                ;        ; 3     ; 0.881       ; 39         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                      ;
; 2.822   ; 2.822   ;    ;      ;        ;                       ;                    ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                                                      ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                                                      ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]                                               ;
;   2.822 ;   1.805 ; RR ; IC   ; 1      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]|clk                                                 ;
;   2.822 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]                                                     ;
; 9.852   ; 7.030   ;    ;      ;        ;                       ;                    ; data path                                                                                                             ;
;   3.059 ;   0.237 ; FF ; uTco ; 2      ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]|q                                                   ;
;   3.128 ;   0.069 ; FF ; CELL ; 18     ; FF_X237_Y50_N16       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]~la_lab/laboutt[10]                                  ;
;   3.778 ;   0.650 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|datab                                                         ;
;   3.983 ;   0.205 ; FF ; CELL ; 1      ; MLABCELL_X240_Y46_N45 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~1|combout                                                       ;
;   4.288 ;   0.305 ; FF ; IC   ; 1      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|datac                                                         ;
;   4.407 ;   0.119 ; FF ; CELL ; 2      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4|combout                                                       ;
;   4.409 ;   0.002 ; FF ; CELL ; 4      ; MLABCELL_X240_Y46_N15 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_326~4~la_mlab/laboutt[8]                                            ;
;   5.485 ;   1.076 ; FF ; IC   ; 1      ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|datae   ;
;   5.517 ;   0.032 ; FF ; CELL ; 30     ; LABCELL_X232_Y45_N42  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register_BITS_119_TO_112_38_XOR_inReg_re_ETC___d498[4]~14|combout ;
;   6.456 ;   0.939 ; FF ; IC   ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|datad                                                     ;
;   6.511 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X246_Y45_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]|combout                                                   ;
;   6.686 ;   0.175 ; FF ; IC   ; 1      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|datad                                                ;
;   6.743 ;   0.057 ; FR ; CELL ; 2      ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn|combout                                              ;
;   6.746 ;   0.003 ; RR ; CELL ; 27     ; LABCELL_X247_Y45_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h236537[4]~xsyn~la_lab/laboutt[4]                                    ;
;   7.175 ;   0.429 ; RR ; IC   ; 1      ; LABCELL_X246_Y44_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~3|datae                                                         ;
;   7.219 ;   0.044 ; RF ; CELL ; 1      ; LABCELL_X246_Y44_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~3|combout                                                       ;
;   7.483 ;   0.264 ; FF ; IC   ; 1      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|datad                                                         ;
;   7.580 ;   0.097 ; FR ; CELL ; 2      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4|combout                                                       ;
;   7.582 ;   0.002 ; RR ; CELL ; 9      ; MLABCELL_X245_Y44_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_411~4~la_mlab/laboutt[0]                                            ;
;   8.481 ;   0.899 ; RR ; IC   ; 1      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|datae   ;
;   8.516 ;   0.035 ; RR ; CELL ; 3      ; LABCELL_X237_Y43_N33  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|SEL_ARR_0x63_0x7C_0x77_0x7B_0xF2_0x6B_0x6F_0xC_ETC___d661[51]~7|combout ;
;   8.701 ;   0.185 ; RR ; IC   ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|datae                                                                                               ;
;   8.752 ;   0.051 ; RR ; CELL ; 1      ; LABCELL_X236_Y43_N30  ; Combinational cell ; dut|i83276~36xsyn|combout                                                                                             ;
;   9.671 ;   0.919 ; RR ; IC   ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|datab                                                                                           ;
;   9.852 ;   0.181 ; RF ; CELL ; 1      ; MLABCELL_X235_Y47_N33 ; Combinational cell ; dut|reduce_nor_903~54|combout                                                                                         ;
;   9.852 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|d                                        ;
;   9.852 ;   0.000 ; FF ; CELL ; 1      ; FF_X235_Y47_N34       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.498   ; 2.498   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.255 ;   1.374 ; RR ; IC   ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10|clk ;
;   4.255 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
;   4.498 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.468   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.580   ; 0.112   ;    ; uTsu ; 1      ; FF_X235_Y47_N34     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #9: Setup slack is -5.263 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157]            ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.654                                                                        ;
; Data Required Time              ; 4.391                                                                        ;
; Slack                           ; -5.263 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.727 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.614  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.023       ; 67         ; 0.000 ; 2.023 ;
;    Cell                ;        ; 3     ; 1.017       ; 33         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.419       ; 82         ; 0.203 ; 1.416 ;
;    Cell                ;        ; 17    ; 0.891       ; 13         ; 0.000 ; 0.200 ;
;    uTco                ;        ; 1     ; 0.304       ; 5          ; 0.304 ; 0.304 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.189       ; 57         ; 0.000 ; 1.189 ;
;    Cell                ;        ; 3     ; 0.881       ; 43         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                     ;
; 3.040   ; 3.040   ;    ;      ;        ;                       ;                    ; clock path                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                     ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                     ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]              ;
;   3.040 ;   2.023 ; RR ; IC   ; 1      ; FF_X238_Y39_N4        ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157]|clk                ;
;   3.040 ;   0.000 ; RR ; CELL ; 1      ; FF_X238_Y39_N4        ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157]                    ;
; 9.654   ; 6.614   ;    ;      ;        ;                       ;                    ; data path                                                                            ;
;   3.344 ;   0.304 ; FF ; uTco ; 1      ; FF_X238_Y39_N4        ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157]|q                  ;
;   3.570 ;   0.226 ; FF ; IC   ; 1      ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|datad                  ;
;   3.627 ;   0.057 ; FR ; CELL ; 2      ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|combout                ;
;   3.630 ;   0.003 ; RR ; CELL ; 26     ; LABCELL_X237_Y39_N24  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94~la_lab/laboutt[16]     ;
;   4.729 ;   1.099 ; RR ; IC   ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|dataa                        ;
;   4.917 ;   0.188 ; RF ; CELL ; 1      ; LABCELL_X230_Y37_N6   ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~1|combout                      ;
;   5.120 ;   0.203 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|datac                        ;
;   5.208 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4|combout                      ;
;   5.210 ;   0.002 ; RR ; CELL ; 5      ; LABCELL_X230_Y37_N12  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_224~4~la_lab/laboutt[8]            ;
;   5.729 ;   0.519 ; RR ; IC   ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|datad                    ;
;   5.784 ;   0.055 ; RF ; CELL ; 1      ; LABCELL_X230_Y43_N30  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]|combout                  ;
;   6.012 ;   0.228 ; FF ; IC   ; 1      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|datae               ;
;   6.066 ;   0.054 ; FR ; CELL ; 2      ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn|combout             ;
;   6.069 ;   0.003 ; RR ; CELL ; 21     ; MLABCELL_X229_Y43_N21 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[2]~xsyn~la_mlab/laboutt[14] ;
;   6.788 ;   0.719 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|dataf                        ;
;   6.819 ;   0.031 ; RF ; CELL ; 1      ; LABCELL_X227_Y49_N54  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~0|combout                      ;
;   7.029 ;   0.210 ; FF ; IC   ; 1      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|datac                        ;
;   7.117 ;   0.088 ; FR ; CELL ; 2      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|combout                      ;
;   7.119 ;   0.002 ; RR ; CELL ; 4      ; LABCELL_X227_Y49_N18  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4~la_lab/laboutt[12]           ;
;   8.535 ;   1.416 ; RR ; IC   ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|datae                      ;
;   8.588 ;   0.053 ; RR ; CELL ; 2      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|combout                    ;
;   8.590 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X236_Y45_N36  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101~la_lab/laboutb[4]          ;
;   9.117 ;   0.527 ; RR ; IC   ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|datad                                                          ;
;   9.182 ;   0.065 ; RF ; CELL ; 1      ; LABCELL_X237_Y48_N30  ; Combinational cell ; dut|reduce_nor_903~28|combout                                                        ;
;   9.454 ;   0.272 ; FF ; IC   ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|datab                                                          ;
;   9.654 ;   0.200 ; FF ; CELL ; 1      ; LABCELL_X236_Y48_N45  ; Combinational cell ; dut|reduce_nor_903~29|combout                                                        ;
;   9.654 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|d       ;
;   9.654 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46       ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15         ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.313   ; 2.313   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.070 ;   1.189 ; RR ; IC   ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|clk ;
;   4.070 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
;   4.313 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.283   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.391   ; 0.108   ;    ; uTsu ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #10: Setup slack is -5.262 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]             ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 9.653                                                                        ;
; Data Required Time              ; 4.391                                                                        ;
; Slack                           ; -5.262 (VIOLATED)                                                            ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                                                       ;
+---------------------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.770 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.570  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 10    ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.066       ; 67         ; 0.000 ; 2.066 ;
;    Cell                ;        ; 3     ; 1.017       ; 33         ; 0.000 ; 0.622 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 10    ; 5.300       ; 81         ; 0.199 ; 1.416 ;
;    Cell                ;        ; 16    ; 0.966       ; 15         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.304       ; 5          ; 0.304 ; 0.304 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.189       ; 57         ; 0.000 ; 1.189 ;
;    Cell                ;        ; 3     ; 0.881       ; 43         ; 0.000 ; 0.486 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                 ;
; 3.083   ; 3.083   ;    ;      ;        ;                      ;                    ; clock path                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                                 ;
;   0.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                                 ;
;   1.017 ;   0.622 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   3.083 ;   2.066 ; RR ; IC   ; 1      ; FF_X237_Y39_N34      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]|clk             ;
;   3.083 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y39_N34      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]                 ;
; 9.653   ; 6.570   ;    ;      ;        ;                      ;                    ; data path                                                                        ;
;   3.387 ;   0.304 ; FF ; uTco ; 2      ; FF_X237_Y39_N34      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]|q               ;
;   3.618 ;   0.231 ; FF ; IC   ; 1      ; LABCELL_X237_Y39_N24 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|datae              ;
;   3.654 ;   0.036 ; FR ; CELL ; 2      ; LABCELL_X237_Y39_N24 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94|combout            ;
;   3.657 ;   0.003 ; RR ; CELL ; 26     ; LABCELL_X237_Y39_N24 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h27724[0]~94~la_lab/laboutt[16] ;
;   4.739 ;   1.082 ; RR ; IC   ; 1      ; LABCELL_X230_Y37_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~0|datab                    ;
;   4.923 ;   0.184 ; RF ; CELL ; 1      ; LABCELL_X230_Y37_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~0|combout                  ;
;   5.152 ;   0.229 ; FF ; IC   ; 1      ; LABCELL_X230_Y37_N54 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~4|datab                    ;
;   5.357 ;   0.205 ; FF ; CELL ; 5      ; LABCELL_X230_Y37_N54 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_223~4|combout                  ;
;   5.845 ;   0.488 ; FF ; IC   ; 1      ; LABCELL_X227_Y41_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~6|datad              ;
;   5.900 ;   0.055 ; FF ; CELL ; 1      ; LABCELL_X227_Y41_N30 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~6|combout            ;
;   6.108 ;   0.208 ; FF ; IC   ; 1      ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]|datae                ;
;   6.144 ;   0.036 ; FR ; CELL ; 2      ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]|combout              ;
;   6.147 ;   0.003 ; RR ; CELL ; 23     ; LABCELL_X227_Y41_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|x__h189572[3]~la_lab/laboutt[12]   ;
;   6.795 ;   0.648 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N48 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~3|datae                    ;
;   6.847 ;   0.052 ; RR ; CELL ; 1      ; LABCELL_X227_Y49_N48 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~3|combout                  ;
;   7.046 ;   0.199 ; RR ; IC   ; 1      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|datad                    ;
;   7.116 ;   0.070 ; RR ; CELL ; 2      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4|combout                  ;
;   7.118 ;   0.002 ; RR ; CELL ; 4      ; LABCELL_X227_Y49_N18 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_346~4~la_lab/laboutt[12]       ;
;   8.534 ;   1.416 ; RR ; IC   ; 1      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|datae                  ;
;   8.587 ;   0.053 ; RR ; CELL ; 2      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101|combout                ;
;   8.589 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X236_Y45_N36 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_0_calc|Mux_130~101~la_lab/laboutb[4]      ;
;   9.116 ;   0.527 ; RR ; IC   ; 1      ; LABCELL_X237_Y48_N30 ; Combinational cell ; dut|reduce_nor_903~28|datad                                                      ;
;   9.181 ;   0.065 ; RF ; CELL ; 1      ; LABCELL_X237_Y48_N30 ; Combinational cell ; dut|reduce_nor_903~28|combout                                                    ;
;   9.453 ;   0.272 ; FF ; IC   ; 1      ; LABCELL_X236_Y48_N45 ; Combinational cell ; dut|reduce_nor_903~29|datab                                                      ;
;   9.653 ;   0.200 ; FF ; CELL ; 1      ; LABCELL_X236_Y48_N45 ; Combinational cell ; dut|reduce_nor_903~29|combout                                                    ;
;   9.653 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|d   ;
;   9.653 ;   0.000 ; FF ; CELL ; 1      ; FF_X236_Y48_N46      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 4.313   ; 2.313   ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   2.395 ;   0.395 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   2.881 ;   0.486 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   4.070 ;   1.189 ; RR ; IC   ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15|clk ;
;   4.070 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
;   4.313 ;   0.243 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 4.283   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 4.391   ; 0.108   ;    ; uTsu ; 1      ; FF_X236_Y48_N46     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15     ;
+---------+---------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 9.589 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||CLK_SLOW} -to_clock [get_clocks {CLK_SLOW}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {CLK_SLOW}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {CLK_SLOW} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                      ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node         ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 9.589 ; o|pin_crossing[2] ; o|pin_crossing[1] ; CLK_SLOW     ; CLK_SLOW    ; 10.000       ; -0.010     ; 0.448      ; 1 Slow vid1 0C Model            ;
; 9.600 ; o|pin_crossing[1] ; o|pin_crossing[0] ; CLK_SLOW     ; CLK_SLOW    ; 10.000       ; -0.010     ; 0.438      ; 1 Slow vid1 0C Model            ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 9.589 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; o|pin_crossing[2]        ;
; To Node                         ; o|pin_crossing[1]        ;
; Launch Clock                    ; CLK_SLOW                 ;
; Latch Clock                     ; CLK_SLOW                 ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.238                    ;
; Data Required Time              ; 11.827                   ;
; Slack                           ; 9.589                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.448  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.179       ; 66         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.611       ; 34         ; 0.000 ; 0.406 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.161       ; 36         ; 0.161 ; 0.161 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.287       ; 64         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.030       ; 64         ; 0.000 ; 1.030 ;
;    Cell                ;        ; 3     ; 0.579       ; 36         ; 0.000 ; 0.406 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                                   ;
; 1.790   ; 1.790   ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.406 ;   0.406 ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.611 ;   0.205 ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.790 ;   1.179 ; RR ; IC   ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]|clk                                              ;
;   1.790 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]                                                  ;
; 2.238   ; 0.448   ;    ;      ;        ;                     ;                  ; data path                                                          ;
;   2.077 ;   0.287 ; RR ; uTco ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]|q                                                ;
;   2.238 ;   0.161 ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|d                                                ;
;   2.238 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                     ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                    ;
; 11.780   ; 1.780    ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   10.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   10.406 ;   0.406  ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   10.579 ;   0.173  ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   11.609 ;   1.030  ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|clk                                              ;
;   11.609 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
;   11.790 ;   0.181  ;    ;      ;        ;                     ;                  ; clock pessimism removed                                            ;
;   11.780 ;   -0.010 ;    ;      ;        ;                     ;                  ; advanced clock effects                                             ;
; 11.750   ; -0.030   ;    ;      ;        ;                     ;                  ; clock uncertainty                                                  ;
; 11.827   ; 0.077    ;    ; uTsu ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+



Path #2: Setup slack is 9.600 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; o|pin_crossing[1]        ;
; To Node                         ; o|pin_crossing[0]        ;
; Launch Clock                    ; CLK_SLOW                 ;
; Latch Clock                     ; CLK_SLOW                 ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.228                    ;
; Data Required Time              ; 11.828                   ;
; Slack                           ; 9.600                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.438  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.179       ; 66         ; 0.000 ; 1.179 ;
;    Cell                ;        ; 3     ; 0.611       ; 34         ; 0.000 ; 0.406 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.151       ; 34         ; 0.151 ; 0.151 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.287       ; 66         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.030       ; 64         ; 0.000 ; 1.030 ;
;    Cell                ;        ; 3     ; 0.579       ; 36         ; 0.000 ; 0.406 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                                   ;
; 1.790   ; 1.790   ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.406 ;   0.406 ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.611 ;   0.205 ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.790 ;   1.179 ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|clk                                              ;
;   1.790 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
; 2.228   ; 0.438   ;    ;      ;        ;                     ;                  ; data path                                                          ;
;   2.077 ;   0.287 ; RR ; uTco ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|q                                                ;
;   2.228 ;   0.151 ; RR ; IC   ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]|d                                                ;
;   2.228 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                     ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                     ;                  ; latch edge time                                                    ;
; 11.780   ; 1.780    ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   10.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   10.406 ;   0.406  ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   10.579 ;   0.173  ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   11.609 ;   1.030  ; RR ; IC   ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]|clk                                              ;
;   11.609 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
;   11.790 ;   0.181  ;    ;      ;        ;                     ;                  ; clock pessimism removed                                            ;
;   11.780 ;   -0.010 ;    ;      ;        ;                     ;                  ; advanced clock effects                                             ;
; 11.750   ; -0.030   ;    ;      ;        ;                     ;                  ; clock uncertainty                                                  ;
; 11.828   ; 0.078    ;    ; uTsu ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
+----------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.000 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||CLK_FAST} -to_clock [get_clocks {CLK_FAST}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {CLK_FAST}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {CLK_FAST} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                        ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_3_currentSig[111]         ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48 ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.545      ; 0.683      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]        ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]                     ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.428      ; 0.592      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg  ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]         ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.730      ; 0.875      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|empty_reg ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]         ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.710      ; 0.855      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_arChecker_checkers_3_working_base_addr[19]   ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]         ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.624      ; 0.760      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg  ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]         ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.710      ; 0.852      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|full_reg  ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]         ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.770      ; 0.906      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_1_savedAuthFlit[322]      ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]                    ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.486      ; 0.639      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130]        ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]                     ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.646      ; 0.807      ; Fast 900mV 100C Model           ;
; 0.000 ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]        ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]                     ; CLK_FAST     ; CLK_FAST    ; 0.000        ; 0.936      ; 1.098      ; Fast 900mV 100C Model           ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.000 
===============================================================================
+----------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------+
; Property                        ; Value                                                                        ;
+---------------------------------+------------------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_3_currentSig[111]                     ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48 ;
; Launch Clock                    ; CLK_FAST                                                                     ;
; Latch Clock                     ; CLK_FAST                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                     ;
; Data Arrival Time               ; 2.100                                                                        ;
; Data Required Time              ; 2.100                                                                        ;
; Slack                           ; 0.000                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                        ;
+---------------------------------+------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.545 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.683 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.715       ; 50         ; 0.000 ; 0.715 ;
;    Cell                ;       ; 3     ; 0.702       ; 50         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.423       ; 62         ; 0.423 ; 0.423 ;
;    Cell                ;       ; 3     ; 0.090       ; 13         ; 0.000 ; 0.090 ;
;    uTco                ;       ; 1     ; 0.170       ; 25         ; 0.170 ; 0.170 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.352       ; 62         ; 0.000 ; 1.352 ;
;    Cell                ;       ; 3     ; 0.830       ; 38         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                               ;
; 1.417   ; 1.417   ;    ;      ;        ;                      ;                    ; clock path                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                               ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                               ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]        ;
;   1.417 ;   0.715 ; RR ; IC   ; 1      ; FF_X249_Y85_N53      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_currentSig[111]|clk                   ;
;   1.417 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y85_N53      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_currentSig[111]                       ;
; 2.100   ; 0.683   ;    ;      ;        ;                      ;                    ; data path                                                                      ;
;   1.587 ;   0.170 ; RR ; uTco ; 1      ; FF_X249_Y85_N53      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_currentSig[111]|q                     ;
;   2.010 ;   0.423 ; RR ; IC   ; 1      ; LABCELL_X262_Y89_N39 ; Combinational cell ; dut|reduce_nor_1042~45|dataa                                                   ;
;   2.100 ;   0.090 ; RR ; CELL ; 1      ; LABCELL_X262_Y89_N39 ; Combinational cell ; dut|reduce_nor_1042~45|combout                                                 ;
;   2.100 ;   0.000 ; RR ; CELL ; 1      ; FF_X262_Y89_N40      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48|d ;
;   2.100 ;   0.000 ; RR ; CELL ; 1      ; FF_X262_Y89_N40      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48   ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                                  ;
; 1.962   ; 1.962    ;    ;      ;        ;                     ;                  ; clock path                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                                 ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                                 ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]          ;
;   2.182 ;   1.352  ; RR ; IC   ; 1      ; FF_X262_Y89_N40     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48|clk ;
;   2.182 ;   0.000  ; RR ; CELL ; 1      ; FF_X262_Y89_N40     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48     ;
;   1.962 ;   -0.220 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                          ;
; 1.962   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                                ;
; 2.100   ; 0.138    ;    ; uTh  ; 1      ; FF_X262_Y89_N40     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_48     ;
+---------+----------+----+------+--------+---------------------+------------------+----------------------------------------------------------------------------------+



Path #2: Hold slack is 0.000 
===============================================================================
+---------------------------------------------------------------------------------------------+
; Path Summary                                                                                ;
+---------------------------------+-----------------------------------------------------------+
; Property                        ; Value                                                     ;
+---------------------------------+-----------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130] ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]  ;
; Launch Clock                    ; CLK_FAST                                                  ;
; Latch Clock                     ; CLK_FAST                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                  ;
; Data Arrival Time               ; 2.008                                                     ;
; Data Required Time              ; 2.008                                                     ;
; Slack                           ; 0.000                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                     ;
+---------------------------------+-----------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.428 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.592 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.714       ; 50         ; 0.000 ; 0.714 ;
;    Cell                ;       ; 3     ; 0.702       ; 50         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.405       ; 68         ; 0.405 ; 0.405 ;
;    Cell                ;       ; 4     ; 0.018       ; 3          ; 0.000 ; 0.018 ;
;    uTco                ;       ; 1     ; 0.169       ; 29         ; 0.169 ; 0.169 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.218       ; 59         ; 0.000 ; 1.218 ;
;    Cell                ;       ; 3     ; 0.830       ; 41         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                             ;
; 1.416   ; 1.416   ;    ;      ;        ;                      ;                    ; clock path                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                             ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                             ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]      ;
;   1.416 ;   0.714 ; RR ; IC   ; 1      ; FF_X237_Y91_N47      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]|clk                ;
;   1.416 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y91_N47      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]                    ;
; 2.008   ; 0.592   ;    ;      ;        ;                      ;                    ; data path                                                                    ;
;   1.585 ;   0.169 ; RR ; uTco ; 2      ; FF_X237_Y91_N47      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]|q                  ;
;   1.585 ;   0.000 ; RR ; CELL ; 36     ; FF_X237_Y91_N47      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]~la_lab/laboutb[11] ;
;   1.990 ;   0.405 ; RR ; IC   ; 1      ; LABCELL_X237_Y94_N15 ; Combinational cell ; dut|i177368~128|datae                                                        ;
;   2.008 ;   0.018 ; RF ; CELL ; 1      ; LABCELL_X237_Y94_N15 ; Combinational cell ; dut|i177368~128|combout                                                      ;
;   2.008 ;   0.000 ; FF ; CELL ; 1      ; FF_X237_Y94_N17      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]|d                   ;
;   2.008 ;   0.000 ; FF ; CELL ; 1      ; FF_X237_Y94_N17      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]                     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                         ;
; 1.844   ; 1.844    ;    ;      ;        ;                     ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                        ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   2.048 ;   1.218  ; RR ; IC   ; 1      ; FF_X237_Y94_N17     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]|clk            ;
;   2.048 ;   0.000  ; RR ; CELL ; 1      ; FF_X237_Y94_N17     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]                ;
;   1.844 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                 ;
; 1.844   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                       ;
; 2.008   ; 0.164    ;    ; uTh  ; 1      ; FF_X237_Y94_N17     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[67]                ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+



Path #3: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg      ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16] ;
; Launch Clock                    ; CLK_FAST                                                             ;
; Latch Clock                     ; CLK_FAST                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                             ;
; Data Arrival Time               ; 2.943                                                                ;
; Data Required Time              ; 2.943                                                                ;
; Slack                           ; 0.000                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.730 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.875 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.366       ; 66         ; 0.000 ; 1.366 ;
;    Cell                ;       ; 3     ; 0.702       ; 34         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.626       ; 72         ; 0.171 ; 0.455 ;
;    Cell                ;       ; 6     ; 0.073       ; 8          ; 0.000 ; 0.038 ;
;    uTco                ;       ; 1     ; 0.176       ; 20         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.172       ; 72         ; 0.000 ; 2.172 ;
;    Cell                ;       ; 3     ; 0.830       ; 28         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                   ;
; 2.068   ; 2.068   ;    ;      ;        ;                      ;                    ; clock path                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                                   ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                                   ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]            ;
;   2.068 ;   1.366 ; RR ; IC   ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg|clk                ;
;   2.068 ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg                    ;
; 2.943   ; 0.875   ;    ;      ;        ;                      ;                    ; data path                                                                          ;
;   2.244 ;   0.176 ; FF ; uTco ; 2      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg|q                  ;
;   2.244 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg~la_lab/laboutb[17] ;
;   2.415 ;   0.171 ; FF ; IC   ; 1      ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0|datad                ;
;   2.449 ;   0.034 ; FR ; CELL ; 2      ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0|combout              ;
;   2.450 ;   0.001 ; RR ; CELL ; 76     ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0~la_lab/laboutt[2]    ;
;   2.905 ;   0.455 ; RR ; IC   ; 1      ; LABCELL_X250_Y29_N15 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~104|datad              ;
;   2.943 ;   0.038 ; RF ; CELL ; 1      ; LABCELL_X250_Y29_N15 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~104|combout            ;
;   2.943 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y29_N16      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]|d             ;
;   2.943 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y29_N16      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]               ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                          ;
; 2.798   ; 2.798    ;    ;      ;        ;                     ;                  ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                         ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                         ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]  ;
;   3.002 ;   2.172  ; RR ; IC   ; 1      ; FF_X250_Y29_N16     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]|clk ;
;   3.002 ;   0.000  ; RR ; CELL ; 1      ; FF_X250_Y29_N16     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]     ;
;   2.798 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                  ;
; 2.798   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                        ;
; 2.943   ; 0.145    ;    ; uTh  ; 1      ; FF_X250_Y29_N16     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[16]     ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+



Path #4: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|empty_reg     ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81] ;
; Launch Clock                    ; CLK_FAST                                                             ;
; Latch Clock                     ; CLK_FAST                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                             ;
; Data Arrival Time               ; 2.923                                                                ;
; Data Required Time              ; 2.923                                                                ;
; Slack                           ; 0.000                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.710 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.855 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.366       ; 66         ; 0.000 ; 1.366 ;
;    Cell                ;       ; 3     ; 0.702       ; 34         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.554       ; 65         ; 0.152 ; 0.402 ;
;    Cell                ;       ; 5     ; 0.124       ; 15         ; 0.000 ; 0.096 ;
;    uTco                ;       ; 1     ; 0.177       ; 21         ; 0.177 ; 0.177 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.152       ; 72         ; 0.000 ; 2.152 ;
;    Cell                ;       ; 3     ; 0.830       ; 28         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                              ;
; 2.068   ; 2.068   ;    ;      ;        ;                      ;                    ; clock path                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                              ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                              ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]       ;
;   2.068 ;   1.366 ; RR ; IC   ; 1      ; FF_X250_Y30_N38      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|empty_reg|clk          ;
;   2.068 ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y30_N38      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|empty_reg              ;
; 2.923   ; 0.855   ;    ;      ;        ;                      ;                    ; data path                                                                     ;
;   2.245 ;   0.177 ; FF ; uTco ; 10     ; FF_X250_Y30_N38      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|empty_reg|q            ;
;   2.397 ;   0.152 ; FF ; IC   ; 1      ; LABCELL_X250_Y30_N42 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0d1|dataa             ;
;   2.493 ;   0.096 ; FR ; CELL ; 2      ; LABCELL_X250_Y30_N42 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0d1|combout           ;
;   2.495 ;   0.002 ; RR ; CELL ; 73     ; LABCELL_X250_Y30_N42 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0d1~la_lab/laboutb[9] ;
;   2.897 ;   0.402 ; RR ; IC   ; 1      ; LABCELL_X247_Y30_N33 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~103|datae         ;
;   2.923 ;   0.026 ; RF ; CELL ; 1      ; LABCELL_X247_Y30_N33 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~103|combout       ;
;   2.923 ;   0.000 ; FF ; CELL ; 1      ; FF_X247_Y30_N34      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]|d        ;
;   2.923 ;   0.000 ; FF ; CELL ; 1      ; FF_X247_Y30_N34      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]          ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                          ;
; 2.778   ; 2.778    ;    ;      ;        ;                     ;                  ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                         ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                         ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]  ;
;   2.982 ;   2.152  ; RR ; IC   ; 1      ; FF_X247_Y30_N34     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]|clk ;
;   2.982 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y30_N34     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]     ;
;   2.778 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                  ;
; 2.778   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                        ;
; 2.923   ; 0.145    ;    ; uTh  ; 1      ; FF_X247_Y30_N34     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[81]     ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+



Path #5: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_3_working_base_addr[19]       ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84] ;
; Launch Clock                    ; CLK_FAST                                                             ;
; Latch Clock                     ; CLK_FAST                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                             ;
; Data Arrival Time               ; 2.650                                                                ;
; Data Required Time              ; 2.650                                                                ;
; Slack                           ; 0.000                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.624 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.760 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.188       ; 63         ; 0.000 ; 1.188 ;
;    Cell                ;       ; 3     ; 0.702       ; 37         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.510       ; 67         ; 0.145 ; 0.365 ;
;    Cell                ;       ; 5     ; 0.084       ; 11         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.166       ; 22         ; 0.166 ; 0.166 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.888       ; 69         ; 0.000 ; 1.888 ;
;    Cell                ;       ; 3     ; 0.830       ; 31         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                        ;
; 1.890   ; 1.890   ;    ;      ;        ;                       ;                    ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                        ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   1.890 ;   1.188 ; RR ; IC   ; 1      ; FF_X257_Y109_N29      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_working_base_addr[19]|clk      ;
;   1.890 ;   0.000 ; RR ; CELL ; 1      ; FF_X257_Y109_N29      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_working_base_addr[19]          ;
; 2.650   ; 0.760   ;    ;      ;        ;                       ;                    ; data path                                                               ;
;   2.056 ;   0.166 ; RR ; uTco ; 2      ; FF_X257_Y109_N29      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_working_base_addr[19]|q        ;
;   2.421 ;   0.365 ; RR ; IC   ; 1      ; LABCELL_X259_Y108_N54 ; Combinational cell ; dut|Select_4187~82|datad                                                ;
;   2.453 ;   0.032 ; RR ; CELL ; 2      ; LABCELL_X259_Y108_N54 ; Combinational cell ; dut|Select_4187~82|combout                                              ;
;   2.455 ;   0.002 ; RR ; CELL ; 1      ; LABCELL_X259_Y108_N54 ; Combinational cell ; dut|Select_4187~82~la_lab/laboutb[16]                                   ;
;   2.600 ;   0.145 ; RR ; IC   ; 1      ; LABCELL_X259_Y108_N27 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|i702~97|datac    ;
;   2.650 ;   0.050 ; RR ; CELL ; 1      ; LABCELL_X259_Y108_N27 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|i702~97|combout  ;
;   2.650 ;   0.000 ; RR ; CELL ; 1      ; FF_X259_Y108_N28      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]|d  ;
;   2.650 ;   0.000 ; RR ; CELL ; 1      ; FF_X259_Y108_N28      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]    ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                          ;
; 2.514   ; 2.514    ;    ;      ;        ;                     ;                  ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                         ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                         ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]  ;
;   2.718 ;   1.888  ; RR ; IC   ; 1      ; FF_X259_Y108_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]|clk ;
;   2.718 ;   0.000  ; RR ; CELL ; 1      ; FF_X259_Y108_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]     ;
;   2.514 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                  ;
; 2.514   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                        ;
; 2.650   ; 0.136    ;    ; uTh  ; 1      ; FF_X259_Y108_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeOutFIFO|data0_reg[84]     ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+



Path #6: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg      ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97] ;
; Launch Clock                    ; CLK_FAST                                                             ;
; Latch Clock                     ; CLK_FAST                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                             ;
; Data Arrival Time               ; 2.920                                                                ;
; Data Required Time              ; 2.920                                                                ;
; Slack                           ; 0.000                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.710 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.852 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.366       ; 66         ; 0.000 ; 1.366 ;
;    Cell                ;       ; 3     ; 0.702       ; 34         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.623       ; 73         ; 0.171 ; 0.452 ;
;    Cell                ;       ; 6     ; 0.053       ; 6          ; 0.000 ; 0.034 ;
;    uTco                ;       ; 1     ; 0.176       ; 21         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.152       ; 72         ; 0.000 ; 2.152 ;
;    Cell                ;       ; 3     ; 0.830       ; 28         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                   ;
; 2.068   ; 2.068   ;    ;      ;        ;                      ;                    ; clock path                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                                   ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                                   ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]            ;
;   2.068 ;   1.366 ; RR ; IC   ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg|clk                ;
;   2.068 ;   0.000 ; RR ; CELL ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg                    ;
; 2.920   ; 0.852   ;    ;      ;        ;                      ;                    ; data path                                                                          ;
;   2.244 ;   0.176 ; FF ; uTco ; 2      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg|q                  ;
;   2.244 ;   0.000 ; FF ; CELL ; 1      ; FF_X250_Y30_N56      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|full_reg~la_lab/laboutb[17] ;
;   2.415 ;   0.171 ; FF ; IC   ; 1      ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0|datad                ;
;   2.449 ;   0.034 ; FR ; CELL ; 2      ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0|combout              ;
;   2.450 ;   0.001 ; RR ; CELL ; 76     ; LABCELL_X250_Y30_N3  ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|d0di~0~la_lab/laboutt[2]    ;
;   2.902 ;   0.452 ; RR ; IC   ; 1      ; LABCELL_X247_Y30_N27 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~71|dataf               ;
;   2.920 ;   0.018 ; RF ; CELL ; 1      ; LABCELL_X247_Y30_N27 ; Combinational cell ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|i702~71|combout             ;
;   2.920 ;   0.000 ; FF ; CELL ; 1      ; FF_X247_Y30_N28      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]|d             ;
;   2.920 ;   0.000 ; FF ; CELL ; 1      ; FF_X247_Y30_N28      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]               ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                          ;
; 2.778   ; 2.778    ;    ;      ;        ;                     ;                  ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                         ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                         ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]  ;
;   2.982 ;   2.152  ; RR ; IC   ; 1      ; FF_X247_Y30_N28     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]|clk ;
;   2.982 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y30_N28     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]     ;
;   2.778 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                  ;
; 2.778   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                        ;
; 2.920   ; 0.142    ;    ; uTh  ; 1      ; FF_X247_Y30_N28     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[97]     ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+



Path #7: Hold slack is 0.000 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|full_reg      ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97] ;
; Launch Clock                    ; CLK_FAST                                                             ;
; Latch Clock                     ; CLK_FAST                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                             ;
; Data Arrival Time               ; 2.615                                                                ;
; Data Required Time              ; 2.615                                                                ;
; Slack                           ; 0.000                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.770 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.906 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.007       ; 59         ; 0.000 ; 1.007 ;
;    Cell                ;       ; 3     ; 0.702       ; 41         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.644       ; 71         ; 0.169 ; 0.475 ;
;    Cell                ;       ; 5     ; 0.096       ; 11         ; 0.000 ; 0.049 ;
;    uTco                ;       ; 1     ; 0.166       ; 18         ; 0.166 ; 0.166 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.853       ; 69         ; 0.000 ; 1.853 ;
;    Cell                ;       ; 3     ; 0.830       ; 31         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                ;
; 1.709   ; 1.709   ;    ;      ;        ;                       ;                    ; clock path                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20              ; I/O pad            ; CLK_FAST                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|i                                                                ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input|o                                                                ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32   ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]         ;
;   1.709 ;   1.007 ; RR ; IC   ; 1      ; FF_X237_Y128_N56      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|full_reg|clk             ;
;   1.709 ;   0.000 ; RR ; CELL ; 1      ; FF_X237_Y128_N56      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|full_reg                 ;
; 2.615   ; 0.906   ;    ;      ;        ;                       ;                    ; data path                                                                       ;
;   1.875 ;   0.166 ; RR ; uTco ; 18     ; FF_X237_Y128_N56      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|full_reg|q               ;
;   2.044 ;   0.169 ; RR ; IC   ; 1      ; LABCELL_X237_Y128_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|d0di~0|datac             ;
;   2.089 ;   0.045 ; RF ; CELL ; 2      ; LABCELL_X237_Y128_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|d0di~0|combout           ;
;   2.091 ;   0.002 ; FF ; CELL ; 124    ; LABCELL_X237_Y128_N0  ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|d0di~0~la_lab/laboutt[0] ;
;   2.566 ;   0.475 ; FF ; IC   ; 1      ; LABCELL_X236_Y133_N27 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|i702~71|datac            ;
;   2.615 ;   0.049 ; FR ; CELL ; 1      ; LABCELL_X236_Y133_N27 ; Combinational cell ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|i702~71|combout          ;
;   2.615 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y133_N28      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]|d          ;
;   2.615 ;   0.000 ; RR ; CELL ; 1      ; FF_X236_Y133_N28      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                          ;
; 2.479   ; 2.479    ;    ;      ;        ;                     ;                  ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                         ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                         ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]  ;
;   2.683 ;   1.853  ; RR ; IC   ; 1      ; FF_X236_Y133_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]|clk ;
;   2.683 ;   0.000  ; RR ; CELL ; 1      ; FF_X236_Y133_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]     ;
;   2.479 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                  ;
; 2.479   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                        ;
; 2.615   ; 0.136    ;    ; uTh  ; 1      ; FF_X236_Y133_N28    ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_4_decodeOutFIFO|data0_reg[97]     ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------------+



Path #8: Hold slack is 0.000 
===============================================================================
+-----------------------------------------------------------------------------------------------+
; Path Summary                                                                                  ;
+---------------------------------+-------------------------------------------------------------+
; Property                        ; Value                                                       ;
+---------------------------------+-------------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_1_savedAuthFlit[322] ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]   ;
; Launch Clock                    ; CLK_FAST                                                    ;
; Latch Clock                     ; CLK_FAST                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                    ;
; Data Arrival Time               ; 2.322                                                       ;
; Data Required Time              ; 2.322                                                       ;
; Slack                           ; 0.000                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                       ;
+---------------------------------+-------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.486 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.639 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.981       ; 58         ; 0.000 ; 0.981 ;
;    Cell                ;       ; 3     ; 0.702       ; 42         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.435       ; 68         ; 0.435 ; 0.435 ;
;    Cell                ;       ; 3     ; 0.030       ; 5          ; 0.000 ; 0.030 ;
;    uTco                ;       ; 1     ; 0.174       ; 27         ; 0.174 ; 0.174 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.559       ; 65         ; 0.000 ; 1.559 ;
;    Cell                ;       ; 3     ; 0.830       ; 35         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                        ;
; 1.683   ; 1.683   ;    ;      ;        ;                      ;                    ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                        ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   1.683 ;   0.981 ; RR ; IC   ; 1      ; FF_X235_Y56_N22      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_1_savedAuthFlit[322]|clk         ;
;   1.683 ;   0.000 ; RR ; CELL ; 1      ; FF_X235_Y56_N22      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_1_savedAuthFlit[322]             ;
; 2.322   ; 0.639   ;    ;      ;        ;                      ;                    ; data path                                                               ;
;   1.857 ;   0.174 ; RR ; uTco ; 2      ; FF_X235_Y56_N22      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_1_savedAuthFlit[322]|q           ;
;   2.292 ;   0.435 ; RR ; IC   ; 1      ; LABCELL_X230_Y56_N12 ; Combinational cell ; dut|i183685~56|datad                                                    ;
;   2.322 ;   0.030 ; RR ; CELL ; 1      ; LABCELL_X230_Y56_N12 ; Combinational cell ; dut|i183685~56|combout                                                  ;
;   2.322 ;   0.000 ; RR ; CELL ; 1      ; FF_X230_Y56_N14      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]|d             ;
;   2.322 ;   0.000 ; RR ; CELL ; 1      ; FF_X230_Y56_N14      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]               ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                         ;
; 2.169   ; 2.169    ;    ;      ;        ;                     ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                        ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   2.389 ;   1.559  ; RR ; IC   ; 1      ; FF_X230_Y56_N14     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]|clk           ;
;   2.389 ;   0.000  ; RR ; CELL ; 1      ; FF_X230_Y56_N14     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]               ;
;   2.169 ;   -0.220 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                 ;
; 2.169   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                       ;
; 2.322   ; 0.153    ;    ; uTh  ; 1      ; FF_X230_Y56_N14     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[103]               ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+



Path #9: Hold slack is 0.000 
===============================================================================
+---------------------------------------------------------------------------------------------+
; Path Summary                                                                                ;
+---------------------------------+-----------------------------------------------------------+
; Property                        ; Value                                                     ;
+---------------------------------+-----------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130] ;
; To Node                         ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]  ;
; Launch Clock                    ; CLK_FAST                                                  ;
; Latch Clock                     ; CLK_FAST                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                  ;
; Data Arrival Time               ; 2.402                                                     ;
; Data Required Time              ; 2.402                                                     ;
; Slack                           ; 0.000                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                     ;
+---------------------------------+-----------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.646 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.807 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.893       ; 56         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 3     ; 0.702       ; 44         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.616       ; 76         ; 0.616 ; 0.616 ;
;    Cell                ;       ; 3     ; 0.019       ; 2          ; 0.000 ; 0.019 ;
;    uTco                ;       ; 1     ; 0.172       ; 21         ; 0.172 ; 0.172 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.615       ; 66         ; 0.000 ; 1.615 ;
;    Cell                ;       ; 3     ; 0.830       ; 34         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                        ;
; 1.595   ; 1.595   ;    ;      ;        ;                      ;                    ; clock path                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                        ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   1.595 ;   0.893 ; RR ; IC   ; 1      ; FF_X249_Y91_N38      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130]|clk           ;
;   1.595 ;   0.000 ; RR ; CELL ; 1      ; FF_X249_Y91_N38      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130]               ;
; 2.402   ; 0.807   ;    ;      ;        ;                      ;                    ; data path                                                               ;
;   1.767 ;   0.172 ; RR ; uTco ; 82     ; FF_X249_Y91_N38      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130]|q             ;
;   2.383 ;   0.616 ; RR ; IC   ; 1      ; LABCELL_X246_Y96_N24 ; Combinational cell ; dut|i175632~35|datae                                                    ;
;   2.402 ;   0.019 ; RF ; CELL ; 1      ; LABCELL_X246_Y96_N24 ; Combinational cell ; dut|i175632~35|combout                                                  ;
;   2.402 ;   0.000 ; FF ; CELL ; 1      ; FF_X246_Y96_N26      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]|d              ;
;   2.402 ;   0.000 ; FF ; CELL ; 1      ; FF_X246_Y96_N26      ; ALM Register       ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]                ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                         ;
; 2.241   ; 2.241    ;    ;      ;        ;                     ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                        ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   2.445 ;   1.615  ; RR ; IC   ; 1      ; FF_X246_Y96_N26     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]|clk            ;
;   2.445 ;   0.000  ; RR ; CELL ; 1      ; FF_X246_Y96_N26     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]                ;
;   2.241 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                 ;
; 2.241   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                       ;
; 2.402   ; 0.161    ;    ; uTh  ; 1      ; FF_X246_Y96_N26     ; ALM Register     ; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[49]                ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+



Path #10: Hold slack is 0.000 
===============================================================================
+---------------------------------------------------------------------------------------------+
; Path Summary                                                                                ;
+---------------------------------+-----------------------------------------------------------+
; Property                        ; Value                                                     ;
+---------------------------------+-----------------------------------------------------------+
; From Node                       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130] ;
; To Node                         ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]  ;
; Launch Clock                    ; CLK_FAST                                                  ;
; Latch Clock                     ; CLK_FAST                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                  ;
; Data Arrival Time               ; 2.864                                                     ;
; Data Required Time              ; 2.864                                                     ;
; Slack                           ; 0.000                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                     ;
+---------------------------------+-----------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.936 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.098 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.064       ; 60         ; 0.000 ; 1.064 ;
;    Cell                ;       ; 3     ; 0.702       ; 40         ; 0.000 ; 0.424 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.910       ; 83         ; 0.910 ; 0.910 ;
;    Cell                ;       ; 4     ; 0.019       ; 2          ; 0.000 ; 0.019 ;
;    uTco                ;       ; 1     ; 0.169       ; 15         ; 0.169 ; 0.169 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.076       ; 71         ; 0.000 ; 2.076 ;
;    Cell                ;       ; 3     ; 0.830       ; 29         ; 0.000 ; 0.552 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                             ;
; 1.766   ; 1.766   ;    ;      ;        ;                      ;                    ; clock path                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD20             ; I/O pad            ; CLK_FAST                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|i                                                             ;
;   0.278 ;   0.278 ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input|o                                                             ;
;   0.702 ;   0.424 ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32  ; I/O input buffer   ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47]      ;
;   1.766 ;   1.064 ; RR ; IC   ; 1      ; FF_X248_Y67_N47      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]|clk                ;
;   1.766 ;   0.000 ; RR ; CELL ; 1      ; FF_X248_Y67_N47      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]                    ;
; 2.864   ; 1.098   ;    ;      ;        ;                      ;                    ; data path                                                                    ;
;   1.935 ;   0.169 ; RR ; uTco ; 2      ; FF_X248_Y67_N47      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]|q                  ;
;   1.935 ;   0.000 ; RR ; CELL ; 81     ; FF_X248_Y67_N47      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]~la_lab/laboutb[11] ;
;   2.845 ;   0.910 ; RR ; IC   ; 1      ; LABCELL_X251_Y40_N24 ; Combinational cell ; dut|i187157~31|datae                                                         ;
;   2.864 ;   0.019 ; RF ; CELL ; 1      ; LABCELL_X251_Y40_N24 ; Combinational cell ; dut|i187157~31|combout                                                       ;
;   2.864 ;   0.000 ; FF ; CELL ; 1      ; FF_X251_Y40_N26      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]|d                   ;
;   2.864 ;   0.000 ; FF ; CELL ; 1      ; FF_X251_Y40_N26      ; ALM Register       ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]                     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                                 ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                         ;
; 2.702   ; 2.702    ;    ;      ;        ;                     ;                  ; clock path                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD20            ; I/O pad          ; CLK_FAST                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|i                                                        ;
;   0.278 ;   0.278  ; RR ; CELL ; 1      ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input|o                                                        ;
;   0.830 ;   0.552  ; RR ; CELL ; 30103  ; IOIBUF_X233_Y80_N32 ; I/O input buffer ; CLK_FAST~input~io48tilelvds_0/s2_12_0__core_periphery__data_to_core[47] ;
;   2.906 ;   2.076  ; RR ; IC   ; 1      ; FF_X251_Y40_N26     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]|clk            ;
;   2.906 ;   0.000  ; RR ; CELL ; 1      ; FF_X251_Y40_N26     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]                ;
;   2.702 ;   -0.204 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                                 ;
; 2.702   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                       ;
; 2.864   ; 0.162    ;    ; uTh  ; 1      ; FF_X251_Y40_N26     ; ALM Register     ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[51]                ;
+---------+----------+----+------+--------+---------------------+------------------+-------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.143 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||CLK_SLOW} -to_clock [get_clocks {CLK_SLOW}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {CLK_SLOW}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {CLK_SLOW} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                      ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node         ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.143 ; o|pin_crossing[1] ; o|pin_crossing[0] ; CLK_SLOW     ; CLK_SLOW    ; 0.000        ; -0.001     ; 0.239      ; Fast 900mV 0C Model             ;
; 0.149 ; o|pin_crossing[2] ; o|pin_crossing[1] ; CLK_SLOW     ; CLK_SLOW    ; 0.000        ; -0.001     ; 0.245      ; Fast 900mV 0C Model             ;
+-------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.143 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; o|pin_crossing[1]        ;
; To Node                         ; o|pin_crossing[0]        ;
; Launch Clock                    ; CLK_SLOW                 ;
; Latch Clock                     ; CLK_SLOW                 ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 1.404                    ;
; Data Required Time              ; 1.261                    ;
; Slack                           ; 0.143                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model      ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.239  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.742       ; 64         ; 0.000 ; 0.742 ;
;    Cell                ;        ; 3     ; 0.423       ; 36         ; 0.000 ; 0.288 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.100       ; 42         ; 0.100 ; 0.100 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.139       ; 58         ; 0.139 ; 0.139 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.844       ; 65         ; 0.000 ; 0.844 ;
;    Cell                ;        ; 3     ; 0.448       ; 35         ; 0.000 ; 0.288 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                                   ;
; 1.165   ; 1.165   ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.288 ;   0.288 ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.423 ;   0.135 ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.165 ;   0.742 ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|clk                                              ;
;   1.165 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
; 1.404   ; 0.239   ;    ;      ;        ;                     ;                  ; data path                                                          ;
;   1.304 ;   0.139 ; RR ; uTco ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|q                                                ;
;   1.404 ;   0.100 ; RR ; IC   ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]|d                                                ;
;   1.404 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                    ;
; 1.164   ; 1.164    ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.288 ;   0.288  ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.448 ;   0.160  ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.292 ;   0.844  ; RR ; IC   ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]|clk                                              ;
;   1.292 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
;   1.164 ;   -0.128 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                            ;
; 1.164   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                  ;
; 1.261   ; 0.097    ;    ; uTh  ; 1      ; FF_X247_Y74_N2      ; ALM Register     ; o|pin_crossing[0]                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+



Path #2: Hold slack is 0.149 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; o|pin_crossing[2]        ;
; To Node                         ; o|pin_crossing[1]        ;
; Launch Clock                    ; CLK_SLOW                 ;
; Latch Clock                     ; CLK_SLOW                 ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 1.410                    ;
; Data Required Time              ; 1.261                    ;
; Slack                           ; 0.149                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model      ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.245  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.742       ; 64         ; 0.000 ; 0.742 ;
;    Cell                ;        ; 3     ; 0.423       ; 36         ; 0.000 ; 0.288 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 43         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.139       ; 57         ; 0.139 ; 0.139 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.844       ; 65         ; 0.000 ; 0.844 ;
;    Cell                ;        ; 3     ; 0.448       ; 35         ; 0.000 ; 0.288 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                                   ;
; 1.165   ; 1.165   ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.288 ;   0.288 ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.423 ;   0.135 ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.165 ;   0.742 ; RR ; IC   ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]|clk                                              ;
;   1.165 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]                                                  ;
; 1.410   ; 0.245   ;    ;      ;        ;                     ;                  ; data path                                                          ;
;   1.304 ;   0.139 ; RR ; uTco ; 1      ; FF_X247_Y74_N8      ; ALM Register     ; o|pin_crossing[2]|q                                                ;
;   1.410 ;   0.106 ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|d                                                ;
;   1.410 ;   0.000 ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
+---------+---------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                            ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                                    ;
; 1.164   ; 1.164    ;    ;      ;        ;                     ;                  ; clock path                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BF21            ; I/O pad          ; CLK_SLOW                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|i                                                   ;
;   0.288 ;   0.288  ; RR ; CELL ; 1      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input|o                                                   ;
;   0.448 ;   0.160  ; RR ; CELL ; 3      ; IOIBUF_X233_Y83_N32 ; I/O input buffer ; CLK_SLOW~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin0 ;
;   1.292 ;   0.844  ; RR ; IC   ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]|clk                                              ;
;   1.292 ;   0.000  ; RR ; CELL ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
;   1.164 ;   -0.128 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                            ;
; 1.164   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                                  ;
; 1.261   ; 0.097    ;    ; uTh  ; 1      ; FF_X247_Y74_N5      ; ALM Register     ; o|pin_crossing[1]                                                  ;
+---------+----------+----+------+--------+---------------------+------------------+--------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 24 of the 24 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.2.0 Build 94 06/14/2023 SC Pro Edition
    Info: Processing started: Fri Oct 17 15:24:14 2025
    Info: System process ID: 2045926
Info: Command: quartus_sta SimpleIOCapExposerKeyMngrV2Tb_design -c SimpleIOCapExposerKeyMngrV2Tb_design --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:09.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (23353): No SDC file assignments detected, attempting to load a default SDC file: SimpleIOCapExposerKeyMngrV2Tb_design.sdc.
Info (332104): Reading SDC File: 'SimpleIOCapExposerKeyMngrV2Tb_design.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case setup slack is -5.402
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -5.402          -86035.635     28541   CLK_FAST 1 Slow vid1 100C Model 
    Info (332119):     9.589               0.000         0   CLK_SLOW  1 Slow vid1 0C Model 
Info (332146): Worst-case hold slack is 0.000
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.000               0.000         0   CLK_FAST  1 Slow vid1 0C Model 
    Info (332119):     0.143               0.000         0   CLK_SLOW   Fast 900mV 0C Model 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.704
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.704           -5535.882     34920   CLK_FAST Fast 900mV 100C Model 
    Info (332119):     4.640               0.000         0   CLK_SLOW  1 Slow vid1 0C Model 
Info (332114): Report Metastability (1 Slow vid1 100C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332114): Report Metastability (1 Slow vid1 0C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 36 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 36, or 100.0%
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 75 of 86 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 3 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/local/scratch/sws35/Git/theturboturnip/crypto-cap-sandbox/de10pro-cheri-bgas/bluespec/IOCapAxi/synths/output_files/SimpleIOCapExposerKeyMngrV2Tb_design.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 7 of 34 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/local/scratch/sws35/Git/theturboturnip/crypto-cap-sandbox/de10pro-cheri-bgas/bluespec/IOCapAxi/synths/output_files/SimpleIOCapExposerKeyMngrV2Tb_design.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report '/local/scratch/sws35/Git/theturboturnip/crypto-cap-sandbox/de10pro-cheri-bgas/bluespec/IOCapAxi/synths/output_files/SimpleIOCapExposerKeyMngrV2Tb_design.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 8216 megabytes
    Info: Processing ended: Fri Oct 17 15:24:37 2025
    Info: Elapsed time: 00:00:23
    Info: System process ID: 2045926


+-------------------------------------------------------------------+
; Unconstrained Paths Summary                                       ;
+---------------------------------------------------+-------+-------+
; Property                                          ; Setup ; Hold  ;
+---------------------------------------------------+-------+-------+
; Illegal Clocks                                    ; 0     ; 0     ;
; Unconstrained Clocks                              ; 0     ; 0     ;
; Unconstrained Input Ports                         ; 2     ; 2     ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 15182 ; 15182 ;
; Unconstrained Output Ports                        ; 1     ; 1     ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 1     ; 1     ;
+---------------------------------------------------+-------+-------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLK_FAST ; CLK_FAST ; Base ; Constrained ;
; CLK_SLOW ; CLK_SLOW ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_in     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_in     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.402     ; 0.000 ; N/A      ; N/A     ; -0.704              ;
;  CLK_FAST        ; -5.402     ; 0.000 ; N/A      ; N/A     ; -0.704              ;
;  CLK_SLOW        ; 9.589      ; 0.143 ; N/A      ; N/A     ; 4.640               ;
; Design-wide TNS  ; -86035.635 ; 0.0   ; 0.0      ; 0.0     ; -5535.882           ;
;  CLK_FAST        ; -86035.635 ; 0.000 ; N/A      ; N/A     ; -5535.882           ;
;  CLK_SLOW        ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 11 of 86 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 2          ; 0      ; sdc, system                                    ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 1          ; 0      ; sdc, system                                    ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 1,000      ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 1,000      ; 0      ; intrinsic-margin                               ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 1,000      ; 0      ; global-signal, clock-skew                      ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 1,000      ; 0      ; minimum-pulse-width                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 359        ; 0      ; route                                          ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 71         ; 0      ; retime                                         ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 1          ; 0      ; sdc                                            ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 126        ; 0      ; register-duplication, register-spread, place   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                  ;
+--------+-------------------------------------------+--------+
; Port   ; Reason                                    ; Waived ;
+--------+-------------------------------------------+--------+
; RST_N  ; No input delay was set on the input port. ;        ;
; pin_in ; No input delay was set on the input port. ;        ;
+--------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                       ;
+-------------------+-------------------+------------+----------+-----------------------+--------+
; From              ; To                ; From Clock ; To Clock ; Reason                ; Waived ;
+-------------------+-------------------+------------+----------+-----------------------+--------+
; o|data_xord[8][0] ; o|pin_crossing[2] ; CLK_FAST   ; CLK_SLOW ; Asynchronous transfer ;        ;
+-------------------+-------------------+------------+----------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                    ;
+---------+---------------------------------------------+--------+
; Port    ; Reason                                      ; Waived ;
+---------+---------------------------------------------+--------+
; pin_out ; No output delay was set on the output port. ;        ;
+---------+---------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; Slack  ; From Node                                                         ; To Node                                                                      ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.750            ; 1.098      ; 2.445          ; -1.793           ; Slow 900mV 100C Model  ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.749            ; 1.098      ; 2.443          ; -1.792           ; Slow 900mV 100C Model  ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 1.105      ; 2.447          ; -1.785           ; Slow 900mV 100C Model  ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.815            ; 1.046      ; 2.523          ; -1.754           ; Slow 900mV 100C Model  ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.814            ; 1.046      ; 2.521          ; -1.753           ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.751            ; 1.118      ; 2.378          ; -1.745           ; Slow 900mV 100C Model  ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.164      ; 2.384          ; -1.719           ; Slow 900mV 100C Model  ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 1.147      ; 2.335          ; -1.715           ; Slow 900mV 100C Model  ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.818            ; 1.030      ; 2.497          ; -1.709           ; Slow 900mV 100C Model  ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.817            ; 1.030      ; 2.495          ; -1.708           ; Slow 900mV 100C Model  ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.816            ; 1.066      ; 2.456          ; -1.706           ; Slow 900mV 100C Model  ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[16]  ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; 1.829            ; 1.160      ; 2.362          ; -1.693           ; Slow 900mV 100C Model  ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 1.113      ; 2.336          ; -1.682           ; Slow 900mV 100C Model  ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.183      ; 2.311          ; -1.665           ; Slow 900mV 100C Model  ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 1.140      ; 2.351          ; -1.661           ; Slow 900mV 100C Model  ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.819            ; 1.050      ; 2.430          ; -1.661           ; Slow 900mV 100C Model  ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[144] ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; 1.756            ; 1.064      ; 2.345          ; -1.653           ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.179      ; 2.288          ; -1.638           ; Slow 900mV 100C Model  ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.815            ; 0.848      ; 2.590          ; -1.623           ; Slow 900mV 100C Model  ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.814            ; 0.848      ; 2.588          ; -1.622           ; Slow 900mV 100C Model  ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.038      ; 2.410          ; -1.619           ; Slow 900mV 100C Model  ;        ;
; -5.196 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 1.097      ; 2.366          ; -1.619           ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 1.071      ; 2.376          ; -1.603           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.765            ; 1.014      ; 2.347          ; -1.596           ; 1 Slow vid1 100C Model ;        ;
; -5.320 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.973      ; 2.458          ; -1.586           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.765            ; 0.993      ; 2.352          ; -1.580           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.818            ; 0.832      ; 2.564          ; -1.578           ; Slow 900mV 100C Model  ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.817            ; 0.832      ; 2.562          ; -1.577           ; Slow 900mV 100C Model  ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.816            ; 0.868      ; 2.523          ; -1.575           ; Slow 900mV 100C Model  ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.077      ; 2.320          ; -1.568           ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.790            ; 0.999      ; 2.351          ; -1.560           ; 1 Slow vid1 100C Model ;        ;
; -5.277 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 1.051      ; 2.340          ; -1.545           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 1.014      ; 2.358          ; -1.542           ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 1.047      ; 2.334          ; -1.541           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 1.073      ; 2.297          ; -1.541           ; Slow 900mV 100C Model  ;        ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.952      ; 2.431          ; -1.538           ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.900      ; 2.479          ; -1.535           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.819            ; 0.852      ; 2.497          ; -1.530           ; Slow 900mV 100C Model  ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 0.997      ; 2.366          ; -1.519           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_17 ; 1.853            ; 1.125      ; 2.244          ; -1.516           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 0.964      ; 2.296          ; -1.497           ; 1 Slow vid1 100C Model ;        ;
; -5.402 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.973      ; 2.368          ; -1.494           ; 1 Slow vid1 100C Model ;        ;
; -5.222 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 1.030      ; 2.306          ; -1.490           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.879      ; 2.452          ; -1.487           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 1.008      ; 2.319          ; -1.487           ; 1 Slow vid1 100C Model ;        ;
; -5.203 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.171      ; 2.166          ; -1.485           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.965      ; 2.289          ; -1.479           ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.863      ; 2.459          ; -1.478           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 0.974      ; 2.348          ; -1.478           ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.754            ; 0.931      ; 2.300          ; -1.477           ; Slow 900mV 100C Model  ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 1.029      ; 2.285          ; -1.474           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.166      ; 2.148          ; -1.472           ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.949      ; 2.363          ; -1.468           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 0.998      ; 2.296          ; -1.464           ; Slow 900mV 100C Model  ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.145      ; 2.161          ; -1.464           ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.966      ; 2.342          ; -1.462           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.050      ; 2.259          ; -1.462           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.905      ; 2.395          ; -1.456           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 0.973      ; 2.323          ; -1.456           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.054      ; 2.249          ; -1.456           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[51]             ; 1.833            ; 0.863      ; 2.422          ; -1.452           ; 1 Slow vid1 100C Model ;        ;
; -5.233 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 1.085      ; 2.211          ; -1.450           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.949      ; 2.342          ; -1.447           ; 1 Slow vid1 100C Model ;        ;
; -5.354 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.952      ; 2.341          ; -1.446           ; 1 Slow vid1 100C Model ;        ;
; -5.216 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.131      ; 2.156          ; -1.445           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.133      ; 2.154          ; -1.445           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.905      ; 2.377          ; -1.438           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.900      ; 2.381          ; -1.437           ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.086      ; 2.197          ; -1.436           ; 1 Slow vid1 100C Model ;        ;
; -5.191 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 1.021      ; 2.184          ; -1.431           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.842      ; 2.432          ; -1.430           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.777            ; 1.038      ; 2.166          ; -1.427           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 1.021      ; 2.272          ; -1.427           ; 1 Slow vid1 100C Model ;        ;
; -5.242 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.979      ; 2.293          ; -1.426           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.200      ; 2.074          ; -1.421           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 0.923      ; 2.338          ; -1.421           ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 0.990      ; 2.270          ; -1.420           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.885      ; 2.379          ; -1.420           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.928      ; 2.336          ; -1.420           ; 1 Slow vid1 100C Model ;        ;
; -5.170 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.915      ; 2.350          ; -1.418           ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.889      ; 2.374          ; -1.418           ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 1.000      ; 2.189          ; -1.415           ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.120      ; 2.145          ; -1.413           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[65]             ; 1.822            ; 1.105      ; 2.130          ; -1.413           ; Slow 900mV 100C Model  ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.754            ; 0.932      ; 2.233          ; -1.411           ; Slow 900mV 100C Model  ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.106      ; 2.146          ; -1.410           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.884      ; 2.368          ; -1.408           ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.959      ; 2.236          ; -1.407           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.945      ; 2.308          ; -1.407           ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.082      ; 2.177          ; -1.407           ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.987      ; 2.193          ; -1.406           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 1.195      ; 2.041          ; -1.406           ; Slow 900mV 100C Model  ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.170      ; 2.087          ; -1.404           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.077      ; 2.171          ; -1.401           ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 0.963      ; 2.279          ; -1.399           ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.957      ; 2.287          ; -1.398           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.832            ; 1.139      ; 2.091          ; -1.398           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.121      ; 2.117          ; -1.397           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 0.869      ; 2.291          ; -1.397           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 1.064      ; 2.177          ; -1.395           ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.930      ; 2.319          ; -1.393           ; 1 Slow vid1 100C Model ;        ;
; -5.240 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 1.042      ; 2.194          ; -1.393           ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.938      ; 2.241          ; -1.391           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 1.077      ; 2.155          ; -1.390           ; 1 Slow vid1 100C Model ;        ;
; -5.193 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.966      ; 2.198          ; -1.390           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.884      ; 2.350          ; -1.390           ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 0.955      ; 2.274          ; -1.389           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.879      ; 2.354          ; -1.389           ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.173      ; 2.068          ; -1.388           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.910      ; 2.320          ; -1.386           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.946      ; 2.285          ; -1.385           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.968      ; 2.191          ; -1.384           ; 1 Slow vid1 100C Model ;        ;
; -5.151 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.945      ; 2.296          ; -1.383           ; 1 Slow vid1 100C Model ;        ;
; -5.126 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.083      ; 2.140          ; -1.382           ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.065      ; 2.163          ; -1.381           ; 1 Slow vid1 100C Model ;        ;
; -5.223 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.930      ; 2.225          ; -1.381           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 0.931      ; 2.213          ; -1.381           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.984      ; 2.262          ; -1.380           ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.868            ; 0.969      ; 2.278          ; -1.379           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.071      ; 2.150          ; -1.379           ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 1.027      ; 2.114          ; -1.377           ; 1 Slow vid1 100C Model ;        ;
; -5.235 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.987      ; 2.163          ; -1.376           ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.138      ; 2.088          ; -1.374           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 1.030      ; 2.185          ; -1.373           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.864      ; 2.352          ; -1.372           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.103      ; 2.108          ; -1.370           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.990      ; 2.219          ; -1.368           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 0.889      ; 2.308          ; -1.367           ; Slow 900mV 100C Model  ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 1.044      ; 2.176          ; -1.367           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.816      ; 2.395          ; -1.367           ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.117      ; 2.101          ; -1.366           ; 1 Slow vid1 100C Model ;        ;
; -5.250 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.909      ; 2.230          ; -1.365           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 1.024      ; 2.116          ; -1.364           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.894      ; 2.316          ; -1.363           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.848      ; 2.303          ; -1.363           ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 1.006      ; 2.119          ; -1.361           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.090      ; 2.123          ; -1.361           ; 1 Slow vid1 100C Model ;        ;
; -5.262 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.966      ; 2.168          ; -1.360           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.980      ; 2.144          ; -1.360           ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.974      ; 2.150          ; -1.360           ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[112] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.840            ; 0.895      ; 2.305          ; -1.360           ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.964      ; 2.250          ; -1.358           ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 1.024      ; 2.177          ; -1.358           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.917      ; 2.285          ; -1.357           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.770      ; 2.375          ; -1.357           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.756      ; 2.443          ; -1.354           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.789            ; 0.942      ; 2.201          ; -1.354           ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 0.954      ; 2.243          ; -1.354           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.869            ; 0.963      ; 2.258          ; -1.352           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 1.005      ; 2.189          ; -1.352           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 1.025      ; 2.177          ; -1.349           ; 1 Slow vid1 100C Model ;        ;
; -5.261 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.103      ; 2.096          ; -1.347           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.105      ; 2.094          ; -1.347           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 1.026      ; 2.150          ; -1.346           ; Slow 900mV 100C Model  ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.959      ; 2.149          ; -1.344           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.953      ; 2.155          ; -1.344           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.048      ; 2.148          ; -1.344           ; 1 Slow vid1 100C Model ;        ;
; -5.148 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.894      ; 2.295          ; -1.343           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.803            ; 0.941      ; 2.205          ; -1.343           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.072      ; 2.112          ; -1.343           ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.749      ; 2.380          ; -1.341           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.912      ; 2.294          ; -1.340           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 0.854      ; 2.327          ; -1.340           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 1.045      ; 2.175          ; -1.339           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.990      ; 2.125          ; -1.339           ; 1 Slow vid1 100C Model ;        ;
; -5.186 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.909      ; 2.285          ; -1.338           ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.918      ; 2.183          ; -1.337           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.055      ; 2.123          ; -1.337           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 1.023      ; 2.176          ; -1.333           ; 1 Slow vid1 100C Model ;        ;
; -5.198 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 1.013      ; 2.164          ; -1.331           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.925      ; 2.251          ; -1.330           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.941      ; 2.242          ; -1.330           ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.924      ; 2.262          ; -1.328           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.034      ; 2.135          ; -1.328           ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 1.004      ; 2.166          ; -1.327           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.818      ; 2.354          ; -1.327           ; 1 Slow vid1 100C Model ;        ;
; -5.263 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.891      ; 2.210          ; -1.327           ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.889      ; 2.284          ; -1.326           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 0.868      ; 2.287          ; -1.325           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 1.003      ; 2.097          ; -1.324           ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 1.031      ; 2.134          ; -1.323           ; 1 Slow vid1 100C Model ;        ;
; -5.078 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.949      ; 2.218          ; -1.323           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.046      ; 2.129          ; -1.323           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.887      ; 2.228          ; -1.322           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 1.017      ; 2.146          ; -1.322           ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.897      ; 2.188          ; -1.321           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.071      ; 2.102          ; -1.321           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.784      ; 2.311          ; -1.320           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.973      ; 2.135          ; -1.320           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.885      ; 2.208          ; -1.319           ; 1 Slow vid1 100C Model ;        ;
; -5.078 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.800      ; 2.364          ; -1.319           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 1.014      ; 2.150          ; -1.317           ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 1.004      ; 2.156          ; -1.317           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.934      ; 2.223          ; -1.316           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.984      ; 2.096          ; -1.316           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.894      ; 2.194          ; -1.313           ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.078      ; 2.086          ; -1.312           ; 1 Slow vid1 100C Model ;        ;
; -5.204 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.794      ; 2.365          ; -1.312           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 0.889      ; 2.253          ; -1.312           ; 1 Slow vid1 100C Model ;        ;
; -5.290 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.870      ; 2.215          ; -1.311           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.965      ; 2.119          ; -1.310           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.012      ; 2.140          ; -1.310           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 1.026      ; 2.116          ; -1.310           ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.990      ; 2.095          ; -1.309           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.735      ; 2.416          ; -1.306           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 1.012      ; 2.135          ; -1.305           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.763      ; 2.316          ; -1.304           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.952      ; 2.140          ; -1.304           ; 1 Slow vid1 100C Model ;        ;
; -5.155 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.864      ; 2.213          ; -1.303           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.943      ; 2.216          ; -1.303           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.991      ; 2.158          ; -1.303           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.857            ; 0.974      ; 2.186          ; -1.303           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.944      ; 2.132          ; -1.302           ; 1 Slow vid1 100C Model ;        ;
; -5.198 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 0.769      ; 2.370          ; -1.302           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 0.863      ; 2.280          ; -1.302           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.832            ; 0.938      ; 2.195          ; -1.301           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 1.111      ; 2.031          ; -1.300           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.963      ; 2.101          ; -1.300           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.941      ; 2.149          ; -1.300           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.843      ; 2.303          ; -1.299           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.871            ; 1.005      ; 2.165          ; -1.299           ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.969      ; 2.106          ; -1.299           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.826      ; 2.266          ; -1.299           ; 1 Slow vid1 100C Model ;        ;
; -5.222 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 0.962      ; 2.167          ; -1.298           ; Slow 900mV 100C Model  ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.935      ; 2.216          ; -1.298           ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.873      ; 2.199          ; -1.297           ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.856      ; 2.214          ; -1.296           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.037      ; 2.111          ; -1.296           ; 1 Slow vid1 100C Model ;        ;
; -5.188 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.011      ; 2.137          ; -1.296           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.011      ; 2.126          ; -1.295           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.774            ; 1.116      ; 1.952          ; -1.294           ; Slow 900mV 100C Model  ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.785      ; 2.310          ; -1.292           ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.868            ; 0.864      ; 2.296          ; -1.292           ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.869      ; 2.215          ; -1.291           ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.974      ; 2.158          ; -1.290           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.992      ; 2.144          ; -1.289           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.860      ; 2.203          ; -1.288           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.029      ; 2.110          ; -1.287           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.921      ; 2.234          ; -1.287           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.899      ; 2.176          ; -1.287           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 1.094      ; 2.033          ; -1.285           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.895      ; 2.193          ; -1.285           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.914      ; 2.134          ; -1.284           ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 0.991      ; 2.124          ; -1.283           ; 1 Slow vid1 100C Model ;        ;
; -5.254 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.930      ; 2.127          ; -1.283           ; 1 Slow vid1 100C Model ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.932      ; 2.125          ; -1.283           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.948      ; 2.109          ; -1.283           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.043      ; 2.090          ; -1.281           ; 1 Slow vid1 100C Model ;        ;
; -5.259 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.835      ; 2.219          ; -1.280           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.788      ; 2.333          ; -1.280           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.864      ; 2.204          ; -1.280           ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.008      ; 2.123          ; -1.279           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.797      ; 2.327          ; -1.279           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.927      ; 2.139          ; -1.277           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.838      ; 2.203          ; -1.277           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.994      ; 2.125          ; -1.277           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 0.855      ; 2.213          ; -1.276           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.764      ; 2.315          ; -1.276           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.902      ; 2.227          ; -1.276           ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.911      ; 2.141          ; -1.276           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.906      ; 2.144          ; -1.276           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.872            ; 0.915      ; 2.232          ; -1.275           ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.858      ; 2.272          ; -1.274           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.727            ; 0.766      ; 2.234          ; -1.273           ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.839      ; 2.208          ; -1.272           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.944      ; 2.103          ; -1.272           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.764      ; 2.283          ; -1.272           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.987      ; 2.126          ; -1.271           ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.892      ; 2.152          ; -1.270           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.936      ; 2.215          ; -1.270           ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.969      ; 2.076          ; -1.269           ; 1 Slow vid1 100C Model ;        ;
; -5.142 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.881      ; 2.152          ; -1.269           ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.874      ; 2.198          ; -1.269           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.845      ; 2.217          ; -1.269           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.927      ; 2.114          ; -1.267           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.838      ; 2.273          ; -1.267           ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.037      ; 2.081          ; -1.266           ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 0.874      ; 2.238          ; -1.266           ; 1 Slow vid1 100C Model ;        ;
; -5.173 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.917      ; 2.195          ; -1.265           ; 1 Slow vid1 100C Model ;        ;
; -5.168 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.846      ; 2.193          ; -1.265           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.900      ; 2.207          ; -1.265           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.774            ; 1.094      ; 1.945          ; -1.265           ; Slow 900mV 100C Model  ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.984      ; 2.133          ; -1.265           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.767            ; 0.898      ; 2.134          ; -1.265           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.773      ; 2.338          ; -1.264           ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.873      ; 2.249          ; -1.264           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.843      ; 2.209          ; -1.264           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.879      ; 2.149          ; -1.264           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.923      ; 2.116          ; -1.264           ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.803      ; 2.235          ; -1.263           ; 1 Slow vid1 100C Model ;        ;
; -5.260 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.994      ; 2.118          ; -1.260           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.996      ; 2.116          ; -1.260           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.885      ; 2.149          ; -1.260           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.861      ; 2.202          ; -1.260           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 1.060      ; 2.042          ; -1.259           ; 1 Slow vid1 100C Model ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 0.763      ; 2.340          ; -1.259           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.860      ; 2.173          ; -1.258           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 0.850      ; 2.238          ; -1.258           ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.999      ; 2.124          ; -1.256           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.743      ; 2.288          ; -1.256           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 1.011      ; 2.098          ; -1.256           ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.871      ; 2.157          ; -1.254           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 1.010      ; 2.086          ; -1.254           ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.860      ; 2.157          ; -1.253           ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.794      ; 2.315          ; -1.253           ; 1 Slow vid1 100C Model ;        ;
; -5.213 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.869      ; 2.237          ; -1.253           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.714      ; 2.314          ; -1.253           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 0.919      ; 2.176          ; -1.252           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.850      ; 2.254          ; -1.251           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.872      ; 2.153          ; -1.251           ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 0.814      ; 2.228          ; -1.250           ; 1 Slow vid1 100C Model ;        ;
; -5.144 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 0.716      ; 2.370          ; -1.249           ; 1 Slow vid1 100C Model ;        ;
; -5.195 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.825      ; 2.198          ; -1.249           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.905      ; 2.117          ; -1.248           ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.828      ; 2.272          ; -1.248           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.790      ; 2.314          ; -1.248           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.858      ; 2.154          ; -1.248           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 0.966      ; 2.114          ; -1.248           ; 1 Slow vid1 100C Model ;        ;
; -5.152 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.782      ; 2.240          ; -1.247           ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.752      ; 2.353          ; -1.247           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.836      ; 2.266          ; -1.246           ; 1 Slow vid1 100C Model ;        ;
; -5.216 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.909      ; 2.111          ; -1.245           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.911      ; 2.109          ; -1.245           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.867      ; 2.231          ; -1.245           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.968      ; 2.129          ; -1.245           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.847      ; 2.161          ; -1.244           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.840      ; 2.207          ; -1.244           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.816      ; 2.192          ; -1.244           ; 1 Slow vid1 100C Model ;        ;
; -5.184 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.834            ; 0.776      ; 2.301          ; -1.243           ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.839      ; 2.178          ; -1.242           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 1.030      ; 2.055          ; -1.242           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.695      ; 2.322          ; -1.242           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 1.066      ; 1.950          ; -1.242           ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.796      ; 2.292          ; -1.241           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.918      ; 2.175          ; -1.241           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.972      ; 2.111          ; -1.241           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.892      ; 2.203          ; -1.239           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.980      ; 2.125          ; -1.238           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.845            ; 0.817      ; 2.265          ; -1.237           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.890      ; 2.122          ; -1.236           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.938      ; 2.062          ; -1.236           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.804      ; 2.234          ; -1.235           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.817      ; 2.288          ; -1.235           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.851      ; 2.158          ; -1.235           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 0.981      ; 2.085          ; -1.235           ; 1 Slow vid1 100C Model ;        ;
; -5.256 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.970      ; 2.116          ; -1.234           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.811      ; 2.197          ; -1.234           ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 0.820      ; 2.202          ; -1.230           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 0.819      ; 2.203          ; -1.230           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.861      ; 2.172          ; -1.230           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.882      ; 2.152          ; -1.230           ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.976      ; 2.106          ; -1.229           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 0.735      ; 2.331          ; -1.229           ; 1 Slow vid1 100C Model ;        ;
; -5.259 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.888      ; 2.182          ; -1.228           ; 1 Slow vid1 100C Model ;        ;
; -5.144 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.826      ; 2.166          ; -1.228           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.744      ; 2.287          ; -1.228           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 0.815      ; 2.242          ; -1.227           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.921      ; 2.099          ; -1.227           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.871      ; 2.130          ; -1.227           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 1.045      ; 1.955          ; -1.226           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 1.033      ; 2.036          ; -1.226           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.969      ; 2.108          ; -1.225           ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.851      ; 2.253          ; -1.223           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.955      ; 2.110          ; -1.223           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 1.036      ; 1.963          ; -1.223           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.872      ; 2.126          ; -1.222           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.840      ; 2.186          ; -1.222           ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.836      ; 2.238          ; -1.222           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.872      ; 2.123          ; -1.221           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.921      ; 2.064          ; -1.221           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 0.943      ; 2.108          ; -1.220           ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.790      ; 2.193          ; -1.219           ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.783      ; 2.239          ; -1.219           ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.815      ; 2.245          ; -1.219           ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.790      ; 2.202          ; -1.218           ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 0.752      ; 2.303          ; -1.218           ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.870      ; 2.121          ; -1.217           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.795      ; 2.186          ; -1.217           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.856      ; 2.227          ; -1.217           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.857            ; 0.959      ; 2.114          ; -1.216           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.884      ; 2.184          ; -1.216           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.864      ; 2.193          ; -1.216           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.943      ; 2.124          ; -1.215           ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.840      ; 2.177          ; -1.214           ; 1 Slow vid1 100C Model ;        ;
; -5.186 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.847      ; 2.131          ; -1.214           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 1.002      ; 2.053          ; -1.213           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 0.831      ; 2.225          ; -1.213           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.998      ; 2.056          ; -1.212           ; 1 Slow vid1 100C Model ;        ;
; -5.231 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.841      ; 2.212          ; -1.211           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.884      ; 2.101          ; -1.210           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.937      ; 2.115          ; -1.210           ; 1 Slow vid1 100C Model ;        ;
; -5.204 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.908      ; 2.168          ; -1.210           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.945      ; 2.106          ; -1.210           ; 1 Slow vid1 100C Model ;        ;
; -5.165 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.764      ; 2.220          ; -1.209           ; 1 Slow vid1 100C Model ;        ;
; -5.231 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.936      ; 2.125          ; -1.209           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.834            ; 0.609      ; 2.433          ; -1.208           ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.830      ; 2.230          ; -1.207           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.882      ; 2.167          ; -1.207           ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 0.710      ; 2.340          ; -1.206           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 0.869      ; 2.168          ; -1.206           ; Slow 900mV 100C Model  ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.790      ; 2.272          ; -1.206           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.840      ; 2.130          ; -1.206           ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.851      ; 2.128          ; -1.205           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.803            ; 0.929      ; 2.079          ; -1.205           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.773      ; 2.288          ; -1.205           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.816      ; 2.230          ; -1.204           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.977      ; 2.069          ; -1.204           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 0.877      ; 2.171          ; -1.204           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 0.860      ; 2.137          ; -1.204           ; 1 Slow vid1 100C Model ;        ;
; -5.100 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.938      ; 2.118          ; -1.203           ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.769      ; 2.198          ; -1.203           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.824      ; 2.153          ; -1.203           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.849      ; 2.142          ; -1.202           ; 1 Slow vid1 100C Model ;        ;
; -5.176 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 0.995      ; 2.037          ; -1.201           ; Slow 900mV 100C Model  ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.977      ; 2.105          ; -1.201           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 0.770      ; 2.271          ; -1.200           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.901      ; 2.140          ; -1.200           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.858      ; 2.184          ; -1.200           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.849      ; 2.203          ; -1.199           ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.731      ; 2.326          ; -1.199           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 0.741      ; 2.249          ; -1.199           ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.834      ; 2.205          ; -1.198           ; 1 Slow vid1 100C Model ;        ;
; -5.213 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.826      ; 2.136          ; -1.198           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.868      ; 2.197          ; -1.198           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.985      ; 2.055          ; -1.198           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.765            ; 0.917      ; 2.046          ; -1.198           ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.735      ; 2.249          ; -1.196           ; 1 Slow vid1 100C Model ;        ;
; -5.199 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.857      ; 2.191          ; -1.196           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.085      ; 1.963          ; -1.196           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.813      ; 2.233          ; -1.194           ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.934      ; 2.112          ; -1.194           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.800      ; 2.264          ; -1.194           ; 1 Slow vid1 100C Model ;        ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.789      ; 2.257          ; -1.194           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.951      ; 2.096          ; -1.194           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 0.775      ; 2.265          ; -1.193           ; 1 Slow vid1 100C Model ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.743      ; 2.225          ; -1.193           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.920      ; 2.114          ; -1.192           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.826      ; 2.140          ; -1.192           ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.837      ; 2.130          ; -1.191           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.855            ; 0.818      ; 2.228          ; -1.191           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.850      ; 2.116          ; -1.190           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.808      ; 2.158          ; -1.190           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.872      ; 2.094          ; -1.190           ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.005      ; 2.026          ; -1.189           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.682      ; 2.358          ; -1.187           ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.804      ; 2.236          ; -1.187           ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.824      ; 2.166          ; -1.186           ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.884      ; 2.154          ; -1.186           ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 0.802      ; 2.188          ; -1.186           ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.828      ; 2.147          ; -1.186           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 0.729      ; 2.301          ; -1.186           ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.832            ; 0.996      ; 2.021          ; -1.185           ; Slow 900mV 100C Model  ;        ;
; -5.212 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.963      ; 2.064          ; -1.185           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.965      ; 2.062          ; -1.185           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.737      ; 2.223          ; -1.185           ; 1 Slow vid1 100C Model ;        ;
; -5.219 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.855      ; 2.123          ; -1.184           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 0.778      ; 2.274          ; -1.184           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.837      ; 2.188          ; -1.183           ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.851      ; 2.107          ; -1.182           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.765      ; 2.219          ; -1.181           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.832      ; 2.202          ; -1.181           ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.976      ; 2.046          ; -1.180           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.714      ; 2.254          ; -1.180           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.152      ; 1.881          ; -1.180           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.868      ; 2.116          ; -1.180           ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.831      ; 2.229          ; -1.179           ; 1 Slow vid1 100C Model ;        ;
; -5.300 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.936      ; 2.095          ; -1.179           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 0.849      ; 2.105          ; -1.179           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 0.747      ; 2.223          ; -1.179           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 0.746      ; 2.224          ; -1.179           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.729      ; 2.224          ; -1.178           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.884      ; 2.147          ; -1.178           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.824      ; 2.196          ; -1.178           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.852      ; 2.166          ; -1.177           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.815      ; 2.151          ; -1.177           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.790      ; 2.162          ; -1.176           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.832      ; 2.120          ; -1.176           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 0.746      ; 2.273          ; -1.175           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.939      ; 2.117          ; -1.175           ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.760      ; 2.218          ; -1.174           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.867            ; 0.912      ; 2.128          ; -1.173           ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.855      ; 2.158          ; -1.172           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.110      ; 1.915          ; -1.172           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.826      ; 2.150          ; -1.172           ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.850      ; 2.202          ; -1.171           ; 1 Slow vid1 100C Model ;        ;
; -5.202 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.834      ; 2.203          ; -1.171           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.888      ; 2.151          ; -1.171           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.762      ; 2.197          ; -1.171           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.750      ; 2.210          ; -1.170           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 0.766      ; 2.207          ; -1.170           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.821      ; 2.216          ; -1.169           ; 1 Slow vid1 100C Model ;        ;
; -5.246 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.797      ; 2.223          ; -1.168           ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.710      ; 2.248          ; -1.168           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.829      ; 2.111          ; -1.166           ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.744      ; 2.224          ; -1.165           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.803      ; 2.137          ; -1.165           ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.776      ; 2.230          ; -1.165           ; 1 Slow vid1 100C Model ;        ;
; -5.214 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.751      ; 2.178          ; -1.165           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 0.603      ; 2.403          ; -1.165           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.832            ; 0.819      ; 2.177          ; -1.164           ; Slow 900mV 100C Model  ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.811      ; 2.127          ; -1.164           ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.929      ; 2.076          ; -1.163           ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.923      ; 2.082          ; -1.163           ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.754      ; 2.261          ; -1.163           ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.708      ; 2.229          ; -1.162           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.881            ; 0.911      ; 2.132          ; -1.162           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.863      ; 2.065          ; -1.162           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.794      ; 2.156          ; -1.161           ; 1 Slow vid1 100C Model ;        ;
; -5.071 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.690      ; 2.324          ; -1.161           ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.719      ; 2.307          ; -1.160           ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.909      ; 2.103          ; -1.160           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.757      ; 2.245          ; -1.160           ; 1 Slow vid1 100C Model ;        ;
; -5.173 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.805      ; 2.235          ; -1.159           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.683      ; 2.357          ; -1.159           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.677      ; 2.270          ; -1.159           ; 1 Slow vid1 100C Model ;        ;
; -5.243 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.814      ; 2.138          ; -1.158           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.908      ; 2.102          ; -1.158           ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.870      ; 2.130          ; -1.158           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.745      ; 2.176          ; -1.157           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.953      ; 2.058          ; -1.157           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.883      ; 2.114          ; -1.155           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.833      ; 2.201          ; -1.153           ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.758      ; 2.183          ; -1.152           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.845      ; 2.149          ; -1.152           ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.816      ; 2.111          ; -1.151           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.777            ; 0.842      ; 2.086          ; -1.151           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.730      ; 2.223          ; -1.150           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.938      ; 2.054          ; -1.150           ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.808      ; 2.116          ; -1.150           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.885      ; 2.146          ; -1.150           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.801      ; 2.191          ; -1.150           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.858            ; 0.819      ; 2.188          ; -1.149           ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.730      ; 2.183          ; -1.149           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.832            ; 0.909      ; 2.072          ; -1.149           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.790      ; 2.132          ; -1.148           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.825      ; 2.087          ; -1.148           ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.792      ; 2.209          ; -1.148           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.839      ; 2.177          ; -1.148           ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.804      ; 2.196          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.815      ; 2.121          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.850      ; 2.063          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.719      ; 2.203          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.762      ; 2.251          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 0.705      ; 2.245          ; -1.147           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.830            ; 0.978      ; 1.998          ; -1.146           ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 0.716      ; 2.264          ; -1.145           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.935      ; 2.052          ; -1.145           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.755      ; 2.166          ; -1.145           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.797      ; 2.124          ; -1.145           ; 1 Slow vid1 100C Model ;        ;
; -5.175 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.809      ; 2.202          ; -1.144           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 1.021      ; 1.979          ; -1.144           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.842      ; 2.169          ; -1.143           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 0.656      ; 2.275          ; -1.143           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 0.761      ; 2.250          ; -1.143           ; 1 Slow vid1 100C Model ;        ;
; -5.162 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.867      ; 2.128          ; -1.142           ; 1 Slow vid1 100C Model ;        ;
; -5.239 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.818      ; 2.176          ; -1.142           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.831            ; 0.965      ; 2.008          ; -1.142           ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.823      ; 2.160          ; -1.141           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.724      ; 2.181          ; -1.141           ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.774      ; 2.218          ; -1.140           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.804      ; 2.100          ; -1.140           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.662      ; 2.330          ; -1.139           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 0.748      ; 2.194          ; -1.139           ; 1 Slow vid1 100C Model ;        ;
; -5.251 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.820      ; 2.112          ; -1.138           ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.819      ; 2.113          ; -1.138           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 0.890      ; 2.052          ; -1.138           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.804      ; 2.136          ; -1.137           ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.790      ; 2.199          ; -1.137           ; 1 Slow vid1 100C Model ;        ;
; -5.215 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.762      ; 2.227          ; -1.137           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.094      ; 1.895          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.145 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.737      ; 2.188          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.810      ; 2.130          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.811      ; 2.101          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.769      ; 2.143          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.831            ; 0.784      ; 2.183          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.633      ; 2.356          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.744      ; 2.167          ; -1.136           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 0.809      ; 2.170          ; -1.135           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.711      ; 2.277          ; -1.135           ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.716      ; 2.182          ; -1.134           ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.871      ; 2.105          ; -1.134           ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.709      ; 2.228          ; -1.134           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.741      ; 2.234          ; -1.134           ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.052      ; 1.934          ; -1.133           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.724      ; 2.173          ; -1.133           ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.874      ; 2.111          ; -1.133           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 0.851      ; 2.113          ; -1.133           ; Slow 900mV 100C Model  ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.691      ; 2.323          ; -1.133           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.667      ; 2.319          ; -1.133           ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.794      ; 2.126          ; -1.131           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.698      ; 2.208          ; -1.131           ; 1 Slow vid1 100C Model ;        ;
; -5.172 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.854            ; 0.820      ; 2.164          ; -1.130           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.701      ; 2.282          ; -1.130           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 0.718      ; 2.267          ; -1.129           ; 1 Slow vid1 100C Model ;        ;
; -5.200 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 0.598      ; 2.365          ; -1.128           ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.776            ; 0.782      ; 2.121          ; -1.127           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.866      ; 2.128          ; -1.127           ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.925      ; 2.056          ; -1.127           ; 1 Slow vid1 100C Model ;        ;
; -5.177 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.826      ; 2.166          ; -1.125           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.830      ; 2.137          ; -1.125           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.889      ; 2.078          ; -1.125           ; 1 Slow vid1 100C Model ;        ;
; -5.100 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 0.746      ; 2.182          ; -1.124           ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.922      ; 2.067          ; -1.123           ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.844      ; 2.121          ; -1.123           ; 1 Slow vid1 100C Model ;        ;
; -5.205 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.790      ; 2.095          ; -1.121           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.792      ; 2.093          ; -1.121           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.793      ; 2.208          ; -1.120           ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.824      ; 2.162          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.933      ; 2.028          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.805      ; 2.195          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.903      ; 2.058          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 0.737      ; 2.213          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 0.773      ; 2.120          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.720      ; 2.202          ; -1.119           ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.931      ; 2.054          ; -1.118           ; 1 Slow vid1 100C Model ;        ;
; -5.210 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.695      ; 2.187          ; -1.118           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.856            ; 0.833      ; 2.141          ; -1.118           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.784      ; 2.200          ; -1.117           ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 0.703      ; 2.178          ; -1.117           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.868      ; 2.091          ; -1.117           ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.843      ; 2.126          ; -1.116           ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.680      ; 2.306          ; -1.116           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 0.784      ; 2.136          ; -1.116           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.805      ; 2.178          ; -1.116           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.684      ; 2.207          ; -1.116           ; 1 Slow vid1 100C Model ;        ;
; -5.215 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 1.035      ; 1.932          ; -1.115           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.788      ; 2.103          ; -1.115           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.868      ; 2.127          ; -1.114           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.746      ; 2.219          ; -1.112           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.757      ; 2.196          ; -1.112           ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.798      ; 2.165          ; -1.111           ; 1 Slow vid1 100C Model ;        ;
; -5.208 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.783      ; 2.180          ; -1.111           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 0.804      ; 2.071          ; -1.110           ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.856      ; 2.095          ; -1.109           ; 1 Slow vid1 100C Model ;        ;
; -5.187 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.739      ; 2.222          ; -1.109           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.783      ; 2.167          ; -1.108           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.752      ; 2.120          ; -1.108           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.859      ; 2.101          ; -1.108           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.803            ; 0.961      ; 1.950          ; -1.108           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.842      ; 2.118          ; -1.107           ; 1 Slow vid1 100C Model ;        ;
; -5.184 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.795      ; 2.154          ; -1.107           ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.829      ; 2.044          ; -1.107           ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.869      ; 2.103          ; -1.106           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.776      ; 2.105          ; -1.105           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.734      ; 2.147          ; -1.105           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.709      ; 2.248          ; -1.104           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 0.917      ; 2.029          ; -1.104           ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.897      ; 2.049          ; -1.104           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.874      ; 2.081          ; -1.103           ; 1 Slow vid1 100C Model ;        ;
; -5.119 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.706      ; 2.161          ; -1.103           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.884      ; 2.061          ; -1.103           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.699      ; 2.207          ; -1.103           ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.702      ; 2.281          ; -1.102           ; 1 Slow vid1 100C Model ;        ;
; -5.212 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 0.710      ; 2.234          ; -1.102           ; 1 Slow vid1 100C Model ;        ;
; -5.132 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.816      ; 2.151          ; -1.101           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.663      ; 2.212          ; -1.100           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.804            ; 0.783      ; 2.120          ; -1.099           ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.719      ; 2.168          ; -1.098           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.856            ; 0.780      ; 2.174          ; -1.098           ; 1 Slow vid1 100C Model ;        ;
; -5.211 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.854      ; 2.086          ; -1.098           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.856      ; 2.084          ; -1.098           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.745      ; 2.117          ; -1.098           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.897      ; 2.066          ; -1.096           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.654      ; 2.231          ; -1.095           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.854            ; 0.852      ; 2.095          ; -1.093           ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 1.036      ; 1.898          ; -1.092           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.731      ; 2.125          ; -1.092           ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.809      ; 2.135          ; -1.091           ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.844      ; 2.125          ; -1.088           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.830      ; 2.126          ; -1.088           ; 1 Slow vid1 100C Model ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.685      ; 2.166          ; -1.087           ; 1 Slow vid1 100C Model ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.765      ; 2.164          ; -1.087           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 0.724      ; 2.138          ; -1.087           ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.688      ; 2.240          ; -1.086           ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.835      ; 2.103          ; -1.086           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.897      ; 2.041          ; -1.086           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.765      ; 2.085          ; -1.086           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.819      ; 2.118          ; -1.085           ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 0.592      ; 2.335          ; -1.085           ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.808      ; 2.142          ; -1.083           ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 0.769      ; 2.079          ; -1.083           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.775      ; 2.160          ; -1.083           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 0.744      ; 2.143          ; -1.083           ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.698      ; 2.173          ; -1.082           ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 0.787      ; 2.136          ; -1.082           ; 1 Slow vid1 100C Model ;        ;
; -5.249 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.768      ; 2.180          ; -1.081           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.043      ; 1.890          ; -1.080           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.788      ; 2.160          ; -1.080           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.778      ; 2.143          ; -1.079           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 0.832      ; 2.079          ; -1.079           ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.730      ; 2.201          ; -1.078           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.843            ; 1.037      ; 1.884          ; -1.078           ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.001      ; 1.929          ; -1.077           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.829      ; 2.130          ; -1.077           ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.662      ; 2.267          ; -1.076           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.710      ; 2.247          ; -1.076           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.686      ; 2.243          ; -1.076           ; 1 Slow vid1 100C Model ;        ;
; -5.149 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.663      ; 2.282          ; -1.075           ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 1.026      ; 1.902          ; -1.075           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.791      ; 2.150          ; -1.074           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.750      ; 2.090          ; -1.074           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.692      ; 2.171          ; -1.074           ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.876      ; 2.051          ; -1.073           ; 1 Slow vid1 100C Model ;        ;
; -5.226 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.818      ; 2.097          ; -1.073           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.671      ; 2.165          ; -1.072           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.984      ; 1.941          ; -1.072           ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.830      ; 2.084          ; -1.072           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 0.664      ; 2.211          ; -1.072           ; 1 Slow vid1 100C Model ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.744      ; 2.194          ; -1.071           ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 0.561      ; 2.345          ; -1.071           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.814      ; 2.109          ; -1.071           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.737      ; 2.200          ; -1.071           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 0.878      ; 2.036          ; -1.071           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.718      ; 2.194          ; -1.070           ; 1 Slow vid1 100C Model ;        ;
; -5.214 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.704      ; 2.232          ; -1.069           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.787      ; 2.164          ; -1.069           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.776      ; 2.158          ; -1.068           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.843            ; 0.881      ; 2.030          ; -1.068           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.757      ; 2.164          ; -1.068           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.859      ; 2.062          ; -1.067           ; 1 Slow vid1 100C Model ;        ;
; -5.127 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.684      ; 2.172          ; -1.067           ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.828      ; 2.081          ; -1.067           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.839      ; 2.095          ; -1.067           ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.790      ; 2.142          ; -1.066           ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.797      ; 2.111          ; -1.066           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.837      ; 2.070          ; -1.065           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 0.641      ; 2.292          ; -1.065           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.717      ; 2.205          ; -1.064           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.777            ; 0.724      ; 2.117          ; -1.064           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.810      ; 2.134          ; -1.063           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.633      ; 2.296          ; -1.063           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.829      ; 2.076          ; -1.063           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 0.766      ; 2.100          ; -1.062           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.879      ; 2.049          ; -1.062           ; 1 Slow vid1 100C Model ;        ;
; -5.202 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.809      ; 2.105          ; -1.061           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 0.959      ; 1.943          ; -1.061           ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.696      ; 2.206          ; -1.060           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.732      ; 2.094          ; -1.060           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 0.649      ; 2.199          ; -1.060           ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.732      ; 2.091          ; -1.059           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 0.859      ; 2.054          ; -1.057           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.650      ; 2.170          ; -1.056           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 0.610      ; 2.280          ; -1.055           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.735      ; 2.186          ; -1.055           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.730      ; 2.089          ; -1.055           ; 1 Slow vid1 100C Model ;        ;
; -5.149 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.758      ; 2.085          ; -1.054           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 1.015      ; 1.879          ; -1.054           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 0.774      ; 2.147          ; -1.053           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.813            ; 0.808      ; 2.058          ; -1.053           ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.802      ; 2.116          ; -1.052           ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.770      ; 2.149          ; -1.052           ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.663      ; 2.177          ; -1.051           ; 1 Slow vid1 100C Model ;        ;
; -5.148 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.670      ; 2.233          ; -1.050           ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.858            ; 0.851      ; 2.057          ; -1.050           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.731      ; 2.200          ; -1.050           ; 1 Slow vid1 100C Model ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.663      ; 2.266          ; -1.048           ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.687      ; 2.242          ; -1.048           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 0.744      ; 2.069          ; -1.048           ; 1 Slow vid1 100C Model ;        ;
; -5.182 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.796      ; 2.093          ; -1.047           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 0.875      ; 2.027          ; -1.046           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.812      ; 2.102          ; -1.046           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.681      ; 2.218          ; -1.046           ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.627      ; 2.271          ; -1.045           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.772      ; 2.140          ; -1.044           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.728      ; 2.183          ; -1.044           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 0.711      ; 2.096          ; -1.043           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.895      ; 1.999          ; -1.042           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.751      ; 2.157          ; -1.041           ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.763      ; 2.144          ; -1.040           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.791            ; 0.797      ; 2.034          ; -1.040           ; 1 Slow vid1 100C Model ;        ;
; -5.119 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.939      ; 1.952          ; -1.038           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.816      ; 2.076          ; -1.038           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 0.698      ; 2.195          ; -1.038           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.832            ; 0.829      ; 2.041          ; -1.038           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.641      ; 2.262          ; -1.037           ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.765      ; 2.113          ; -1.036           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.674      ; 2.151          ; -1.036           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 0.852      ; 2.043          ; -1.036           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.811      ; 2.106          ; -1.035           ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.717      ; 2.159          ; -1.034           ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.810      ; 2.104          ; -1.033           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.771      ; 2.144          ; -1.033           ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.796      ; 2.088          ; -1.032           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.673      ; 2.201          ; -1.032           ; 1 Slow vid1 100C Model ;        ;
; -5.223 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.649      ; 2.225          ; -1.032           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.708      ; 2.192          ; -1.032           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.794      ; 2.080          ; -1.032           ; 1 Slow vid1 100C Model ;        ;
; -5.155 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.822      ; 2.076          ; -1.031           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.672      ; 2.148          ; -1.030           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.711      ; 2.185          ; -1.030           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.771            ; 0.861      ; 1.939          ; -1.029           ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 0.555      ; 2.315          ; -1.028           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 0.865      ; 1.994          ; -1.027           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.575      ; 2.317          ; -1.026           ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.810      ; 2.057          ; -1.025           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.896      ; 1.983          ; -1.025           ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.691      ; 2.186          ; -1.024           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.654      ; 2.160          ; -1.024           ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 0.624      ; 2.268          ; -1.024           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.744      ; 2.122          ; -1.024           ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.671      ; 2.232          ; -1.022           ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.647      ; 2.228          ; -1.022           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 0.683      ; 2.198          ; -1.022           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.707      ; 2.196          ; -1.021           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.786      ; 2.089          ; -1.021           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.711      ; 2.075          ; -1.020           ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.653      ; 2.156          ; -1.020           ; 1 Slow vid1 100C Model ;        ;
; -5.127 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.656      ; 2.230          ; -1.019           ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.635      ; 2.237          ; -1.019           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 0.967      ; 1.905          ; -1.018           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 1.012      ; 1.849          ; -1.018           ; 1 Slow vid1 100C Model ;        ;
; -5.251 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.796      ; 2.063          ; -1.017           ; 1 Slow vid1 100C Model ;        ;
; -5.145 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.850      ; 2.020          ; -1.017           ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.696      ; 2.179          ; -1.017           ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.628      ; 2.270          ; -1.017           ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.764      ; 2.118          ; -1.016           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.790            ; 0.737      ; 2.069          ; -1.016           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 0.925      ; 1.944          ; -1.015           ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 0.604      ; 2.250          ; -1.012           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.662      ; 2.215          ; -1.011           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.940      ; 1.951          ; -1.010           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.774      ; 2.102          ; -1.010           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.970      ; 1.883          ; -1.010           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 0.859      ; 2.006          ; -1.009           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 0.798      ; 2.066          ; -1.009           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.743      ; 2.132          ; -1.009           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.618      ; 2.257          ; -1.009           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.783      ; 2.091          ; -1.008           ; 1 Slow vid1 100C Model ;        ;
; -5.188 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.712      ; 2.163          ; -1.008           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.666      ; 2.211          ; -1.007           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 0.779      ; 2.083          ; -1.007           ; 1 Slow vid1 100C Model ;        ;
; -5.197 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.657      ; 2.191          ; -1.006           ; 1 Slow vid1 100C Model ;        ;
; -5.151 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.798      ; 2.074          ; -1.005           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.789      ; 2.070          ; -1.005           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 0.636      ; 2.198          ; -1.003           ; 1 Slow vid1 100C Model ;        ;
; -5.132 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.761      ; 2.092          ; -1.001           ; 1 Slow vid1 100C Model ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.614      ; 2.229          ; -1.001           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.622      ; 2.220          ; -1.000           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.915      ; 1.937          ; -1.000           ; 1 Slow vid1 100C Model ;        ;
; -5.165 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 0.875      ; 1.979          ; -0.998           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.769      ; 2.071          ; -0.998           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.763      ; 2.087          ; -0.998           ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.868            ; 0.698      ; 2.167          ; -0.997           ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.648      ; 2.215          ; -0.996           ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.692      ; 2.185          ; -0.996           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.768      ; 2.070          ; -0.996           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 0.836      ; 2.013          ; -0.995           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 0.755      ; 2.095          ; -0.995           ; 1 Slow vid1 100C Model ;        ;
; -5.168 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.926      ; 1.910          ; -0.994           ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.648      ; 2.227          ; -0.994           ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.656      ; 2.190          ; -0.993           ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.664      ; 2.196          ; -0.993           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[119]            ; 1.843            ; 0.828      ; 2.008          ; -0.993           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.636      ; 2.236          ; -0.991           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.612      ; 2.232          ; -0.991           ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 0.732      ; 2.124          ; -0.990           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.676      ; 2.079          ; -0.989           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 0.618      ; 2.160          ; -0.989           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.747      ; 2.091          ; -0.985           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.757      ; 2.002          ; -0.983           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.738      ; 2.096          ; -0.982           ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.721      ; 2.103          ; -0.982           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.883            ; 0.799      ; 2.065          ; -0.981           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.831            ; 0.714      ; 2.098          ; -0.981           ; 1 Slow vid1 100C Model ;        ;
; -5.126 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.764      ; 2.083          ; -0.980           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 0.790      ; 2.046          ; -0.980           ; 1 Slow vid1 100C Model ;        ;
; -5.190 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.678      ; 2.144          ; -0.980           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.837      ; 1.997          ; -0.980           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.859            ; 0.826      ; 2.012          ; -0.979           ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.645      ; 2.192          ; -0.979           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.711      ; 2.134          ; -0.979           ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.634      ; 2.186          ; -0.978           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.635      ; 2.135          ; -0.976           ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.622      ; 2.195          ; -0.975           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 0.820      ; 1.997          ; -0.975           ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.650      ; 2.167          ; -0.975           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 0.660      ; 2.150          ; -0.975           ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.954      ; 1.863          ; -0.974           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.630      ; 2.186          ; -0.974           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 0.912      ; 1.914          ; -0.974           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.671      ; 2.069          ; -0.974           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.629      ; 2.111          ; -0.974           ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.858            ; 0.882      ; 1.948          ; -0.972           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.935      ; 1.880          ; -0.972           ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.912      ; 1.902          ; -0.971           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.716      ; 2.123          ; -0.971           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.893      ; 1.919          ; -0.969           ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 0.876      ; 1.933          ; -0.968           ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.685      ; 2.149          ; -0.967           ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.617      ; 2.215          ; -0.965           ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 0.785      ; 2.024          ; -0.965           ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.657      ; 2.189          ; -0.965           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.641      ; 2.191          ; -0.965           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.842            ; 0.890      ; 1.917          ; -0.965           ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.811      ; 2.005          ; -0.963           ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 0.766      ; 2.041          ; -0.963           ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.613      ; 2.231          ; -0.963           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.911      ; 1.893          ; -0.961           ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.715      ; 2.127          ; -0.960           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.857            ; 0.833      ; 1.984          ; -0.960           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 0.652      ; 2.175          ; -0.959           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 0.820      ; 1.992          ; -0.958           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.869      ; 1.932          ; -0.958           ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 0.852      ; 1.947          ; -0.957           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.712      ; 2.112          ; -0.957           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.641      ; 2.109          ; -0.956           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 0.640      ; 2.110          ; -0.956           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.791            ; 0.679      ; 2.065          ; -0.953           ; 1 Slow vid1 100C Model ;        ;
; -5.162 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.770      ; 2.051          ; -0.951           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 0.742      ; 2.053          ; -0.951           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 0.598      ; 2.143          ; -0.951           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 0.908      ; 1.883          ; -0.950           ; 1 Slow vid1 100C Model ;        ;
; -5.195 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.764      ; 2.053          ; -0.950           ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.643      ; 2.148          ; -0.949           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.833            ; 0.846      ; 1.936          ; -0.949           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.658      ; 2.133          ; -0.949           ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 0.691      ; 2.115          ; -0.948           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.651      ; 2.139          ; -0.948           ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.777            ; 0.857      ; 1.868          ; -0.948           ; Slow 900mV 100C Model  ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 0.651      ; 2.179          ; -0.948           ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.599      ; 2.190          ; -0.947           ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 0.836      ; 1.965          ; -0.947           ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.870            ; 0.821      ; 1.996          ; -0.947           ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.857            ; 0.876      ; 1.928          ; -0.947           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.866            ; 0.659      ; 2.153          ; -0.946           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.607      ; 2.181          ; -0.946           ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 0.568      ; 2.241          ; -0.943           ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.734      ; 2.049          ; -0.941           ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.869            ; 0.877      ; 1.932          ; -0.940           ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.625      ; 2.181          ; -0.939           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[197]            ; 1.858            ; 0.811      ; 1.982          ; -0.935           ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.582      ; 2.219          ; -0.934           ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 0.776      ; 2.009          ; -0.932           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 0.695      ; 2.079          ; -0.932           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 0.654      ; 2.120          ; -0.932           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 0.896      ; 1.866          ; -0.930           ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.718      ; 1.987          ; -0.929           ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.894      ; 1.900          ; -0.927           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.695      ; 2.071          ; -0.924           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.757      ; 2.009          ; -0.924           ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.679      ; 2.086          ; -0.923           ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.869            ; 0.909      ; 1.882          ; -0.922           ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.833            ; 0.897      ; 1.852          ; -0.916           ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 0.669      ; 2.098          ; -0.914           ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.646      ; 2.134          ; -0.913           ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.678      ; 2.102          ; -0.913           ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.602      ; 2.176          ; -0.911           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 0.593      ; 2.123          ; -0.911           ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.590      ; 2.185          ; -0.908           ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 0.922      ; 1.853          ; -0.907           ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.831            ; 0.849      ; 1.888          ; -0.906           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 0.614      ; 2.154          ; -0.901           ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 0.731      ; 2.037          ; -0.900           ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 0.723      ; 2.030          ; -0.899           ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.869            ; 0.753      ; 2.014          ; -0.898           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 0.683      ; 1.991          ; -0.898           ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.869            ; 0.734      ; 2.031          ; -0.896           ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 0.599      ; 2.097          ; -0.891           ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 0.598      ; 2.098          ; -0.891           ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 0.670      ; 2.097          ; -0.886           ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.611      ; 2.138          ; -0.882           ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.755      ; 1.967          ; -0.880           ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.567      ; 2.180          ; -0.880           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 0.676      ; 2.044          ; -0.876           ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 0.766      ; 1.949          ; -0.872           ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.656      ; 2.056          ; -0.870           ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.859            ; 0.746      ; 1.981          ; -0.868           ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 0.740      ; 1.966          ; -0.864           ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.710      ; 1.988          ; -0.855           ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 0.559      ; 2.101          ; -0.855           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 0.684      ; 2.015          ; -0.845           ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 0.860      ; 1.842          ; -0.843           ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 0.621      ; 2.060          ; -0.839           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 0.790      ; 1.891          ; -0.838           ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 0.750      ; 1.929          ; -0.836           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.870            ; 0.741      ; 1.965          ; -0.836           ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.869            ; 0.768      ; 1.933          ; -0.832           ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 0.603      ; 2.030          ; -0.828           ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 0.686      ; 1.981          ; -0.824           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.882            ; 0.685      ; 2.014          ; -0.817           ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 0.649      ; 2.019          ; -0.814           ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 0.624      ; 2.046          ; -0.803           ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.671      ; 1.973          ; -0.801           ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 0.741      ; 1.903          ; -0.790           ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 0.678      ; 1.978          ; -0.788           ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 0.636      ; 1.977          ; -0.770           ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 0.578      ; 1.955          ; -0.767           ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 0.694      ; 1.912          ; -0.763           ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.597      ; 2.031          ; -0.758           ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 0.639      ; 1.963          ; -0.734           ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 0.619      ; 1.962          ; -0.711           ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 0.604      ; 1.967          ; -0.703           ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[257] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.792            ; 0.451      ; 1.885          ; -0.544           ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 0.518      ; 1.862          ; -0.535           ; 1 Slow vid1 100C Model ;        ;
; -5.172 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.852            ; 0.512      ; 1.832          ; -0.492           ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.782            ; 0.456      ; 1.712          ; -0.386           ; 1 Slow vid1 100C Model ;        ;
; -5.177 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 0.374      ; 1.710          ; -0.295           ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 0.316      ; 1.721          ; -0.248           ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 0.356      ; 1.676          ; -0.243           ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 0.339      ; 1.688          ; -0.238           ; 1 Slow vid1 100C Model ;        ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+
; Slack  ; From Node                                                         ; To Node                                                                      ; Intrinsic Margin ; Fabric IC Delay ; Fabric-IC-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.782            ; 4.234           ; -2.452               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 4.258           ; -2.413               ; 1 Slow vid1 100C Model ;        ;
; -5.177 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 4.169           ; -2.380               ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 4.169           ; -2.380               ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 4.169           ; -2.380               ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.789            ; 4.169           ; -2.380               ; 1 Slow vid1 100C Model ;        ;
; -5.172 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.852            ; 4.070           ; -2.218               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[257] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.792            ; 3.880           ; -2.088               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 3.658           ; -1.815               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 3.646           ; -1.803               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 3.623           ; -1.780               ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 3.608           ; -1.773               ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.609           ; -1.766               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.609           ; -1.766               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.857            ; 3.610           ; -1.753               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.519           ; -1.753               ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 3.544           ; -1.752               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 3.617           ; -1.749               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 3.617           ; -1.749               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 3.534           ; -1.742               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 3.576           ; -1.733               ; 1 Slow vid1 100C Model ;        ;
; -5.251 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.572           ; -1.730               ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 3.516           ; -1.724               ; 1 Slow vid1 100C Model ;        ;
; -5.205 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.488           ; -1.724               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 3.529           ; -1.724               ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 3.488           ; -1.723               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.869            ; 3.588           ; -1.719               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.576           ; -1.718               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 3.518           ; -1.713               ; 1 Slow vid1 100C Model ;        ;
; -5.195 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.580           ; -1.713               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 3.545           ; -1.710               ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 3.545           ; -1.710               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 3.545           ; -1.710               ; 1 Slow vid1 100C Model ;        ;
; -5.200 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.835            ; 3.544           ; -1.709               ; 1 Slow vid1 100C Model ;        ;
; -5.149 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.496           ; -1.707               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.548           ; -1.706               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.790            ; 3.496           ; -1.706               ; 1 Slow vid1 100C Model ;        ;
; -5.190 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.548           ; -1.706               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.843            ; 3.539           ; -1.696               ; 1 Slow vid1 100C Model ;        ;
; -5.226 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.537           ; -1.695               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; 1.842            ; 3.536           ; -1.694               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.556           ; -1.689               ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.545           ; -1.689               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.556           ; -1.689               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.545           ; -1.689               ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.223 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.197 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.529           ; -1.687               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.521           ; -1.679               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 3.509           ; -1.677               ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 3.480           ; -1.675               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.792            ; 3.466           ; -1.674               ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.515           ; -1.672               ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.537           ; -1.671               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.513           ; -1.671               ; 1 Slow vid1 100C Model ;        ;
; -5.168 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.512           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.537           ; -1.670               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 3.523           ; -1.669               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 3.523           ; -1.669               ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.539           ; -1.669               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 3.470           ; -1.665               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.506           ; -1.664               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 3.523           ; -1.655               ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.495           ; -1.653               ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.520           ; -1.653               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.495           ; -1.653               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.521           ; -1.651               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.805            ; 3.452           ; -1.647               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.487           ; -1.645               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.487           ; -1.645               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.487           ; -1.645               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.501           ; -1.643               ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.501           ; -1.643               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.485           ; -1.643               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.882            ; 3.523           ; -1.641               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.504           ; -1.637               ; 1 Slow vid1 100C Model ;        ;
; -5.188 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.504           ; -1.637               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.503           ; -1.636               ; 1 Slow vid1 100C Model ;        ;
; -5.251 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.429           ; -1.635               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.398           ; -1.634               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.398           ; -1.634               ; 1 Slow vid1 100C Model ;        ;
; -5.202 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.486           ; -1.633               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 3.398           ; -1.633               ; 1 Slow vid1 100C Model ;        ;
; -5.182 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.473           ; -1.631               ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.473           ; -1.631               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.473           ; -1.631               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.402           ; -1.627               ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.776            ; 3.402           ; -1.626               ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.468           ; -1.626               ; 1 Slow vid1 100C Model ;        ;
; -5.249 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.492           ; -1.625               ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.419           ; -1.625               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.478           ; -1.624               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.489           ; -1.623               ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.475           ; -1.622               ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.475           ; -1.622               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.487           ; -1.621               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.413           ; -1.619               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.831            ; 3.449           ; -1.618               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.475           ; -1.617               ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.456           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.481           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.151 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.481           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.456           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.126 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.481           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.481           ; -1.614               ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.454           ; -1.612               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.454           ; -1.612               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.452           ; -1.610               ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.462           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.385           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.462           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.211 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.451           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.385           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.813            ; 3.422           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.403           ; -1.609               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 3.440           ; -1.608               ; 1 Slow vid1 100C Model ;        ;
; -5.243 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.401           ; -1.607               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.475           ; -1.607               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 3.410           ; -1.606               ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.486           ; -1.605               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.445           ; -1.603               ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.468           ; -1.602               ; 1 Slow vid1 100C Model ;        ;
; -5.214 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.469           ; -1.602               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.803            ; 3.404           ; -1.601               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.402           ; -1.599               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.804            ; 3.402           ; -1.598               ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.438           ; -1.596               ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 3.450           ; -1.596               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.438           ; -1.596               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.463           ; -1.595               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.462           ; -1.595               ; 1 Slow vid1 100C Model ;        ;
; -5.165 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.450           ; -1.594               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.831            ; 3.425           ; -1.594               ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.435           ; -1.593               ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.435           ; -1.593               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.435           ; -1.593               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.435           ; -1.593               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.435           ; -1.593               ; 1 Slow vid1 100C Model ;        ;
; -5.155 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.459           ; -1.592               ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.434           ; -1.592               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.857            ; 3.448           ; -1.591               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.385           ; -1.591               ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.148 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.456           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.443           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.456           ; -1.590               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.433           ; -1.588               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.433           ; -1.588               ; 1 Slow vid1 100C Model ;        ;
; -5.300 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.438           ; -1.586               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.452           ; -1.584               ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.462           ; -1.581               ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.462           ; -1.581               ; 1 Slow vid1 100C Model ;        ;
; -5.254 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.354           ; -1.580               ; 1 Slow vid1 100C Model ;        ;
; -5.184 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.834            ; 3.413           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.343           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.343           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.216 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.354           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.214 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.343           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.210 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.343           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.445           ; -1.579               ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 3.420           ; -1.578               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[197]            ; 1.858            ; 3.435           ; -1.577               ; 1 Slow vid1 100C Model ;        ;
; -5.127 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.443           ; -1.576               ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.443           ; -1.576               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.443           ; -1.576               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 3.429           ; -1.575               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.364           ; -1.574               ; 1 Slow vid1 100C Model ;        ;
; -5.184 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.415           ; -1.573               ; 1 Slow vid1 100C Model ;        ;
; -5.259 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.415           ; -1.573               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.415           ; -1.573               ; 1 Slow vid1 100C Model ;        ;
; -5.119 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.426           ; -1.573               ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.415           ; -1.573               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.440           ; -1.572               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.336           ; -1.572               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.438           ; -1.572               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.336           ; -1.572               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.437           ; -1.571               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.765            ; 3.336           ; -1.571               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.434           ; -1.568               ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.410           ; -1.567               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[119]            ; 1.843            ; 3.410           ; -1.567               ; 1 Slow vid1 100C Model ;        ;
; -5.172 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.854            ; 3.419           ; -1.565               ; 1 Slow vid1 100C Model ;        ;
; -5.320 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.410           ; -1.565               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.410           ; -1.565               ; 1 Slow vid1 100C Model ;        ;
; -5.215 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.417           ; -1.565               ; 1 Slow vid1 100C Model ;        ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.410           ; -1.565               ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.408           ; -1.563               ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.351           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.351           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.351           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.366           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.127 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.351           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.239 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.414           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.352           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.208 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.414           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.443           ; -1.562               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.401           ; -1.559               ; 1 Slow vid1 100C Model ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.399           ; -1.557               ; 1 Slow vid1 100C Model ;        ;
; -5.219 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.794            ; 3.351           ; -1.557               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.423           ; -1.556               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.409           ; -1.556               ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.422           ; -1.555               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.437           ; -1.555               ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 3.398           ; -1.554               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; 1.803            ; 3.356           ; -1.553               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.418           ; -1.552               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.418           ; -1.552               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.418           ; -1.552               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.418           ; -1.552               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.868            ; 3.418           ; -1.550               ; 1 Slow vid1 100C Model ;        ;
; -5.132 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.415           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.415           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.392           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.202 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.415           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.401           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 3.408           ; -1.549               ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.404           ; -1.548               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 3.378           ; -1.547               ; 1 Slow vid1 100C Model ;        ;
; -5.176 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 3.377           ; -1.546               ; Slow 900mV 100C Model  ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.310           ; -1.546               ; 1 Slow vid1 100C Model ;        ;
; -5.119 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.310           ; -1.546               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.310           ; -1.546               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.310           ; -1.546               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.399           ; -1.546               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.426           ; -1.545               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.386           ; -1.544               ; 1 Slow vid1 100C Model ;        ;
; -5.181 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.385           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.246 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.425           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.215 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.333           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.272 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.198 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.389           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 3.387           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.187 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.395           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.845            ; 3.388           ; -1.543               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 3.409           ; -1.541               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.866            ; 3.406           ; -1.540               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.304           ; -1.540               ; 1 Slow vid1 100C Model ;        ;
; -5.162 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.409           ; -1.539               ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 3.343           ; -1.539               ; 1 Slow vid1 100C Model ;        ;
; -5.100 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.343           ; -1.539               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 3.343           ; -1.539               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 3.343           ; -1.539               ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.868            ; 3.406           ; -1.538               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.833            ; 3.371           ; -1.538               ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.301           ; -1.537               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.301           ; -1.537               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.301           ; -1.537               ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.869            ; 3.406           ; -1.537               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.393           ; -1.537               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.765            ; 3.301           ; -1.536               ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.387           ; -1.534               ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.338           ; -1.534               ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.387           ; -1.534               ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.375           ; -1.533               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.297           ; -1.533               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.297           ; -1.533               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.399           ; -1.533               ; 1 Slow vid1 100C Model ;        ;
; -5.146 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.399           ; -1.532               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.414           ; -1.532               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.397           ; -1.530               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.371           ; -1.529               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.318           ; -1.529               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.318           ; -1.529               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.318           ; -1.529               ; 1 Slow vid1 100C Model ;        ;
; -5.145 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.381           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.371           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.394           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.371           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 3.382           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.409           ; -1.528               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.379           ; -1.527               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.382           ; -1.526               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.393           ; -1.525               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.289           ; -1.525               ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.388           ; -1.521               ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.362           ; -1.520               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.402           ; -1.520               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 3.364           ; -1.520               ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.385           ; -1.519               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.854            ; 3.373           ; -1.519               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.361           ; -1.519               ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.361           ; -1.519               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.771            ; 3.290           ; -1.519               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.385           ; -1.518               ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.358           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.358           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.231 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.358           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.204 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.382           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.382           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.368           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.833            ; 3.349           ; -1.516               ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 3.357           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.368           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 3.359           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.844            ; 3.359           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.212 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 3.357           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.291           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 3.357           ; -1.515               ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.842            ; 3.356           ; -1.514               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.301           ; -1.513               ; 1 Slow vid1 100C Model ;        ;
; -5.162 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.365           ; -1.512               ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.378           ; -1.512               ; 1 Slow vid1 100C Model ;        ;
; -5.122 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.315           ; -1.511               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.858            ; 3.369           ; -1.511               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 3.354           ; -1.511               ; 1 Slow vid1 100C Model ;        ;
; -5.185 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.351           ; -1.510               ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.351           ; -1.510               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.353           ; -1.510               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.353           ; -1.510               ; 1 Slow vid1 100C Model ;        ;
; -5.177 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.376           ; -1.509               ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.361           ; -1.509               ; 1 Slow vid1 100C Model ;        ;
; -5.132 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.361           ; -1.509               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; 1.804            ; 3.313           ; -1.509               ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.387           ; -1.506               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.387           ; -1.506               ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.359           ; -1.506               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.361           ; -1.505               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.371           ; -1.505               ; 1 Slow vid1 100C Model ;        ;
; -5.213 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.266           ; -1.502               ; 1 Slow vid1 100C Model ;        ;
; -5.186 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.266           ; -1.502               ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.343           ; -1.501               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.342           ; -1.500               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 3.342           ; -1.500               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.854            ; 3.354           ; -1.500               ; 1 Slow vid1 100C Model ;        ;
; -5.175 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.366           ; -1.499               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.351           ; -1.499               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.366           ; -1.499               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.366           ; -1.499               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.354           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 3.301           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.354           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 3.301           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.869            ; 3.367           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.803            ; 3.301           ; -1.498               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.349           ; -1.496               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.349           ; -1.496               ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.362           ; -1.496               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.349           ; -1.496               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.831            ; 3.327           ; -1.496               ; 1 Slow vid1 100C Model ;        ;
; -5.222 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 3.326           ; -1.495               ; Slow 900mV 100C Model  ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.347           ; -1.495               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 3.326           ; -1.495               ; Slow 900mV 100C Model  ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.286           ; -1.493               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.286           ; -1.493               ; 1 Slow vid1 100C Model ;        ;
; -5.242 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.338           ; -1.492               ; 1 Slow vid1 100C Model ;        ;
; -5.240 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.335           ; -1.492               ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.338           ; -1.492               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.257           ; -1.491               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.257           ; -1.491               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.257           ; -1.491               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.257           ; -1.491               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.257           ; -1.491               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.264           ; -1.490               ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.264           ; -1.490               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.343           ; -1.490               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.264           ; -1.489               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.264           ; -1.489               ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.346           ; -1.488               ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.346           ; -1.488               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.356           ; -1.488               ; 1 Slow vid1 100C Model ;        ;
; -5.256 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.339           ; -1.487               ; 1 Slow vid1 100C Model ;        ;
; -5.231 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.339           ; -1.487               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.339           ; -1.487               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.368           ; -1.487               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 3.278           ; -1.487               ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.328           ; -1.486               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.867            ; 3.353           ; -1.486               ; 1 Slow vid1 100C Model ;        ;
; -5.174 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.249           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.157 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.274           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.274           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.249           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.249           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.201 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.249           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.328           ; -1.485               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.365           ; -1.484               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.856            ; 3.340           ; -1.484               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.351           ; -1.484               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.351           ; -1.483               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.351           ; -1.483               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.834            ; 3.317           ; -1.483               ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.329           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.165 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.257           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.161 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.257           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.858            ; 3.340           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.329           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.134 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.257           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.831            ; 3.313           ; -1.482               ; Slow 900mV 100C Model  ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.257           ; -1.482               ; 1 Slow vid1 100C Model ;        ;
; -5.148 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.327           ; -1.481               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.321           ; -1.479               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.868            ; 3.347           ; -1.479               ; 1 Slow vid1 100C Model ;        ;
; -5.173 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.359           ; -1.478               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 3.268           ; -1.477               ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.329           ; -1.476               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.319           ; -1.476               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.318           ; -1.476               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.791            ; 3.265           ; -1.474               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.355           ; -1.473               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.870            ; 3.342           ; -1.472               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.313           ; -1.471               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 3.324           ; -1.470               ; 1 Slow vid1 100C Model ;        ;
; -5.141 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.312           ; -1.469               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.336           ; -1.469               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.312           ; -1.469               ; 1 Slow vid1 100C Model ;        ;
; -5.145 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.257           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.257           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.349           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.320           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.349           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.310           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.199 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.320           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.349           ; -1.468               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.257           ; -1.467               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.311           ; -1.467               ; 1 Slow vid1 100C Model ;        ;
; -5.260 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.317           ; -1.465               ; 1 Slow vid1 100C Model ;        ;
; -5.158 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.306           ; -1.464               ; 1 Slow vid1 100C Model ;        ;
; -5.241 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.320           ; -1.464               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.320           ; -1.464               ; 1 Slow vid1 100C Model ;        ;
; -5.186 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.320           ; -1.464               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.315           ; -1.463               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.304           ; -1.462               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.329           ; -1.462               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.302           ; -1.460               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.303           ; -1.460               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.305           ; -1.459               ; 1 Slow vid1 100C Model ;        ;
; -5.233 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.305           ; -1.459               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.305           ; -1.459               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.791            ; 3.250           ; -1.459               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 3.298           ; -1.457               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 3.312           ; -1.457               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.299           ; -1.457               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.299           ; -1.457               ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.245           ; -1.455               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.259           ; -1.455               ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.257           ; -1.454               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.257           ; -1.454               ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.257           ; -1.454               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.257           ; -1.454               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.309           ; -1.453               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.309           ; -1.453               ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.305           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.305           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.216           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.213 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.305           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.216           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.854            ; 3.306           ; -1.452               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.294           ; -1.451               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.224           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.224           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.206 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.301           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.224           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.224           ; -1.449               ; 1 Slow vid1 100C Model ;        ;
; -5.402 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.295           ; -1.448               ; 1 Slow vid1 100C Model ;        ;
; -5.173 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.295           ; -1.448               ; 1 Slow vid1 100C Model ;        ;
; -5.354 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.295           ; -1.448               ; 1 Slow vid1 100C Model ;        ;
; -5.110 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.315           ; -1.448               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.329           ; -1.448               ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.293           ; -1.446               ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 3.283           ; -1.446               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.250           ; -1.446               ; 1 Slow vid1 100C Model ;        ;
; -5.198 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 3.283           ; -1.446               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.288           ; -1.446               ; 1 Slow vid1 100C Model ;        ;
; -5.144 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 3.282           ; -1.445               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.232           ; -1.444               ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.232           ; -1.444               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.232           ; -1.444               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.232           ; -1.444               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.285           ; -1.443               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.285           ; -1.443               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.285           ; -1.443               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.235           ; -1.442               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.235           ; -1.442               ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.235           ; -1.442               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.216           ; -1.442               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.793            ; 3.235           ; -1.442               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.867            ; 3.306           ; -1.439               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 3.270           ; -1.439               ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.278           ; -1.437               ; 1 Slow vid1 100C Model ;        ;
; -5.212 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.278           ; -1.436               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.318           ; -1.436               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.289           ; -1.436               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.211           ; -1.436               ; 1 Slow vid1 100C Model ;        ;
; -5.259 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.209           ; -1.435               ; 1 Slow vid1 100C Model ;        ;
; -5.232 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.209           ; -1.435               ; 1 Slow vid1 100C Model ;        ;
; -5.290 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.209           ; -1.435               ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.777            ; 3.212           ; -1.435               ; Slow 900mV 100C Model  ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.224           ; -1.435               ; 1 Slow vid1 100C Model ;        ;
; -5.263 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.209           ; -1.435               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.881            ; 3.315           ; -1.434               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 3.275           ; -1.434               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.198           ; -1.434               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.279           ; -1.432               ; 1 Slow vid1 100C Model ;        ;
; -5.204 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.279           ; -1.432               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.286           ; -1.430               ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.869            ; 3.298           ; -1.429               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.883            ; 3.312           ; -1.429               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.202           ; -1.428               ; 1 Slow vid1 100C Model ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.202           ; -1.428               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.202           ; -1.427               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.231           ; -1.427               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.202           ; -1.427               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.882            ; 3.309           ; -1.427               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 3.267           ; -1.425               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.267           ; -1.425               ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.305           ; -1.424               ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.305           ; -1.424               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.276           ; -1.423               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.276           ; -1.423               ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.276           ; -1.423               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.275           ; -1.422               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.264           ; -1.422               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.264           ; -1.422               ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.277           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.856            ; 3.277           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.224           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.274           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.224           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.263           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.224           ; -1.421               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.272           ; -1.419               ; 1 Slow vid1 100C Model ;        ;
; -5.156 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.286           ; -1.419               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.272           ; -1.419               ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.272           ; -1.419               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.285           ; -1.419               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.804            ; 3.222           ; -1.418               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 3.273           ; -1.418               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 3.273           ; -1.418               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.269           ; -1.417               ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.267           ; -1.415               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.832            ; 3.247           ; -1.415               ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.180           ; -1.414               ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.180           ; -1.414               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.264           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.264           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.278           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.252           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.264           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.264           ; -1.410               ; 1 Slow vid1 100C Model ;        ;
; -5.130 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.254           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; 1.843            ; 3.251           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.254           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.222 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.254           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.277 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.254           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.254           ; -1.408               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.859            ; 3.266           ; -1.407               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.869            ; 3.275           ; -1.406               ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.180           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.258           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.180           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.250           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.258           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.258           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.250           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.272           ; -1.405               ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 3.272           ; -1.404               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.257           ; -1.404               ; 1 Slow vid1 100C Model ;        ;
; -5.169 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.167           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.144 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.167           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.142 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.167           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.117 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.167           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.244           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.244           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.244           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.244           ; -1.403               ; 1 Slow vid1 100C Model ;        ;
; -5.168 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.176           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.164 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.176           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.149 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.272           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.176           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.255           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.272           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.071 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.255           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.842            ; 3.244           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.195 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.176           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.255           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.255           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.255           ; -1.402               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.252           ; -1.400               ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.252           ; -1.400               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.253           ; -1.399               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.253           ; -1.399               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.253           ; -1.399               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.243           ; -1.399               ; 1 Slow vid1 100C Model ;        ;
; -5.183 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.243           ; -1.397               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.846            ; 3.243           ; -1.397               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.870            ; 3.267           ; -1.397               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.163           ; -1.397               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.791            ; 3.188           ; -1.397               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.170           ; -1.396               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.855            ; 3.251           ; -1.396               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.856            ; 3.251           ; -1.395               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.183           ; -1.395               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.775            ; 3.170           ; -1.395               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.777            ; 3.171           ; -1.394               ; 1 Slow vid1 100C Model ;        ;
; -5.150 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.272           ; -1.391               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.272           ; -1.391               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.272           ; -1.391               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.837            ; 3.227           ; -1.390               ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.163           ; -1.389               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.163           ; -1.389               ; 1 Slow vid1 100C Model ;        ;
; -5.100 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.242           ; -1.389               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.163           ; -1.389               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.163           ; -1.389               ; 1 Slow vid1 100C Model ;        ;
; -5.152 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.163           ; -1.388               ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.163           ; -1.388               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.163           ; -1.388               ; 1 Slow vid1 100C Model ;        ;
; -5.113 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.175           ; -1.386               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.175           ; -1.386               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.175           ; -1.386               ; 1 Slow vid1 100C Model ;        ;
; -5.078 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.845            ; 3.231           ; -1.386               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.175           ; -1.386               ; 1 Slow vid1 100C Model ;        ;
; -5.133 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.832            ; 3.217           ; -1.385               ; Slow 900mV 100C Model  ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 3.175           ; -1.385               ; 1 Slow vid1 100C Model ;        ;
; -5.178 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 3.225           ; -1.384               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.224           ; -1.383               ; 1 Slow vid1 100C Model ;        ;
; -5.078 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.227           ; -1.383               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.229           ; -1.382               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.235           ; -1.382               ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.239           ; -1.381               ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.155           ; -1.381               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.155           ; -1.381               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.155           ; -1.381               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.222           ; -1.380               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.832            ; 3.211           ; -1.379               ; Slow 900mV 100C Model  ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.180           ; -1.377               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.180           ; -1.377               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.832            ; 3.209           ; -1.377               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.223           ; -1.376               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.257           ; -1.376               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.244           ; -1.376               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.227           ; -1.375               ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.227           ; -1.375               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.139           ; -1.375               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.255           ; -1.374               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.226           ; -1.374               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.255           ; -1.374               ; 1 Slow vid1 100C Model ;        ;
; -5.189 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.868            ; 3.242           ; -1.374               ; 1 Slow vid1 100C Model ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.843            ; 3.215           ; -1.372               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.225           ; -1.371               ; 1 Slow vid1 100C Model ;        ;
; -5.137 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.210           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.132           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.210           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.210           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.132           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.132           ; -1.368               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 3.225           ; -1.366               ; 1 Slow vid1 100C Model ;        ;
; -5.104 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.858            ; 3.222           ; -1.364               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 3.195           ; -1.364               ; 1 Slow vid1 100C Model ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.152           ; -1.364               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; 1.727            ; 3.091           ; -1.364               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.242           ; -1.361               ; 1 Slow vid1 100C Model ;        ;
; -5.124 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.163           ; -1.360               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.163           ; -1.360               ; 1 Slow vid1 100C Model ;        ;
; -5.262 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.132           ; -1.358               ; 1 Slow vid1 100C Model ;        ;
; -5.235 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.132           ; -1.358               ; 1 Slow vid1 100C Model ;        ;
; -5.188 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.209           ; -1.357               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.224           ; -1.356               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.843            ; 3.198           ; -1.355               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.130           ; -1.355               ; 1 Slow vid1 100C Model ;        ;
; -5.089 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 3.222           ; -1.354               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.856            ; 3.209           ; -1.353               ; 1 Slow vid1 100C Model ;        ;
; -5.140 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.222           ; -1.352               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.194           ; -1.352               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.218           ; -1.351               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.859            ; 3.209           ; -1.350               ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.123           ; -1.347               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.188           ; -1.346               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.188           ; -1.346               ; 1 Slow vid1 100C Model ;        ;
; -5.250 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.115           ; -1.341               ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.115           ; -1.341               ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.115           ; -1.341               ; 1 Slow vid1 100C Model ;        ;
; -5.223 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.115           ; -1.341               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.183           ; -1.341               ; 1 Slow vid1 100C Model ;        ;
; -5.058 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.181           ; -1.340               ; 1 Slow vid1 100C Model ;        ;
; -5.163 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.192           ; -1.339               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.869            ; 3.208           ; -1.339               ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.187           ; -1.335               ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.099           ; -1.335               ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.099           ; -1.335               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.831            ; 3.165           ; -1.334               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; 1.859            ; 3.191           ; -1.332               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.094           ; -1.330               ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.169           ; -1.327               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 3.155           ; -1.325               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 3.155           ; -1.325               ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.176           ; -1.324               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.167           ; -1.323               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.167           ; -1.323               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.163           ; -1.322               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.831            ; 3.153           ; -1.322               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.162           ; -1.321               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 3.152           ; -1.320               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.163           ; -1.319               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.163           ; -1.319               ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.777            ; 3.094           ; -1.317               ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.168           ; -1.316               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.169           ; -1.316               ; 1 Slow vid1 100C Model ;        ;
; -5.143 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.079           ; -1.315               ; 1 Slow vid1 100C Model ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.079           ; -1.315               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.159           ; -1.315               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.766            ; 3.081           ; -1.315               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.165           ; -1.313               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.165           ; -1.313               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.077           ; -1.313               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.089           ; -1.313               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.164           ; -1.312               ; 1 Slow vid1 100C Model ;        ;
; -5.135 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.192           ; -1.311               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.099           ; -1.311               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.099           ; -1.311               ; 1 Slow vid1 100C Model ;        ;
; -5.098 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.177           ; -1.310               ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.150           ; -1.309               ; 1 Slow vid1 100C Model ;        ;
; -5.155 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.082           ; -1.308               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.082           ; -1.308               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.855            ; 3.163           ; -1.308               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.082           ; -1.308               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.160           ; -1.307               ; 1 Slow vid1 100C Model ;        ;
; -5.120 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.081           ; -1.306               ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.081           ; -1.306               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.081           ; -1.306               ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.081           ; -1.306               ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.148           ; -1.304               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.148           ; -1.304               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.078           ; -1.304               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.078           ; -1.304               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; 1.832            ; 3.134           ; -1.302               ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.065           ; -1.301               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.065           ; -1.301               ; 1 Slow vid1 100C Model ;        ;
; -5.159 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.144           ; -1.300               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.144           ; -1.300               ; 1 Slow vid1 100C Model ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.144           ; -1.300               ; 1 Slow vid1 100C Model ;        ;
; -5.207 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.144           ; -1.300               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.767            ; 3.067           ; -1.300               ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.145           ; -1.298               ; 1 Slow vid1 100C Model ;        ;
; -5.194 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.145           ; -1.298               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.145           ; -1.298               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.142           ; -1.298               ; 1 Slow vid1 100C Model ;        ;
; -5.151 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.155           ; -1.297               ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.858            ; 3.155           ; -1.297               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 3.134           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 3.069           ; -1.294               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.146           ; -1.293               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.146           ; -1.293               ; 1 Slow vid1 100C Model ;        ;
; -5.261 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.144           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.170 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.139           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.139           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.056           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.076 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.764            ; 3.056           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 3.133           ; -1.292               ; 1 Slow vid1 100C Model ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.079           ; -1.291               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.079           ; -1.291               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.064           ; -1.290               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.064           ; -1.290               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.064           ; -1.290               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.064           ; -1.290               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.064           ; -1.290               ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.076           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.139 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.076           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.130           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.082 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.130           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.130           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.841            ; 3.129           ; -1.288               ; 1 Slow vid1 100C Model ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.072           ; -1.284               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.126           ; -1.284               ; 1 Slow vid1 100C Model ;        ;
; -5.085 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.788            ; 3.072           ; -1.284               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.126           ; -1.284               ; 1 Slow vid1 100C Model ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.127           ; -1.283               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.127           ; -1.283               ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.133           ; -1.281               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.119           ; -1.278               ; 1 Slow vid1 100C Model ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.081           ; -1.278               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.081           ; -1.278               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.081           ; -1.278               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.081           ; -1.278               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.130           ; -1.277               ; 1 Slow vid1 100C Model ;        ;
; -5.041 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.867            ; 3.138           ; -1.271               ; 1 Slow vid1 100C Model ;        ;
; -5.153 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.046           ; -1.270               ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.046           ; -1.270               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.788            ; 3.056           ; -1.268               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.069           ; -1.266               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.069           ; -1.266               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.803            ; 3.069           ; -1.266               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.131           ; -1.265               ; 1 Slow vid1 100C Model ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 3.092           ; -1.262               ; Slow 900mV 100C Model  ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.103           ; -1.262               ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.105           ; -1.261               ; 1 Slow vid1 100C Model ;        ;
; -5.053 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.105           ; -1.261               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.841            ; 3.102           ; -1.261               ; 1 Slow vid1 100C Model ;        ;
; -5.166 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.218 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.193 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.191 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.043 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.774            ; 3.033           ; -1.259               ; 1 Slow vid1 100C Model ;        ;
; -5.115 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.022           ; -1.258               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.022           ; -1.258               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; 1.789            ; 3.047           ; -1.258               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.029           ; -1.253               ; 1 Slow vid1 100C Model ;        ;
; -5.075 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.029           ; -1.253               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.029           ; -1.253               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.029           ; -1.253               ; 1 Slow vid1 100C Model ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.029           ; -1.253               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.094           ; -1.252               ; 1 Slow vid1 100C Model ;        ;
; -5.108 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 3.095           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.094           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; 1.868            ; 3.119           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.094           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.192 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 3.095           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.843            ; 3.094           ; -1.251               ; 1 Slow vid1 100C Model ;        ;
; -5.138 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 3.094           ; -1.250               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.091           ; -1.249               ; 1 Slow vid1 100C Model ;        ;
; -5.094 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.091           ; -1.249               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.115           ; -1.249               ; 1 Slow vid1 100C Model ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.130           ; -1.249               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.102           ; -1.249               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.764            ; 3.012           ; -1.248               ; 1 Slow vid1 100C Model ;        ;
; -5.129 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 3.076           ; -1.246               ; Slow 900mV 100C Model  ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 3.075           ; -1.245               ; Slow 900mV 100C Model  ;        ;
; -5.061 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.844            ; 3.086           ; -1.242               ; 1 Slow vid1 100C Model ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.789            ; 3.030           ; -1.241               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.842            ; 3.079           ; -1.237               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.088           ; -1.236               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 3.083           ; -1.236               ; 1 Slow vid1 100C Model ;        ;
; -5.074 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.088           ; -1.236               ; 1 Slow vid1 100C Model ;        ;
; -5.167 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 3.067           ; -1.235               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 3.011           ; -1.235               ; 1 Slow vid1 100C Model ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 3.101           ; -1.233               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.101           ; -1.231               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 3.061           ; -1.231               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.083           ; -1.230               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.841            ; 3.069           ; -1.228               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.854            ; 3.082           ; -1.228               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.077           ; -1.225               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.077           ; -1.225               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; 1.866            ; 3.091           ; -1.225               ; 1 Slow vid1 100C Model ;        ;
; -5.121 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 3.067           ; -1.224               ; 1 Slow vid1 100C Model ;        ;
; -5.126 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.061           ; -1.220               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.061           ; -1.220               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.061           ; -1.220               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; 1.857            ; 3.075           ; -1.218               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.069           ; -1.217               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[65]             ; 1.822            ; 3.037           ; -1.215               ; Slow 900mV 100C Model  ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 3.080           ; -1.214               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.061           ; -1.209               ; 1 Slow vid1 100C Model ;        ;
; -5.054 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.830            ; 3.037           ; -1.207               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.803            ; 3.009           ; -1.206               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.057           ; -1.205               ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.054           ; -1.202               ; 1 Slow vid1 100C Model ;        ;
; -5.105 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.054           ; -1.202               ; 1 Slow vid1 100C Model ;        ;
; -5.077 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.881            ; 3.083           ; -1.202               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.790            ; 2.990           ; -1.200               ; 1 Slow vid1 100C Model ;        ;
; -5.101 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.868            ; 3.067           ; -1.199               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 3.052           ; -1.199               ; 1 Slow vid1 100C Model ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.857            ; 3.053           ; -1.196               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.844            ; 3.039           ; -1.195               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.035           ; -1.193               ; 1 Slow vid1 100C Model ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.842            ; 3.034           ; -1.192               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.044           ; -1.191               ; 1 Slow vid1 100C Model ;        ;
; -5.038 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.853            ; 3.040           ; -1.187               ; 1 Slow vid1 100C Model ;        ;
; -5.131 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.035           ; -1.183               ; 1 Slow vid1 100C Model ;        ;
; -5.125 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.035           ; -1.183               ; 1 Slow vid1 100C Model ;        ;
; -5.203 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.035           ; -1.183               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; 1.868            ; 3.051           ; -1.183               ; 1 Slow vid1 100C Model ;        ;
; -5.154 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 3.021           ; -1.181               ; 1 Slow vid1 100C Model ;        ;
; -5.123 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 3.021           ; -1.181               ; 1 Slow vid1 100C Model ;        ;
; -5.088 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; 1.870            ; 3.051           ; -1.181               ; 1 Slow vid1 100C Model ;        ;
; -5.099 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.019           ; -1.178               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.019           ; -1.178               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.019           ; -1.178               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.841            ; 3.019           ; -1.178               ; 1 Slow vid1 100C Model ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; 1.872            ; 3.049           ; -1.177               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.029           ; -1.177               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.830            ; 3.007           ; -1.177               ; 1 Slow vid1 100C Model ;        ;
; -5.097 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.018           ; -1.176               ; 1 Slow vid1 100C Model ;        ;
; -5.079 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.018           ; -1.176               ; 1 Slow vid1 100C Model ;        ;
; -5.066 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.018           ; -1.176               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 3.018           ; -1.176               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 2.947           ; -1.171               ; 1 Slow vid1 100C Model ;        ;
; -5.084 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 2.947           ; -1.171               ; 1 Slow vid1 100C Model ;        ;
; -5.081 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 2.947           ; -1.171               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.776            ; 2.947           ; -1.171               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 2.998           ; -1.168               ; Slow 900mV 100C Model  ;        ;
; -5.046 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.019           ; -1.167               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 2.936           ; -1.161               ; 1 Slow vid1 100C Model ;        ;
; -5.047 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 3.012           ; -1.160               ; 1 Slow vid1 100C Model ;        ;
; -5.087 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.777            ; 2.933           ; -1.156               ; 1 Slow vid1 100C Model ;        ;
; -5.052 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[112] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; 1.840            ; 2.996           ; -1.156               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 2.918           ; -1.155               ; 1 Slow vid1 100C Model ;        ;
; -5.062 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 2.916           ; -1.153               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 2.998           ; -1.151               ; 1 Slow vid1 100C Model ;        ;
; -5.067 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; 1.847            ; 2.998           ; -1.151               ; 1 Slow vid1 100C Model ;        ;
; -5.102 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 2.990           ; -1.146               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 2.977           ; -1.145               ; 1 Slow vid1 100C Model ;        ;
; -5.136 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 2.992           ; -1.140               ; 1 Slow vid1 100C Model ;        ;
; -5.109 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 2.992           ; -1.140               ; 1 Slow vid1 100C Model ;        ;
; -5.196 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 2.984           ; -1.140               ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.843            ; 2.981           ; -1.138               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.754            ; 2.887           ; -1.133               ; Slow 900mV 100C Model  ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 2.968           ; -1.124               ; 1 Slow vid1 100C Model ;        ;
; -5.118 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.754            ; 2.875           ; -1.121               ; Slow 900mV 100C Model  ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.871            ; 2.981           ; -1.110               ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.852            ; 2.960           ; -1.108               ; 1 Slow vid1 100C Model ;        ;
; -5.128 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 2.960           ; -1.107               ; 1 Slow vid1 100C Model ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 2.960           ; -1.107               ; 1 Slow vid1 100C Model ;        ;
; -5.095 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.853            ; 2.960           ; -1.107               ; 1 Slow vid1 100C Model ;        ;
; -5.216 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.933           ; -1.091               ; 1 Slow vid1 100C Model ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 2.927           ; -1.087               ; 1 Slow vid1 100C Model ;        ;
; -5.042 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; 1.832            ; 2.915           ; -1.083               ; 1 Slow vid1 100C Model ;        ;
; -5.057 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.924           ; -1.082               ; 1 Slow vid1 100C Model ;        ;
; -5.039 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.924           ; -1.082               ; 1 Slow vid1 100C Model ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; 1.866            ; 2.942           ; -1.076               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.915           ; -1.073               ; 1 Slow vid1 100C Model ;        ;
; -5.103 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 2.903           ; -1.063               ; 1 Slow vid1 100C Model ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 2.903           ; -1.063               ; 1 Slow vid1 100C Model ;        ;
; -5.037 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 2.903           ; -1.063               ; 1 Slow vid1 100C Model ;        ;
; -5.096 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.844            ; 2.900           ; -1.056               ; 1 Slow vid1 100C Model ;        ;
; -5.073 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 2.884           ; -1.054               ; Slow 900mV 100C Model  ;        ;
; -5.059 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; 1.763            ; 2.813           ; -1.050               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.775            ; 2.824           ; -1.049               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; 1.832            ; 2.880           ; -1.048               ; 1 Slow vid1 100C Model ;        ;
; -5.048 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 2.806           ; -1.039               ; Slow 900mV 100C Model  ;        ;
; -5.072 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.857           ; -1.028               ; Slow 900mV 100C Model  ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.857           ; -1.028               ; Slow 900mV 100C Model  ;        ;
; -5.055 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[51]             ; 1.833            ; 2.855           ; -1.022               ; 1 Slow vid1 100C Model ;        ;
; -5.045 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 2.770           ; -1.003               ; Slow 900mV 100C Model  ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.843           ; -1.001               ; 1 Slow vid1 100C Model ;        ;
; -5.060 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.843           ; -1.001               ; 1 Slow vid1 100C Model ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_17 ; 1.853            ; 2.851           ; -0.998               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.819            ; 2.816           ; -0.997               ; Slow 900mV 100C Model  ;        ;
; -5.083 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.765            ; 2.761           ; -0.996               ; 1 Slow vid1 100C Model ;        ;
; -5.056 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; 1.765            ; 2.761           ; -0.996               ; 1 Slow vid1 100C Model ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.824           ; -0.995               ; Slow 900mV 100C Model  ;        ;
; -5.116 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.830            ; 2.808           ; -0.978               ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; 1.790            ; 2.761           ; -0.971               ; 1 Slow vid1 100C Model ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.840            ; 2.809           ; -0.969               ; 1 Slow vid1 100C Model ;        ;
; -5.040 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[144] ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; 1.756            ; 2.718           ; -0.962               ; Slow 900mV 100C Model  ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.817            ; 2.774           ; -0.957               ; Slow 900mV 100C Model  ;        ;
; -5.070 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.818            ; 2.774           ; -0.956               ; Slow 900mV 100C Model  ;        ;
; -5.065 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; 1.767            ; 2.720           ; -0.953               ; Slow 900mV 100C Model  ;        ;
; -5.090 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.778           ; -0.949               ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.778           ; -0.949               ; Slow 900mV 100C Model  ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.781           ; -0.939               ; 1 Slow vid1 100C Model ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.781           ; -0.939               ; 1 Slow vid1 100C Model ;        ;
; -5.044 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.816            ; 2.751           ; -0.935               ; Slow 900mV 100C Model  ;        ;
; -5.114 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; 1.829            ; 2.748           ; -0.919               ; Slow 900mV 100C Model  ;        ;
; -5.106 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.819            ; 2.727           ; -0.908               ; Slow 900mV 100C Model  ;        ;
; -5.051 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; 1.842            ; 2.749           ; -0.907               ; 1 Slow vid1 100C Model ;        ;
; -5.049 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.814            ; 2.709           ; -0.895               ; Slow 900mV 100C Model  ;        ;
; -5.050 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.815            ; 2.709           ; -0.894               ; Slow 900mV 100C Model  ;        ;
; -5.080 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[16]  ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; 1.829            ; 2.718           ; -0.889               ; Slow 900mV 100C Model  ;        ;
; -5.093 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.774            ; 2.654           ; -0.880               ; Slow 900mV 100C Model  ;        ;
; -5.064 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.774            ; 2.654           ; -0.880               ; Slow 900mV 100C Model  ;        ;
; -5.111 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.817            ; 2.685           ; -0.868               ; Slow 900mV 100C Model  ;        ;
; -5.112 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.818            ; 2.685           ; -0.867               ; Slow 900mV 100C Model  ;        ;
; -5.086 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.816            ; 2.662           ; -0.846               ; Slow 900mV 100C Model  ;        ;
; -5.063 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; 1.751            ; 2.578           ; -0.827               ; Slow 900mV 100C Model  ;        ;
; -5.091 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.814            ; 2.620           ; -0.806               ; Slow 900mV 100C Model  ;        ;
; -5.092 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.815            ; 2.620           ; -0.805               ; Slow 900mV 100C Model  ;        ;
; -5.068 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; 1.749            ; 2.536           ; -0.787               ; Slow 900mV 100C Model  ;        ;
; -5.069 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; 1.750            ; 2.536           ; -0.786               ; Slow 900mV 100C Model  ;        ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                                                                                                                                                                     ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                         ; To Node                                                                      ; Cell Name                                                         ; Waived ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------+
; -5.402                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.354                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.320                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.300                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.290                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.277                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.272                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.272                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.263                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.262                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.261                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.260                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.259                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.259                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.256                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.254                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.251                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.251                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.250                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.249                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.246                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.243                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.242                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.240                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.239                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.235                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.233                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.232                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.232                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.232                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.231                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.231                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.226                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.223                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.223                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.222                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.222                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.219                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.218                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.218                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.218                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.215                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.215                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.214                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.214                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.213                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.213                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.212                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.212                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.211                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.210                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.208                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.206                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.206                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.206                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.205                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.204                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.204                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.203                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.202                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.202                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.201                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.201                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.201                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.200                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.199                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.198                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.198                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.197                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.196                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.195                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.195                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.194                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.194                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.194                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.193                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.192                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.192                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.192                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.191                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.190                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.188                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.188                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.187                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.186                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.186                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.184                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.184                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.183                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.183                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.183                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.183                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.182                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.181                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.181                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.181                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ;        ;
; -5.177                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.177                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ;        ;
; -5.176                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.175                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.174                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.174                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.174                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.173                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.173                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.172                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.172                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]  ;        ;
; -5.170                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.169                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.169                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.169                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.169                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.168                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.168                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.167                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.167                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.167                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.167                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.166                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.166                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.166                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.165                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.165                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.164                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.164                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.164                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.163                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.163                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.163                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.162                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.162                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.161                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.161                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.161                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.157                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.157                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.157                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.155                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.155                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.152                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.151                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.151                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.149                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.149                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.148                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.148                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.146                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.146                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.146                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.145                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.145                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.144                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.144                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.142                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.140                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.140                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.140                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.133                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.133                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.133                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.132                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.132                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.127                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.127                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.126                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.126                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ;        ;
; -5.124                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.124                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.124                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.123                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.123                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.123                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.122                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.122                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.122                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.120                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.120                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.120                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.120                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ;        ;
; -5.120                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.119                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.119                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.117                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.113                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.113                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.113                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.110                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.110                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.110                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.110                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.104                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.104                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.104                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.102                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.102                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.102                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.100                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.100                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[16]  ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[16]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.078                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.078                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.076                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.076                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.076                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.071                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_17 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106] ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134] ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253] ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104] ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[257] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[257] ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[51]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[65]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258] ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[112] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[112] ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123] ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[119]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105] ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[197]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]  ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[144] ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[144] ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]  ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126] ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ;        ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                            ;
+---------------------------+-----------------+----------------------------------------------------------------------------------+----------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type            ; Node Name                                                                        ; Clock    ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+-----------------+----------------------------------------------------------------------------------+----------+---------------------------------+--------+
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[15]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[10]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[75]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[10]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[15]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[13]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[13]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[12]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[12]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[11]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[75]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.704                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[11]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[15]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[15]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[13]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[13]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[12]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[12]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[11]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[75]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[11]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[10]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[75]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.614                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[10]|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[20]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[184]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[186]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[187]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[188]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[1]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[3]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.560                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[5]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[123]                        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[105]                        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[99]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[89]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[85]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[81]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[75]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.559                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[69]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[0]                           ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[6]                           ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[0]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[128]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[7]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[65]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[71]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.552                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[65]~RTM             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[51]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[41]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[39]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[37]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[35]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[33]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[31]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[29]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[27]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[25]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[23]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[21]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[19]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.551                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[17]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[39]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[37]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[35]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[33]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[31]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[29]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[27]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.532                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[21]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.508                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[35]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.508                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[163]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.503                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentSig[76]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.503                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckOutFIFO|data1_reg[2]~RTM_18     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.503                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckOutFIFO|data1_reg[2]~RTM_22     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[38]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[12]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[14]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[10]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[11]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[13]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[16]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.502                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[15]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.498                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[32]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.498                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[32]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.498                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[34]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.498                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[32]~RTM             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.498                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[34]~RTM             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[143]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[140]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[139]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[136]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[134]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.1001        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.497                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[181]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[47]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[27]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[19]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[17]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[15]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[48]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[44]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.496                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[49]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.492                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[38]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.492                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[38]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.492                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[38]~RTM             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[179]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[173]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[165]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[163]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[161]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[30]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.490                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_fail[0]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[6]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[189]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[1]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[2]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[5]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[15]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.488                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[17]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.481                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[44]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.481                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[44]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.481                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[172]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[214]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[205]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[217]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[15]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[15]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[27]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.478                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[27]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.475                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[6]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[20]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[184]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[186]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[187]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[188]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[1]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[3]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.470                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_width_log2[5]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[64]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[123]|clk                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[105]|clk                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[99]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[89]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[85]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[81]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[75]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[69]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.469                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[192]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[91]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[89]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[87]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[85]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[83]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[81]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[79]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[77]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[24]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[75]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[73]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[71]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[18]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[69]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[52]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[60]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[64]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[56]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[58]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[62]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[54]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.468                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[63]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.467                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[122]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.467                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[122]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.467                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[26]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.467                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[26]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.466                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[20]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.466                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[18]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[64]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[115]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[114]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[62]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[131]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[112]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[60]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[110]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[58]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[108]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[56]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[106]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[54]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[105]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[104]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[52]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[103]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[102]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[50]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[101]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[100]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[98]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[96]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[37]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[27]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[141]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[140]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[138]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[137]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[135]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[134]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[17]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[132]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[181]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[218]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.464                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[220]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[8]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[4]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[6]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[59]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[55]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[57]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[5]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[7]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.463                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[3]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[0]|clk                       ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[6]|clk                       ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[0]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[128]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[7]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[65]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[71]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.462                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[65]~RTM|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[51]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[41]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[39]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[37]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[35]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[33]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[31]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[29]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[27]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[25]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[23]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[21]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[19]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.461                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[17]|clk              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[0]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[8]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[4]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[2]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[2]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[94]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[93]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[92]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[90]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[88]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[86]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[84]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[82]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[80]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[78]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[76]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[74]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[72]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[70]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[68]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[67]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[7]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[11]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[3]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.460                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[13]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[63]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[55]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[61]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[11]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[3]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[9]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[5]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.459                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[15]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[47]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[47]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[35]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[21]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[21]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[21]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[17]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[17]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.458                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[17]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[182]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_base_addr[7]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_base_addr[3]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_base_addr[9]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_base_addr[5]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[192]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[233]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[33]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[17]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[9]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[7]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.457                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[5]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[64]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[116]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[61]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[53]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[9]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[1]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[5]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.456                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[15]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_range_y[12]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_range_y[8]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_range_y[4]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_range_y[2]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[62]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[60]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[58]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[56]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[54]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[52]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[50]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[48]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[46]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[44]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[42]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[40]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[38]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[36]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[34]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[32]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[30]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[28]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[26]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[22]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[18]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[16]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[6]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[0]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[121]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[124]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[120]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[126]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.455                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[122]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[114]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[42]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[105]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[105]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[104]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[104]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[97]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[97]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[95]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[95]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[93]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[93]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.452                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[102]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[62]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[60]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[58]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[56]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[54]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[40]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[36]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[34]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[6]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[70]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[226]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[228]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[229]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[227]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[62]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_top_addr[53]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[33]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[25]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[25]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[1]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[1]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[1]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[0]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[0]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.451                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[198]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.450                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentSig[94]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.449                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[200]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.449                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[72]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[126]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[64]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[87]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[39]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[27]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckOutFIFO|data1_reg[2]~RTM_40     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckOutFIFO|data1_reg[2]~RTM_41     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.445                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckOutFIFO|data1_reg[2]~RTM_46     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_fired                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0000        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.1011        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0111        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0001        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0110        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.1010        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[51]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[40]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[47]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[36]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[44]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[38]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[46]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[45]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[37]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[39]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[37]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[35]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[33]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[31]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[29]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[27]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.442                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[21]|clk                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[219]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[220]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[209]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[210]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[215]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[91]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[92]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[81]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[82]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.441                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[87]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_base_addr[40]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[40]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[0]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[230]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[129]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[127]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[118]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.440                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[130]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[92]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[90]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[88]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[84]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[83]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[82]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[81]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[79]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[78]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[77]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[76]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[74]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.439                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[69]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_log_max_count[4]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_start_reg_1                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0010        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0011        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.0100        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[113]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[113]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[43]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[41]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[39]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[35]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[31]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[91]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[91]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[21]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[78]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[78]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[77]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[77]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[76]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.438                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[76]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_initial_elem_width_log2[4]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_index_size_div[0]               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_index_size_div[2]               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[203]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_log_max_count[3]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[0]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[1]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[3]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_index_size_div[1]               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.437                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_index_size_div[3]               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[113]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[111]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[109]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[107]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[99]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[97]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[95]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[222]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[220]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.436                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[225]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[63]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[63]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[61]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[61]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[59]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[59]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[57]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[57]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[55]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[55]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[53]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[53]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[51]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[49]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[49]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[47]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[47]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[45]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[45]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[43]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[41]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_scratch[40]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[39]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[35]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[33]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[31]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[29]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[25]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[23]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[21]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_end_offset[19]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[4]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[50]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[224]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[35]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[43]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[39]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[41]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.435                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[42]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[182]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[183]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[16]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[51]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[179]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[54]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.433                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[55]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.432                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[182]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.432                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_backendFSM_state_mkFSMstate.0101        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.432                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_backendFSM_state_mkFSMstate.1000        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.432                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[117]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[176]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[174]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[164]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[162]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[160]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[75]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentCap[21]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.431                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckOutFIFO|data1_reg[2]~RTM_39     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[179]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[177]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[175]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[173]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[171]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[169]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[167]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[165]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[163]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[161]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_width_log2[1]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_width_log2[5]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[18]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[15]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[10]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[11]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[12]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.428                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[14]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[0]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[26]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[22]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[18]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[16]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[1]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[13]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[19]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.425                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[17]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[200]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_range_x[0]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[8]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[4]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[14]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[6]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_initial_elem_count[6]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_range_x[6]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_range_x[10]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[2]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_range_x[2]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_elem_count[12]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_elem_count[4]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_elem_count[10]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_initial_elem_count[10]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_range_x[10]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_working_elem_count[2]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_end_offset[48]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[40]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[28]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[26]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[24]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[72]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc_inReg_register[196]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc_inReg_register[192]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc_inReg_register[197]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc_inReg_register[201]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc_inReg_register[193]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[202]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[194]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[200]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[192]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[7]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[11]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.423                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_working_elem_count[3]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[189]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[35]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[48]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[36]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[44]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[38]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[46]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.421                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[42]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[114]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_index[2]                        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_index[6]                        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_index[4]                        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[0]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[4]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[6]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[2]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[241]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_log_max_count[3]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[3]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[9]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[1]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[117]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[119]~RTM_81         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.420                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[114]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_base_addr[60]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_base_addr[58]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_base_addr[54]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[126]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[126]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[122]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[122]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[120]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[120]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[48]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[48]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[29]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[29]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.419                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[9]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.418                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[35]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.418                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[163]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[131]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[142]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[141]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[138]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[137]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[135]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[133]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.417                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[132]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.416                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[26]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.416                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[11]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.416                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_initial_elem_count[13]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[62]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[60]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[58]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[34]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[11]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[139]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentCap[67]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[51]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[34]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[34]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[8]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.415                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[6]              ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[22]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[14]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[53]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[51]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[45]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[33]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[29]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.414                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[1]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentSig[90]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentSig[76]|clk                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[19]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[147]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckOutFIFO|data1_reg[2]~RTM_18|clk ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckOutFIFO|data1_reg[2]~RTM_22|clk ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.413                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_20     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[225]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[226]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[227]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[221]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[38]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[98]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[99]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[93]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[12]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[14]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[10]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[11]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[13]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[16]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.412                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[15]|clk               ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentSig[78]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_currentCap[106]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[182]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_4_calc|inReg_register[106]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[197]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[191]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[195]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_elem_count[7]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_range_y[7]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_range_y[9]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_elem_count[1]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_range_y[1]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_elem_count[5]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.410                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_range_y[5]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.409                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[224]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.409                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[96]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.409                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[102]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.409                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_calc|inReg_register[230]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[32]|clk                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_start_reg                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_fired                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_working_top_addr[24]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[32]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[34]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.1011        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[121]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[115]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[115]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[111]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[111]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[107]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[107]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[32]~RTM|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.408                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[34]~RTM|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[14]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[143]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[140]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[139]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[136]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[134]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_backendFSM_state_mkFSMstate.1001|clk    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[181]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[204]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[201]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[49]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[19]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[32]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[24]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[27]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[43]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[47]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[20]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[29]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[37]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[26]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[114]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[114]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[92]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[92]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[89]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[89]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[73]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[73]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[71]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[71]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[66]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.407                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[66]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[184]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[185]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[114]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[112]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[0]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[8]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[4]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[6]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[2]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[110]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[108]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[107]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[106]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[104]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[102]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[48]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[96]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[44]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[56]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[59]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[57]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[28]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[117]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[125]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[121]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[123]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[119]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[128]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[120]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[122]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[49]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[47]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[27]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[19]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[17]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.406                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[15]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[12]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[12]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[14]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[14]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[6]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_end_offset[10]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[10]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[7]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[3]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[9]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[1]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[5]                    ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_range_y[9]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_range_y[5]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[129]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[66]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[127]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[124]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[126]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[118]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[65]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[130]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[9]                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[15]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[11]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[53]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[53]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[38]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[38]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[36]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[36]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[34]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[34]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[30]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[30]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[29]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[29]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[28]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[28]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[27]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.405                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[27]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_start_reg_1                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0000        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0010        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0111        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0001        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0110        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.404                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_backendFSM_state_mkFSMstate.0011        ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[256]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[257]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[129]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[161]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[153]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[197]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[203]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[7]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[1]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_elem_count[13]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_range_y[13]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[49]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[49]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[42]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[42]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[32]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[32]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[25]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[25]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[24]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[24]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[22]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[22]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[15]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[15]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[12]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.403                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[12]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[112]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[116]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentCap[38]|clk                      ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[52]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[50]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[48]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[44]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[42]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[36]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[34]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_currentSig[87]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_currentSig[121]                         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[38]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[30]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[29]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[28]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[27]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[26]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[24]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[21]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[19]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[18]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[17]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_sigCheckOutFIFO|data1_reg[2]~RTM_10     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[38]~RTM|clk         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.402                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[112]~RTM            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[201]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[73]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_currentSig[73]                          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[130]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[131]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[130]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[131]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[106]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[106]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[103]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[103]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[87]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[87]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data0_reg[81]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_decodeOutFIFO|data1_reg[81]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.401                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckOutFIFO|data1_reg[2]~RTM_15     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[180]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_log_max_count[2]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[179]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[178]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[177]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[175]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[173]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[172]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[171]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[170]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[168]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[167]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[166]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[165]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[163]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[161]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[93]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[91]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[89]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[87]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[85]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[83]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_top_addr[30]|clk                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[81]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[77]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[71]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_3_calc_inReg_register[69]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_fail[0]|clk                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[1]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[2]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[3]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[4]                  ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.400                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_2_sigCheckOutFIFO|data1_reg[2]~RTM_13     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[24]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[20]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[230]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[231]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[191]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_calc_inReg_register[223]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[127]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[127]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[125]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[125]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[121]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[112]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[112]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[110]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[110]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[108]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[108]            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[41]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[90]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[90]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[25]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_scratch[23]                     ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data0_reg[80]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.399                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_decodeOutFIFO|data1_reg[80]             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[6]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[126]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[121]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[123]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[127]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[120]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[125]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[30]                 ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[189]|clk            ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[1]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[2]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_working_elem_width_log2[5]|clk          ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[15]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc_inReg_register[17]|clk             ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.398                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[118]~RTM_19         ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[32]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[190]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[189]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[191]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[46]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_2_working_base_addr[40]                   ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[154]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
; -0.397                    ; Low Pulse Width ; dut|exposer4x32Impl_awChecker_checkers_0_calc_inReg_register[152]                ; CLK_FAST ; Fast 900mV 100C Model           ;        ;
+---------------------------+-----------------+----------------------------------------------------------------------------------+----------+---------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	359
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                                                                                                 ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                         ; To Node                                                                      ; Waived ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------+
; -5.300                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.290                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.272                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.263                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.262                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.261                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.260                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.259                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.259                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.256                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.254                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.251                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.250                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.246                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.240                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ;        ;
; -5.239                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.235                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.232                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.232                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.231                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.231                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.226                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.223                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.218                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.218                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.215                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.215                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.213                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.208                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.206                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.204                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.203                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.202                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.202                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.201                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.199                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.196                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ;        ;
; -5.195                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.195                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.194                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ;        ;
; -5.193                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.191                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.188                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.187                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.184                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.182                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.181                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.181                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.175                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.174                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.173                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.169                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.168                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.168                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.167                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.166                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.164                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.163                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.161                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.159                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.158                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.155                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.154                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.151                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.150                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.145                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.141                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.139                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.138                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.137                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.136                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.135                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.133                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.132                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.132                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.131                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.130                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.128                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.126                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.126                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.124                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.124                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.123                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.123                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.121                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ;        ;
; -5.119                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.116                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.115                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.108                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.104                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.103                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.102                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.102                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;        ;
; -5.101                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.100                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.099                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.098                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.097                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.096                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.095                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.091                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.090                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ;        ;
; -5.089                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.088                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.086                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ;        ;
; -5.085                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.084                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.083                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.082                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.081                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.079                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.077                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.076                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.075                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.074                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.073                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.072                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.070                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.068                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.066                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_17 ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.064                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.063                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.062                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.061                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.060                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.058                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.057                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.056                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ;        ;
; -5.053                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.051                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.050                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.049                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.048                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[119]            ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.046                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.045                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.042                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.041                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]  ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.039                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.038                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121] ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
; -5.037                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]  ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ;        ;
+------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	71
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                                                                                                                                                                                                    ;
+------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; Node Name                                                                    ; Retiming Restriction                                                                                                                                               ; Waived ;
+------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; -5.402                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[120]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.402                 ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_10 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.320                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[125]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.300                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[28]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.300                 ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_15 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.290                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[29]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.277                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[122]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.263                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[157]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.261                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[25]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.259                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[108]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.254                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[152]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.251                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[37]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.251                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[105]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.249                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[35]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.249                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[59]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.241                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[124]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.240                 ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_16 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.222                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[64]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[24]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.216                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[30]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.213                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[113]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.212                 ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_18 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.207                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[126]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.202                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[236]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.195                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[233]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.189                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[241]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.185                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[107]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.184                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[121]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.178                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[11]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.177                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[258]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.165                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[17]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.156                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[235]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.153                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[154]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.143                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[104]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.140                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[34]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[57]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.134                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[60]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.129                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[98]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.126                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[27]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.125                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[26]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[253]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.118                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_68     ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.114                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[145]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.112                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[106]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.111                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_65     ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[123]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.109                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[185]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.106                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[107]~RTM_64     ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.105                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[101]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.104                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[252]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.094                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[72]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.093                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[134]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.092                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[105]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.087                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[158]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[16]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.080                 ; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckOutFIFO|data1_reg[2]~RTM_24 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[99]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.069                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[104]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.067                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[67]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[152]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[101]~RTM_71     ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.065                 ; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckOutFIFO|data1_reg[2]~RTM_17 ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.059                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[257]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.055                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[51]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.054                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[65]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_1_calc|inReg_register[258]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.052                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[112]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.047                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[119]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.044                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[197]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.043                 ; dut|exposer4x32Impl_arChecker_checkers_0_calc|inReg_register[36]             ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
; -5.040                 ; dut|exposer4x32Impl_arChecker_checkers_3_calc|inReg_register[144]            ; Node is driven by a locally routed clock, and cannot be retimed. Node either drives or is driven by a register with a locally routed clock, and cannot be retimed. ;        ;
+------------------------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                            ;
+--------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+--------+
; Ignored Constraint                                                       ; Location                                    ; Reason                                 ; Waived ;
+--------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+--------+
; set_false_path -from [get_clocks {CLK_SLOW}] -to [get_clocks {CLK_FAST}] ; SimpleIOCapExposerKeyMngrV2Tb_design.sdc:87 ; Exception is invalid (covers no paths) ;        ;
+--------------------------------------------------------------------------+---------------------------------------------+----------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	126
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                                                                                                                                                      ;
+------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+
; Register Name                                              ; Register Location ; Number of Endpoints ; Endpoint Centroid ; Average Distance of Endpoints to Centroid ; Total Distance of Endpoints to Centroid (Tension) ; Waived ;
+------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+
; dut|keyStores_keyRespFF|data0_reg[136]                     ; (250, 76)         ; 11070               ; (245, 79)         ; 32                                        ; 361258                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[134]                     ; (250, 76)         ; 11070               ; (245, 79)         ; 32                                        ; 361258                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[133]                     ; (249, 76)         ; 11070               ; (245, 79)         ; 32                                        ; 361258                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[131]                     ; (249, 76)         ; 11070               ; (245, 79)         ; 32                                        ; 361258                                            ;        ;
; dut|keyStores_keyRespFF|empty_reg                          ; (251, 76)         ; 11069               ; (245, 79)         ; 32                                        ; 361248                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[135]                     ; (250, 76)         ; 11069               ; (245, 79)         ; 32                                        ; 361248                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[130]                     ; (251, 76)         ; 11069               ; (245, 79)         ; 32                                        ; 361248                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[129]                     ; (250, 78)         ; 11069               ; (245, 79)         ; 32                                        ; 361248                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[132]                     ; (250, 76)         ; 11069               ; (245, 79)         ; 32                                        ; 361248                                            ;        ;
; i|shift_reg[226]                                           ; (249, 77)         ; 11986               ; (242, 79)         ; 27                                        ; 330228                                            ;        ;
; i|shift_reg[220]                                           ; (248, 76)         ; 11986               ; (242, 79)         ; 27                                        ; 330228                                            ;        ;
; i|shift_reg[222]                                           ; (249, 76)         ; 11986               ; (242, 79)         ; 27                                        ; 330227                                            ;        ;
; i|shift_reg[225]                                           ; (250, 75)         ; 11986               ; (242, 79)         ; 27                                        ; 330227                                            ;        ;
; i|shift_reg[223]                                           ; (248, 76)         ; 11986               ; (242, 79)         ; 27                                        ; 330226                                            ;        ;
; i|shift_reg[221]                                           ; (250, 76)         ; 11986               ; (242, 79)         ; 27                                        ; 330225                                            ;        ;
; i|shift_reg[224]                                           ; (249, 75)         ; 11986               ; (242, 79)         ; 27                                        ; 330225                                            ;        ;
; i|shift_reg[439]                                           ; (247, 75)         ; 11986               ; (242, 79)         ; 27                                        ; 330223                                            ;        ;
; i|shift_reg[219]                                           ; (249, 74)         ; 11986               ; (242, 79)         ; 27                                        ; 330217                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|empty_reg             ; (247, 80)         ; 6546                ; (244, 86)         ; 32                                        ; 212943                                            ;        ;
; dut|exposer4x32Impl_arIn_flitState[417]                    ; (241, 79)         ; 6387                ; (244, 87)         ; 32                                        ; 210445                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[66]         ; (242, 79)         ; 6387                ; (244, 87)         ; 32                                        ; 210445                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[64]         ; (242, 79)         ; 6387                ; (244, 87)         ; 32                                        ; 210445                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[65]         ; (241, 79)         ; 6387                ; (244, 87)         ; 32                                        ; 210445                                            ;        ;
; dut|exposer4x32Impl_arIn_flitState[418]                    ; (242, 79)         ; 6387                ; (244, 87)         ; 32                                        ; 210445                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[201]                     ; (247, 79)         ; 6042                ; (245, 87)         ; 34                                        ; 206022                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[202]                     ; (247, 79)         ; 6042                ; (245, 87)         ; 34                                        ; 206022                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[64]                      ; (249, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199819                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[68]                      ; (249, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199819                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[65]                      ; (249, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199819                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[70]                      ; (250, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199818                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[66]                      ; (250, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199818                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[67]                      ; (251, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199817                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[69]                      ; (252, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199816                                            ;        ;
; dut|exposer4x32Impl_arIn_keyState[71]                      ; (259, 78)         ; 5617                ; (245, 87)         ; 35                                        ; 199808                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|empty_reg             ; (253, 74)         ; 6881                ; (244, 72)         ; 23                                        ; 158578                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_2_decodeState[131]  ; (250, 88)         ; 5065                ; (242, 91)         ; 30                                        ; 156262                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_2_decodeState[130]  ; (250, 88)         ; 5065                ; (242, 91)         ; 30                                        ; 156262                                            ;        ;
; dut|exposer4x32Impl_awIn_flitState[418]                    ; (252, 74)         ; 6721                ; (244, 72)         ; 23                                        ; 156193                                            ;        ;
; dut|exposer4x32Impl_awIn_flitState[417]                    ; (252, 74)         ; 6721                ; (244, 72)         ; 23                                        ; 156193                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[65]         ; (253, 74)         ; 6721                ; (244, 72)         ; 23                                        ; 156192                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[66]         ; (253, 74)         ; 6721                ; (244, 72)         ; 23                                        ; 156192                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[64]         ; (254, 74)         ; 6721                ; (244, 72)         ; 23                                        ; 156191                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[130]  ; (237, 91)         ; 5065                ; (242, 91)         ; 30                                        ; 155457                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_4_decodeState[131]  ; (251, 81)         ; 5065                ; (242, 91)         ; 30                                        ; 155440                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_0_decodeState[131]  ; (220, 81)         ; 5065                ; (241, 90)         ; 30                                        ; 153992                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_0_decodeState[130]  ; (220, 81)         ; 5065                ; (241, 90)         ; 30                                        ; 153992                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_1_decodeState[131]  ; (252, 83)         ; 5065                ; (241, 90)         ; 30                                        ; 153856                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_1_decodeState[130]  ; (252, 83)         ; 5065                ; (241, 90)         ; 30                                        ; 153856                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[130]  ; (249, 91)         ; 5065                ; (243, 90)         ; 30                                        ; 153433                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_3_decodeState[131]  ; (252, 83)         ; 5065                ; (243, 90)         ; 30                                        ; 153423                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_5_decodeState[131]  ; (251, 81)         ; 5065                ; (242, 90)         ; 30                                        ; 153385                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_5_decodeState[130]  ; (251, 81)         ; 5065                ; (242, 90)         ; 30                                        ; 153385                                            ;        ;
; dut|exposer4x32Impl_arIn_authFlitFIFO|empty_reg            ; (250, 81)         ; 5091                ; (242, 89)         ; 30                                        ; 152764                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[201]                     ; (252, 74)         ; 6376                ; (244, 72)         ; 23                                        ; 152604                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[202]                     ; (252, 74)         ; 6376                ; (244, 72)         ; 23                                        ; 152604                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckState[9]  ; (243, 81)         ; 4935                ; (242, 90)         ; 30                                        ; 150854                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_0_sigCheckState[10] ; (251, 81)         ; 4935                ; (242, 90)         ; 30                                        ; 150844                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckState[10] ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 150385                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_1_sigCheckState[9]  ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 150385                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_2_sigCheckState[10] ; (248, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 150006                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_2_sigCheckState[9]  ; (248, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 150006                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_5_sigCheckState[10] ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 149728                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_5_sigCheckState[9]  ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 149728                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckState[10] ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 149660                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_4_sigCheckState[9]  ; (251, 85)         ; 4935                ; (242, 90)         ; 30                                        ; 149660                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckState[10] ; (251, 82)         ; 4935                ; (242, 90)         ; 30                                        ; 149014                                            ;        ;
; dut|exposer4x32Impl_arChecker_checkers_3_sigCheckState[9]  ; (251, 82)         ; 4935                ; (242, 90)         ; 30                                        ; 149014                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[114]        ; (249, 79)         ; 4751                ; (242, 90)         ; 31                                        ; 148087                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[111]        ; (250, 79)         ; 4751                ; (242, 90)         ; 31                                        ; 148081                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[116]        ; (249, 77)         ; 4751                ; (242, 90)         ; 31                                        ; 148079                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[118]        ; (249, 77)         ; 4751                ; (242, 90)         ; 31                                        ; 148076                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[115]        ; (249, 79)         ; 4751                ; (242, 90)         ; 31                                        ; 148072                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[113]        ; (249, 79)         ; 4751                ; (242, 90)         ; 31                                        ; 148072                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[117]        ; (249, 77)         ; 4751                ; (242, 90)         ; 31                                        ; 148071                                            ;        ;
; dut|exposer4x32Impl_arIn_inFlitsFIFO|data0_reg[112]        ; (250, 79)         ; 4751                ; (242, 90)         ; 31                                        ; 148063                                            ;        ;
; dut|exposer4x32Impl_arChecker_insertPointer[2]             ; (251, 81)         ; 4746                ; (242, 90)         ; 31                                        ; 148001                                            ;        ;
; dut|exposer4x32Impl_arChecker_insertPointer[1]             ; (251, 81)         ; 4746                ; (242, 90)         ; 31                                        ; 148001                                            ;        ;
; dut|exposer4x32Impl_arChecker_insertPointer[0]             ; (251, 81)         ; 4746                ; (242, 90)         ; 31                                        ; 148001                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[69]                      ; (249, 75)         ; 5949                ; (244, 72)         ; 24                                        ; 147542                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[64]                      ; (250, 75)         ; 5949                ; (244, 72)         ; 24                                        ; 147541                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[71]                      ; (250, 75)         ; 5949                ; (244, 72)         ; 24                                        ; 147541                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[65]                      ; (250, 75)         ; 5949                ; (244, 72)         ; 24                                        ; 147541                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[70]                      ; (250, 76)         ; 5949                ; (244, 72)         ; 24                                        ; 147540                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[68]                      ; (250, 76)         ; 5949                ; (244, 72)         ; 24                                        ; 147540                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[66]                      ; (250, 76)         ; 5949                ; (244, 72)         ; 24                                        ; 147540                                            ;        ;
; dut|exposer4x32Impl_awIn_keyState[67]                      ; (250, 76)         ; 5949                ; (244, 72)         ; 24                                        ; 147540                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_0_decodeState[130]  ; (242, 69)         ; 5490                ; (243, 69)         ; 23                                        ; 131300                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_0_decodeState[131]  ; (246, 66)         ; 5490                ; (243, 69)         ; 23                                        ; 131296                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_2_decodeState[131]  ; (249, 71)         ; 5490                ; (244, 69)         ; 23                                        ; 130464                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_2_decodeState[130]  ; (247, 55)         ; 5490                ; (244, 69)         ; 23                                        ; 130453                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[131]  ; (249, 69)         ; 5490                ; (243, 69)         ; 23                                        ; 128854                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_1_decodeState[130]  ; (249, 69)         ; 5490                ; (243, 69)         ; 23                                        ; 128854                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_4_decodeState[131]  ; (252, 71)         ; 5490                ; (244, 71)         ; 23                                        ; 128498                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_4_decodeState[130]  ; (252, 71)         ; 5490                ; (244, 71)         ; 23                                        ; 128498                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[131]  ; (248, 67)         ; 5490                ; (244, 69)         ; 23                                        ; 128449                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_3_decodeState[130]  ; (248, 67)         ; 5490                ; (244, 69)         ; 23                                        ; 128449                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_5_decodeState[130]  ; (248, 68)         ; 5490                ; (244, 70)         ; 22                                        ; 125030                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_5_decodeState[131]  ; (251, 71)         ; 5490                ; (244, 70)         ; 22                                        ; 125029                                            ;        ;
; dut|exposer4x32Impl_awIn_authFlitFIFO|empty_reg            ; (250, 69)         ; 5508                ; (243, 70)         ; 22                                        ; 124923                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_2_sigCheckState[10] ; (249, 69)         ; 5360                ; (244, 70)         ; 23                                        ; 124226                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_2_sigCheckState[9]  ; (249, 69)         ; 5360                ; (244, 70)         ; 23                                        ; 124226                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_0_sigCheckState[10] ; (251, 69)         ; 5360                ; (244, 70)         ; 23                                        ; 124211                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_0_sigCheckState[9]  ; (251, 69)         ; 5360                ; (244, 70)         ; 23                                        ; 124211                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_1_sigCheckState[10] ; (250, 68)         ; 5360                ; (244, 70)         ; 23                                        ; 124122                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_1_sigCheckState[9]  ; (250, 68)         ; 5360                ; (244, 70)         ; 23                                        ; 124122                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckState[10] ; (249, 69)         ; 5360                ; (244, 70)         ; 22                                        ; 123212                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_3_sigCheckState[9]  ; (249, 69)         ; 5360                ; (244, 70)         ; 22                                        ; 123212                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_5_sigCheckState[10] ; (251, 71)         ; 5360                ; (244, 70)         ; 22                                        ; 122053                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_5_sigCheckState[9]  ; (251, 71)         ; 5360                ; (244, 70)         ; 22                                        ; 122053                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_4_sigCheckState[10] ; (251, 72)         ; 5360                ; (244, 70)         ; 22                                        ; 121948                                            ;        ;
; dut|exposer4x32Impl_awChecker_checkers_4_sigCheckState[9]  ; (251, 72)         ; 5360                ; (244, 70)         ; 22                                        ; 121948                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[113]        ; (251, 75)         ; 5169                ; (244, 70)         ; 23                                        ; 121145                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[118]        ; (252, 73)         ; 5169                ; (244, 70)         ; 23                                        ; 121139                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[116]        ; (252, 73)         ; 5169                ; (244, 70)         ; 23                                        ; 121139                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[115]        ; (249, 75)         ; 5169                ; (244, 70)         ; 23                                        ; 121132                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[114]        ; (249, 76)         ; 5168                ; (244, 70)         ; 23                                        ; 121126                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[111]        ; (252, 75)         ; 5168                ; (244, 70)         ; 23                                        ; 121125                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[112]        ; (252, 75)         ; 5168                ; (244, 70)         ; 23                                        ; 121124                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[117]        ; (252, 73)         ; 5168                ; (244, 70)         ; 23                                        ; 121120                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[134]~RTM                 ; (251, 76)         ; 5164                ; (244, 70)         ; 23                                        ; 121098                                            ;        ;
; dut|exposer4x32Impl_awIn_inFlitsFIFO|data0_reg[113]~RTM    ; (251, 76)         ; 5164                ; (244, 70)         ; 23                                        ; 121098                                            ;        ;
; dut|exposer4x32Impl_awChecker_insertPointer[2]             ; (250, 71)         ; 5163                ; (244, 70)         ; 23                                        ; 121091                                            ;        ;
; dut|exposer4x32Impl_awChecker_insertPointer[1]             ; (250, 69)         ; 5163                ; (244, 70)         ; 23                                        ; 121091                                            ;        ;
; dut|exposer4x32Impl_awChecker_insertPointer[0]             ; (250, 69)         ; 5163                ; (244, 70)         ; 23                                        ; 121091                                            ;        ;
; dut|keyStores_keyReqFF|full_reg                            ; (247, 78)         ; 5163                ; (244, 70)         ; 23                                        ; 121087                                            ;        ;
; dut|keyStores_keyRespFF|data0_reg[128]                     ; (249, 79)         ; 3266                ; (253, 80)         ; 32                                        ; 104527                                            ;        ;
+------------------------------------------------------------+-------------------+---------------------+-------------------+-------------------------------------------+---------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


