* ******************************************************************************

* iCEcube Pin Table

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Feb 18 2018 15:14:41

* Purpose:            Detailed IO and package pin info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Device, iCE40HX4K
Package, TQ144

Pin Number, Pin Type Name, Signal Name, Direction, Global Buffer, IO Standard, Pull Up, IO Function, IO Bank, 
---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, 
1, PIO, PMOD[27], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
2, PIO, PMOD[26], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
3, PIO, PMOD[31], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
4, PIO, PMOD[30], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
5, GND, not used, , , , , , UnknownBank
6, VCCIO_3, not used, , , , , , leftBank
7, PIO, PMOD[29], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
8, PIO, PMOD[28], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
9, PIO, PMOD[25], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
10, PIO, PMOD[24], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
11, PIO, PMOD[39], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
12, PIO, PMOD[38], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
13, GND, not used, , , , , , UnknownBank
14, GND, not used, , , , , , UnknownBank
15, PIO, PMOD[35], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
16, PIO, PMOD[34], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
17, PIO, PMOD[37], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
18, PIO, PMOD[36], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
19, PIO, PMOD[33], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
20, PIO_GBIN, PMOD[32], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
21, PIO_GBIN, PMOD[43], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
22, PIO, PMOD[42], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
23, PIO, PMOD[51], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
24, PIO, PMOD[50], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
25, PIO, PMOD[47], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
26, PIO, PMOD[46], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
27, VCC, not used, , , , , , UnknownBank
28, PIO, PMOD[49], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
29, PIO, PMOD[48], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
30, VCCIO_3, not used, , , , , , leftBank
31, PIO, PMOD[45], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
32, PIO, PMOD[44], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
33, PIO, PMOD[41], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
34, PIO, PMOD[40], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, leftBank
37, PIO, not used, , , , , , bottomBank
38, PIO, not used, , , , , , bottomBank
39, PIO, not used, , , , , , bottomBank
40, VCC, not used, , , , , , UnknownBank
41, PIO, not used, , , , , , bottomBank
42, PIO, ADR[5], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
43, PIO, ADR[6], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
44, PIO, ADR[7], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
45, PIO, RAMOE, Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
46, VCCIO_2, not used, , , , , , bottomBank
47, PIO, DAT[15], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
48, PIO, DAT[14], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
49, PIO_GBIN, DAT[13], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
52, PIO_GBIN, DAT[12], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
53, AGND_BOT, not used, , , , , , UnknownBank
54, AVDD_BOT, not used, , , , , , UnknownBank
55, PIO, DAT[11], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
56, PIO, DAT[10], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
57, VCCIO_2, not used, , , , , , bottomBank
59, GND, not used, , , , , , UnknownBank
60, PIO, DAT[9], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
61, PIO, DAT[8], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
62, PIO, ADR[18], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
63, PIO, not used, , , , , , bottomBank
64, PIO, not used, , , , , , bottomBank
65, CDONE, not used, , , , , , bottomBank
66, CRESET_B, not used, , , , , , bottomBank
67, SPI_SO, PMOD[53], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
68, SPI_SI, PMOD[54], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
69, GND, not used, , , , , , UnknownBank
70, SPI_SCK, PMOD[55], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
71, SPI_SS_B, PMOD[52], Output, , SB_LVCMOS, No Pull Up, Simple Output, bottomBank
72, VDDIO_SPI, not used, , , , , , bottomBank
73, PIO, ADR[8], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
74, PIO, ADR[9], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
75, PIO, ADR[10], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
76, PIO, ADR[11], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
77, TRST_B, not used, , , , , , rightBank
78, PIO, ADR[17], Output, , SB_LVCMOS, No Pull Up, Simple Output, rightBank
79, PIO, not used, , , , , , rightBank
80, PIO, not used, , , , , , rightBank
81, PIO, not used, , , , , , rightBank
82, PIO, not used, , , , , , rightBank
83, PIO, not used, , , , , , rightBank
84, PIO, not used, , , , , , rightBank
85, PIO, PMOD[3], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
86, GND, not used, , , , , , UnknownBank
87, PIO, PMOD[7], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
88, PIO, PMOD[2], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
89, VCCIO_1, not used, , , , , , rightBank
90, PIO, PMOD[6], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
91, PIO, PMOD[1], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
92, VCC, not used, , , , , , UnknownBank
93, PIO_GBIN, PMOD[5], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
94, PIO_GBIN, PMOD[0], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
95, PIO, PMOD[4], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
96, PIO, PMOD[15], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
97, PIO, PMOD[11], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
98, PIO, PMOD[14], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
99, PIO, PMOD[10], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
100, VCCIO_1, not used, , , , , , rightBank
101, PIO, PMOD[13], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
102, PIO, PMOD[9], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
103, GND, not used, , , , , , UnknownBank
104, PIO, PMOD[12], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
105, PIO, PMOD[8], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
106, PIO, PMOD[23], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
107, PIO, PMOD[19], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, rightBank
108, VPP_PUMP, not used, , , , , , UnknownBank
109, VPP_DIRECT, not used, , , , , , UnknownBank
110, PIO, PMOD[22], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
111, VCC, not used, , , , , , UnknownBank
112, PIO, PMOD[18], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
113, PIO, PMOD[21], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
114, PIO, PMOD[17], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
115, PIO, ADR[12], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
116, PIO, ADR[13], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
117, PIO, ADR[14], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
118, PIO, ADR[15], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
119, PIO, ADR[16], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
120, PIO, RAMWE, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
121, PIO, DAT[7], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
122, PIO, DAT[6], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
123, VCCIO_0, not used, , , , , , topBank
124, PIO, DAT[5], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
125, PIO, DAT[4], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
126, AVDD_TOP, not used, , , , , , UnknownBank
127, AGND_TOP, not used, , , , , , UnknownBank
128, PIO_GBIN, DAT[3], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
129, PIO_GBIN, clk, Input, glb Buff, SB_LVCMOS, No Pull Up, Simple Input, topBank
130, PIO, DAT[2], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
131, VCCIO_0, not used, , , , , , topBank
132, GND, not used, , , , , , UnknownBank
134, PIO, DAT[1], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
135, PIO, DAT[0], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
136, PIO, RAMCS, Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
137, PIO, ADR[0], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
138, PIO, ADR[1], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
139, PIO, ADR[2], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
140, GND, not used, , , , , , UnknownBank
141, PIO, ADR[3], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
142, PIO, ADR[4], Output, , SB_LVCMOS, No Pull Up, Simple Output, topBank
143, PIO, PMOD[16], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
144, PIO, PMOD[20], Output, , SB_LVCMOS, No Pull Up, Output Tristatable by Enable, topBank
Total Number of Used Pins, 95
