sys = {
    cores = {
        c = {
            cores = 4;
            type = "Timing";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 4;
            size = 65536;
        };
        l1i = {
            caches = 4;
            size = 32768;
        };
        l2 = {
            caches = 4;
            size = 262144;
            children = "l1i|l1d";  // interleave
        };
        hub3 = {
            type = "CCHub";
            banks = 4;
            size = 1048576;
            children = "l2";
        };
    };

    mem = {
        controllers = 2;
        splitAddrs = false;
        type = "WeaveSimple";
        latency = 100;
        boundLatency = 100;
    };
};

sim = {
    phaseLength = 10000;
};

process0 = {
    command = "./misc/testProgs/test_cc_exts";
};

