{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542255848818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542255848820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 23:24:08 2018 " "Processing started: Wed Nov 14 23:24:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542255848820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542255848820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_v1 -c Register_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_v1 -c Register_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542255848820 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542255850114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_v1-Register_arc " "Found design unit 1: Register_v1-Register_arc" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542255851381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_v1 " "Found entity 1: Register_v1" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542255851381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542255851381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_v1 " "Elaborating entity \"Register_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542255851538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero Register_v1.vhd(39) " "Verilog HDL or VHDL warning at Register_v1.vhd(39): object \"zero\" assigned a value but never read" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542255851542 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs Register_v1.vhd(71) " "VHDL Process Statement warning at Register_v1.vhd(71): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851546 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 Register_v1.vhd(72) " "VHDL Process Statement warning at Register_v1.vhd(72): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851547 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Register_v1.vhd(73) " "VHDL Process Statement warning at Register_v1.vhd(73): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851548 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 Register_v1.vhd(74) " "VHDL Process Statement warning at Register_v1.vhd(74): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851548 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 Register_v1.vhd(75) " "VHDL Process Statement warning at Register_v1.vhd(75): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851549 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 Register_v1.vhd(76) " "VHDL Process Statement warning at Register_v1.vhd(76): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851549 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 Register_v1.vhd(77) " "VHDL Process Statement warning at Register_v1.vhd(77): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851549 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 Register_v1.vhd(78) " "VHDL Process Statement warning at Register_v1.vhd(78): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851549 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 Register_v1.vhd(79) " "VHDL Process Statement warning at Register_v1.vhd(79): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851549 "|Register_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Register_alu Register_v1.vhd(69) " "VHDL Process Statement warning at Register_v1.vhd(69): inferring latch(es) for signal or variable \"Register_alu\", which holds its previous value in one or more paths through the process" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542255851550 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt Register_v1.vhd(94) " "VHDL Process Statement warning at Register_v1.vhd(94): signal \"rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851552 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 Register_v1.vhd(95) " "VHDL Process Statement warning at Register_v1.vhd(95): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851553 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Register_v1.vhd(96) " "VHDL Process Statement warning at Register_v1.vhd(96): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851553 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 Register_v1.vhd(97) " "VHDL Process Statement warning at Register_v1.vhd(97): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851554 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 Register_v1.vhd(98) " "VHDL Process Statement warning at Register_v1.vhd(98): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851554 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 Register_v1.vhd(99) " "VHDL Process Statement warning at Register_v1.vhd(99): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851554 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 Register_v1.vhd(100) " "VHDL Process Statement warning at Register_v1.vhd(100): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851555 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 Register_v1.vhd(101) " "VHDL Process Statement warning at Register_v1.vhd(101): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851555 "|Register_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 Register_v1.vhd(102) " "VHDL Process Statement warning at Register_v1.vhd(102): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542255851555 "|Register_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Register_mux Register_v1.vhd(92) " "VHDL Process Statement warning at Register_v1.vhd(92): inferring latch(es) for signal or variable \"Register_mux\", which holds its previous value in one or more paths through the process" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542255851556 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[0\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[0\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851558 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[1\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[1\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851558 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[2\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[2\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851559 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[3\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[3\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851559 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[4\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[4\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851559 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[5\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[5\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851559 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[6\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[6\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851559 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_mux\[7\] Register_v1.vhd(92) " "Inferred latch for \"Register_mux\[7\]\" at Register_v1.vhd(92)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851560 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[0\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[0\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851560 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[1\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[1\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851560 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[2\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[2\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851560 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[3\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[3\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851561 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[4\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[4\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851561 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[5\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[5\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851561 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[6\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[6\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851561 "|Register_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Register_alu\[7\] Register_v1.vhd(69) " "Inferred latch for \"Register_alu\[7\]\" at Register_v1.vhd(69)" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542255851561 "|Register_v1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[0\] " "Bidir \"Register_bus\[0\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[1\] " "Bidir \"Register_bus\[1\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[2\] " "Bidir \"Register_bus\[2\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[3\] " "Bidir \"Register_bus\[3\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[4\] " "Bidir \"Register_bus\[4\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[5\] " "Bidir \"Register_bus\[5\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[6\] " "Bidir \"Register_bus\[6\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Register_bus\[7\] " "Bidir \"Register_bus\[7\]\" has no driver" {  } { { "Register_v1.vhd" "" { Text "C:/VHDL_Project/Register_v1/Register_v1.vhd" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1542255852875 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1542255852875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542255853723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542255853723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542255853853 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542255853853 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1542255853853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542255853853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542255853853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542255853936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 23:24:13 2018 " "Processing ended: Wed Nov 14 23:24:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542255853936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542255853936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542255853936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542255853936 ""}
