"use strict";(globalThis.webpackChunkdeveloper_riscv_org=globalThis.webpackChunkdeveloper_riscv_org||[]).push([[5043],{8453:(e,t,r)=>{r.d(t,{R:()=>c,x:()=>s});var o=r(6540);const n={},i=o.createContext(n);function c(e){const t=o.useContext(i);return o.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:c(e.components),o.createElement(i.Provider,{value:t},e.children)}},9800:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>p,contentTitle:()=>s,default:()=>f,frontMatter:()=>c,metadata:()=>o,toc:()=>l});const o=JSON.parse('{"id":"spec/non-isa/platform-interrupt","title":"Platform-Level Interrupt Controller Specification","description":"Delineates the operational parameters for a platform-level interrupt controller on RISC-V.","source":"@site/docs/spec/non-isa/platform-level-interrupt-controller.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/platform-interrupt","permalink":"/developer.riscv.org/docs/spec/non-isa/platform-interrupt","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Platform-Level Interrupt Controller Specification","id":"platform-interrupt","hide_table_of_contents":true,"pdf":"/pdf/riscv-plic-1.0.0.pdf"},"sidebar":"specSidebar","previous":{"title":"IOMMU Architecture Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/iommu-architecture"},"next":{"title":"Server SoC Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/server-soc"}}');var n=r(4848),i=r(8453);const c={title:"Platform-Level Interrupt Controller Specification",id:"platform-interrupt",hide_table_of_contents:!0,pdf:"/pdf/riscv-plic-1.0.0.pdf"},s=void 0,p={},l=[];function a(e){const t={p:"p",...(0,i.R)(),...e.components},{PDF:r}=t;return r||function(e,t){throw new Error("Expected "+(t?"component":"object")+" `"+e+"` to be defined: you likely forgot to import, pass, or provide it.")}("PDF",!0),(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(t.p,{children:"Delineates the operational parameters for a platform-level interrupt controller on RISC-V."}),"\n",(0,n.jsx)(r,{download:c.pdf,title:c.title})]})}function f(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(a,{...e})}):a(e)}}}]);