/usr/bin/env time -v /packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: diffeq1

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: diffeq1.net
Circuit placement file: diffeq1.place
Circuit routing file: diffeq1.route
Circuit SDC file: diffeq1.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: diffeq1.pre-vpr.blif
# Load circuit
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 0.01 seconds (max_rss 24.0 MiB, delta_rss +1.8 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 200
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 935
    .input  :     162
    .latch  :     193
    .output :      96
    0-LUT   :       1
    6-LUT   :     478
    multiply:       5
  Nets  : 994
    Avg Fanout:     2.8
    Max Fanout:   193.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3778
  Timing Graph Edges: 13532
  Timing Graph Levels: 40
# Build Timing Graph took 0.01 seconds (max_rss 25.5 MiB, delta_rss +1.5 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 193 pins (5.1%), 193 blocks (20.6%)
# Load Timing Constraints

SDC file 'diffeq1.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'diffeq1.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 935, total nets: 994, total inputs: 162, total outputs: 96
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    29/743       3%                            7    16 x 16    
    58/743       7%                            9    16 x 16    
    87/743      11%                           11    16 x 16    
   116/743      15%                           14    16 x 16    
   145/743      19%                           16    16 x 16    
   174/743      23%                           18    16 x 16    
   203/743      27%                           20    16 x 16    
   232/743      31%                           22    16 x 16    
   261/743      35%                           24    16 x 16    
   290/743      39%                           26    16 x 16    
   319/743      42%                           28    16 x 16    
   348/743      46%                           30    16 x 16    
   377/743      50%                           32    16 x 16    
   406/743      54%                           34    16 x 16    
   435/743      58%                           36    16 x 16    
   464/743      62%                           38    16 x 16    
   493/743      66%                           48    16 x 16    
   522/743      70%                           77    16 x 16    
   551/743      74%                          106    16 x 16    
   580/743      78%                          135    16 x 16    
   609/743      81%                          164    16 x 16    
   638/743      85%                          193    16 x 16    
   667/743      89%                          222    16 x 16    
   696/743      93%                          251    16 x 16    
   725/743      97%                          280    16 x 16    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 337
  LEs used for logic and registers    : 138
  LEs used for logic only             : 199
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.1339e-05 sec
Full Max Req/Worst Slack updates 1 in 7.224e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.4863e-05 sec
FPGA sized to 16 x 16 (auto)
Device Utilization: 0.34 (target 1.00)
	Block Utilization: 0.58 Type: io
	Block Utilization: 0.26 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         36                                22.7222                      10.3333   
   mult_36          5                                     52                           32   
    memory          0                                      0                            0   
Absorbed logical nets 300 out of 994 nets, 694 nets not absorbed.

Netlist conversion complete.

# Packing took 0.19 seconds (max_rss 29.2 MiB, delta_rss +3.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq1.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.056682 seconds).
Warning 2: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.06 seconds (max_rss 67.1 MiB, delta_rss +37.9 MiB)
Warning 3: Netlist contains 5 global net to non-global architecture pin connections
Warning 4: Logic block #40 (vcc) has only 1 output pin 'vcc.O[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 694
Netlist num_blocks: 299
Netlist EMPTY blocks: 0.
Netlist io blocks: 258.
Netlist clb blocks: 36.
Netlist mult_36 blocks: 5.
Netlist memory blocks: 0.
Netlist inputs pins: 162
Netlist output pins: 96

Pb types usage...
  io                    : 258
   inpad                : 162
   outpad               : 96
  clb                   : 36
   fle                  : 337
    lut5inter           : 168
     ble5               : 311
      lut5              : 310
       lut              : 310
      ff                : 136
    ble6                : 169
     lut6               : 169
      lut               : 169
     ff                 : 57
  mult_36               : 5
   mult_36x36_slice     : 5
    mult_36x36          : 5

# Create Device
## Build Device Grid
FPGA sized to 16 x 16: 256 grid tiles (auto)

Resource usage...
	Netlist
		258	blocks of type: io
	Architecture
		448	blocks of type: io
	Netlist
		36	blocks of type: clb
	Architecture
		140	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.34 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.58 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.26 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:11392
OPIN->CHANX/CHANY edge count before creating direct connections: 39360
OPIN->CHANX/CHANY edge count after creating direct connections: 39360
CHAN->CHAN type edge count:182653
## Build routing resource graph took 0.14 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 30072
  RR Graph Edges: 233405
# Create Device took 0.15 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)


Bounding box mode is Cube

Using static probabilities for choosing each move type
Probability of Uniform_move : 100.000000 
Probability of Median_move : 0.000000 
Probability of Centroid_move : 0.000000 
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)

BB estimate of min-dist (placement) wire length: 8948

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 89.4819 td_cost: nan
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 999
Warning 5: Starting t: 154 of 299 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.2e-04   0.972      72.58 nan            nan        nan      nan   0.607  0.0170   15.0     0.00       999  0.200
   2    0.0 8.7e-04   0.980      68.46 nan            nan        nan      nan   0.543  0.0100   15.0     0.00      1998  0.950
   3    0.0 8.3e-04   0.993      66.62 nan            nan        nan      nan   0.539  0.0056   15.0     0.00      2997  0.950
   4    0.0 7.9e-04   0.992      65.02 nan            nan        nan      nan   0.497  0.0044   15.0     0.00      3996  0.950
   5    0.0 7.5e-04   0.991      64.10 nan            nan        nan      nan   0.495  0.0057   15.0     0.00      4995  0.950
   6    0.0 7.1e-04   0.999      62.86 nan            nan        nan      nan   0.477  0.0063   15.0     0.00      5994  0.950
   7    0.0 6.7e-04   0.986      62.53 nan            nan        nan      nan   0.482  0.0053   15.0     0.00      6993  0.950
   8    0.0 6.4e-04   0.996      61.90 nan            nan        nan      nan   0.463  0.0057   15.0     0.00      7992  0.950
   9    0.0 6.1e-04   0.998      61.03 nan            nan        nan      nan   0.387  0.0028   15.0     0.00      8991  0.950
  10    0.0 5.8e-04   1.001      60.90 nan            nan        nan      nan   0.456  0.0029   14.2     0.00      9990  0.950
  11    0.0 5.5e-04   0.993      60.49 nan            nan        nan      nan   0.441  0.0057   14.4     0.00     10989  0.950
  12    0.0 5.2e-04   0.997      59.88 nan            nan        nan      nan   0.453  0.0034   14.5     0.00     11988  0.950
  13    0.0 5.0e-04   1.001      59.64 nan            nan        nan      nan   0.434  0.0043   14.7     0.00     12987  0.950
  14    0.0 4.7e-04   0.990      59.63 nan            nan        nan      nan   0.397  0.0069   14.6     0.00     13986  0.950
  15    0.0 4.5e-04   0.993      58.76 nan            nan        nan      nan   0.392  0.0033   14.0     0.00     14985  0.950
  16    0.0 4.2e-04   0.995      58.00 nan            nan        nan      nan   0.361  0.0022   13.3     0.00     15984  0.950
  17    0.0 4.0e-04   0.993      57.66 nan            nan        nan      nan   0.351  0.0039   12.2     0.00     16983  0.950
  18    0.0 3.8e-04   0.999      57.45 nan            nan        nan      nan   0.349  0.0041   11.2     0.00     17982  0.950
  19    0.0 3.6e-04   0.997      57.53 nan            nan        nan      nan   0.384  0.0021   10.2     0.00     18981  0.950
  20    0.0 3.5e-04   0.996      57.10 nan            nan        nan      nan   0.362  0.0027    9.6     0.00     19980  0.950
  21    0.0 3.3e-04   0.994      56.70 nan            nan        nan      nan   0.350  0.0030    8.8     0.00     20979  0.950
  22    0.0 3.1e-04   0.995      56.29 nan            nan        nan      nan   0.351  0.0019    8.0     0.00     21978  0.950
  23    0.0 3.0e-04   0.996      56.10 nan            nan        nan      nan   0.374  0.0036    7.3     0.00     22977  0.950
  24    0.0 2.8e-04   0.997      55.50 nan            nan        nan      nan   0.379  0.0018    6.9     0.00     23976  0.950
  25    0.0 2.7e-04   0.998      55.49 nan            nan        nan      nan   0.363  0.0036    6.4     0.00     24975  0.950
  26    0.0 2.5e-04   0.997      54.94 nan            nan        nan      nan   0.378  0.0013    5.9     0.00     25974  0.950
  27    0.0 2.4e-04   0.999      54.77 nan            nan        nan      nan   0.398  0.0014    5.6     0.00     26973  0.950
  28    0.0 2.3e-04   1.000      54.61 nan            nan        nan      nan   0.357  0.0011    5.3     0.00     27972  0.950
  29    0.0 2.2e-04   0.998      54.53 nan            nan        nan      nan   0.344  0.0021    4.9     0.00     28971  0.950
  30    0.0 2.1e-04   0.998      54.04 nan            nan        nan      nan   0.339  0.0013    4.4     0.00     29970  0.950
  31    0.0 2.0e-04   0.997      53.72 nan            nan        nan      nan   0.356  0.0009    4.0     0.00     30969  0.950
  32    0.0 1.9e-04   1.000      53.69 nan            nan        nan      nan   0.385  0.0007    3.7     0.00     31968  0.950
  33    0.0 1.8e-04   0.997      53.48 nan            nan        nan      nan   0.370  0.0009    3.5     0.00     32967  0.950
  34    0.0 1.7e-04   0.996      53.23 nan            nan        nan      nan   0.331  0.0015    3.2     0.00     33966  0.950
  35    0.0 1.6e-04   0.998      53.07 nan            nan        nan      nan   0.353  0.0009    2.9     0.00     34965  0.950
  36    0.0 1.5e-04   1.001      53.07 nan            nan        nan      nan   0.354  0.0008    2.6     0.00     35964  0.950
  37    0.0 1.4e-04   0.997      52.93 nan            nan        nan      nan   0.350  0.0016    2.4     0.00     36963  0.950
  38    0.0 1.4e-04   0.998      52.76 nan            nan        nan      nan   0.329  0.0011    2.2     0.00     37962  0.950
  39    0.0 1.3e-04   0.999      52.60 nan            nan        nan      nan   0.391  0.0011    1.9     0.00     38961  0.950
  40    0.0 1.2e-04   0.999      52.44 nan            nan        nan      nan   0.363  0.0012    1.8     0.00     39960  0.950
  41    0.0 1.2e-04   0.999      52.25 nan            nan        nan      nan   0.377  0.0006    1.7     0.00     40959  0.950
  42    0.0 1.1e-04   1.001      52.25 nan            nan        nan      nan   0.352  0.0005    1.6     0.00     41958  0.950
  43    0.0 1.1e-04   1.000      52.18 nan            nan        nan      nan   0.364  0.0008    1.5     0.00     42957  0.950
  44    0.0 1.0e-04   0.998      52.06 nan            nan        nan      nan   0.340  0.0010    1.3     0.00     43956  0.950
  45    0.0 9.6e-05   0.999      51.89 nan            nan        nan      nan   0.352  0.0009    1.2     0.00     44955  0.950
  46    0.0 9.1e-05   0.999      51.74 nan            nan        nan      nan   0.328  0.0013    1.1     0.00     45954  0.950
  47    0.0 8.7e-05   1.000      51.65 nan            nan        nan      nan   0.293  0.0009    1.0     0.00     46953  0.950
  48    0.0 8.2e-05   1.000      51.59 nan            nan        nan      nan   0.294  0.0004    1.0     0.00     47952  0.950
  49    0.0 7.8e-05   1.000      51.54 nan            nan        nan      nan   0.292  0.0005    1.0     0.00     48951  0.950
  50    0.0 7.4e-05   0.999      51.48 nan            nan        nan      nan   0.278  0.0004    1.0     0.00     49950  0.950
  51    0.0 7.1e-05   1.000      51.43 nan            nan        nan      nan   0.248  0.0004    1.0     0.00     50949  0.950
  52    0.0 6.7e-05   0.999      51.39 nan            nan        nan      nan   0.284  0.0008    1.0     0.00     51948  0.950
  53    0.0 6.4e-05   0.999      51.31 nan            nan        nan      nan   0.254  0.0004    1.0     0.00     52947  0.950
  54    0.0 6.1e-05   0.999      51.24 nan            nan        nan      nan   0.259  0.0004    1.0     0.00     53946  0.950
  55    0.0 5.7e-05   0.999      51.21 nan            nan        nan      nan   0.282  0.0007    1.0     0.00     54945  0.950
  56    0.0 5.5e-05   0.999      51.11 nan            nan        nan      nan   0.281  0.0005    1.0     0.00     55944  0.950
  57    0.0 5.2e-05   1.000      51.04 nan            nan        nan      nan   0.283  0.0004    1.0     0.00     56943  0.950
  58    0.0 4.9e-05   1.000      50.94 nan            nan        nan      nan   0.256  0.0003    1.0     0.00     57942  0.950
  59    0.0 4.7e-05   1.000      50.91 nan            nan        nan      nan   0.255  0.0001    1.0     0.00     58941  0.950
  60    0.0 4.4e-05   1.000      50.91 nan            nan        nan      nan   0.270  0.0001    1.0     0.00     59940  0.950
  61    0.0 4.2e-05   1.000      50.88 nan            nan        nan      nan   0.286  0.0003    1.0     0.00     60939  0.950
  62    0.0 4.0e-05   1.000      50.85 nan            nan        nan      nan   0.263  0.0001    1.0     0.00     61938  0.950
  63    0.0 3.8e-05   0.999      50.82 nan            nan        nan      nan   0.239  0.0004    1.0     0.00     62937  0.950
  64    0.0 3.6e-05   1.000      50.78 nan            nan        nan      nan   0.243  0.0002    1.0     0.00     63936  0.950
  65    0.0 3.4e-05   1.000      50.76 nan            nan        nan      nan   0.256  0.0001    1.0     0.00     64935  0.950
  66    0.0 3.3e-05   1.000      50.75 nan            nan        nan      nan   0.245  0.0001    1.0     0.00     65934  0.950
  67    0.0 3.1e-05   1.000      50.73 nan            nan        nan      nan   0.252  0.0001    1.0     0.00     66933  0.950
  68    0.0 3.0e-05   1.000      50.72 nan            nan        nan      nan   0.258  0.0000    1.0     0.00     67932  0.950
  69    0.0 2.8e-05   1.000      50.72 nan            nan        nan      nan   0.245  0.0000    1.0     0.00     68931  0.950
  70    0.0 2.7e-05   1.000      50.72 nan            nan        nan      nan   0.242  0.0000    1.0     0.00     69930  0.950
  71    0.0 2.5e-05   1.000      50.72 nan            nan        nan      nan   0.221  0.0001    1.0     0.00     70929  0.950
  72    0.0 2.4e-05   1.000      50.71 nan            nan        nan      nan   0.225  0.0000    1.0     0.00     71928  0.950
  73    0.0 2.3e-05   1.000      50.72 nan            nan        nan      nan   0.233  0.0000    1.0     0.00     72927  0.950
  74    0.0 2.2e-05   1.000      50.71 nan            nan        nan      nan   0.237  0.0000    1.0     0.00     73926  0.950
  75    0.0 2.1e-05   1.000      50.71 nan            nan        nan      nan   0.238  0.0001    1.0     0.00     74925  0.950
  76    0.0 2.0e-05   1.000      50.70 nan            nan        nan      nan   0.241  0.0000    1.0     0.00     75924  0.950
  77    0.0 1.9e-05   1.000      50.71 nan            nan        nan      nan   0.245  0.0000    1.0     0.00     76923  0.950
  78    0.0 1.8e-05   1.000      50.70 nan            nan        nan      nan   0.239  0.0001    1.0     0.00     77922  0.950
  79    0.0 1.7e-05   1.000      50.69 nan            nan        nan      nan   0.234  0.0000    1.0     0.00     78921  0.950
  80    0.0 1.6e-05   1.000      50.69 nan            nan        nan      nan   0.225  0.0000    1.0     0.00     79920  0.950
  81    0.0 1.5e-05   1.000      50.70 nan            nan        nan      nan   0.239  0.0000    1.0     0.00     80919  0.950
  82    0.0 1.4e-05   1.000      50.70 nan            nan        nan      nan   0.218  0.0000    1.0     0.00     81918  0.950
  83    0.0 1.4e-05   1.000      50.69 nan            nan        nan      nan   0.226  0.0001    1.0     0.00     82917  0.950
  84    0.0 1.3e-05   1.000      50.68 nan            nan        nan      nan   0.243  0.0000    1.0     0.00     83916  0.950
  85    0.0 1.2e-05   1.000      50.68 nan            nan        nan      nan   0.246  0.0000    1.0     0.00     84915  0.950
  86    0.0 1.2e-05   1.000      50.68 nan            nan        nan      nan   0.251  0.0000    1.0     0.00     85914  0.950
  87    0.0 1.1e-05   1.000      50.68 nan            nan        nan      nan   0.237  0.0000    1.0     0.00     86913  0.950
  88    0.0 1.1e-05   1.000      50.68 nan            nan        nan      nan   0.238  0.0000    1.0     0.00     87912  0.950
  89    0.0 1.0e-05   1.000      50.68 nan            nan        nan      nan   0.265  0.0000    1.0     0.00     88911  0.950
  90    0.0 9.5e-06   1.000      50.68 nan            nan        nan      nan   0.231  0.0000    1.0     0.00     89910  0.950
  91    0.0 9.1e-06   1.000      50.68 nan            nan        nan      nan   0.253  0.0000    1.0     0.00     90909  0.950
  92    0.0 8.6e-06   1.000      50.68 nan            nan        nan      nan   0.252  0.0000    1.0     0.00     91908  0.950
  93    0.0 8.2e-06   1.000      50.68 nan            nan        nan      nan   0.224  0.0000    1.0     0.00     92907  0.950
  94    0.0 7.8e-06   1.000      50.68 nan            nan        nan      nan   0.228  0.0000    1.0     0.00     93906  0.950
  95    0.0 7.4e-06   1.000      50.67 nan            nan        nan      nan   0.210  0.0000    1.0     0.00     94905  0.950
  96    0.0 0.0e+00   1.000      50.67 nan            nan        nan      nan   0.226  0.0001    1.0     0.00     95904  0.950
## Placement Quench took 0.00 seconds (max_rss 67.3 MiB)

BB estimate of min-dist (placement) wire length: 5066

Completed placement consistency check successfully.

Swaps called: 96203

Aborted Move Reasons:
  No moves aborted
Placement cost: 0.999803, bb_cost: 50.6645, td_cost: nan, 

Placement resource usage:
  io      implemented as io     : 258
  clb     implemented as clb    : 36
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 96
Placement total # of swap attempts: 96203
	Swaps accepted: 30832 (32.0 %)
	Swaps rejected: 65371 (68.0 %)
	Swaps aborted:     0 ( 0.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                86.21            36.66           63.34          0.00         

clb                Uniform                12.16            3.64            96.36          0.00         

mult_36            Uniform                1.63             0.26            99.74          0.00         


Placement Quench timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.11 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00160375 seconds (0.0015018 STA, 0.000101951 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.59 seconds (max_rss 67.3 MiB)
	Command being timed: "/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml diffeq1 --circuit_file diffeq1.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off"
	User time (seconds): 0.53
	System time (seconds): 0.05
	Percent of CPU this job got: 94%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.61
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 68892
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 36752
	Voluntary context switches: 85
	Involuntary context switches: 32
	Swaps: 0
	File system inputs: 0
	File system outputs: 3320
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
