// Seed: 1141200490
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  time id_3;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(1'b0),
        .id_4(1),
        .id_5(1),
        .id_6(1'b0 == id_5 - id_5)
    ),
    id_7,
    id_8
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch id_5 = id_8;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  final id_6 <= id_3 + id_8;
  wire id_9;
endmodule
