Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  8 09:18:03 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_with_processor_wrapper_methodology_drc_routed.rpt -pb design_with_processor_wrapper_methodology_drc_routed.pb -rpx design_with_processor_wrapper_methodology_drc_routed.rpx
| Design       : design_with_processor_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 4          |
| TIMING-18 | Warning  | Missing input or output delay  | 2          |
| TIMING-20 | Warning  | Non-clocked latch              | 18         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE,
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/PRE
design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/ready_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE,
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/PRE
design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on PWM_out0 relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on PWM_out1 relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7] cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg cannot be properly analyzed as its control pin design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 18 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


