
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v' to AST representation.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\subfxp_18_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: subfxp_18_1         
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   0 design levels: addfxp_18_1         
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_3_1
Automatically selected c_matrix_vec_mult_core_18_10_16_3_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_3_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10

2.3. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_3_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10
Removed 0 unused modules.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2739$73 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23 in module c_matrix_vec_mult_core_18_10_16_3_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4432$107'.
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4345$101'.
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4288$99'.
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2739$73'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
     1/186: $0\reg_o_ready[0:0]
     2/186: $0\fft_valid[0:0]
     3/186: $0\reg_o_valid[0:0]
     4/186: $0\reg_Y_imag_2_15[17:0]
     5/186: $0\reg_Y_real_2_15[17:0]
     6/186: $0\reg_Y_imag_2_14[17:0]
     7/186: $0\reg_Y_real_2_14[17:0]
     8/186: $0\reg_Y_imag_2_13[17:0]
     9/186: $0\reg_Y_real_2_13[17:0]
    10/186: $0\reg_Y_imag_2_12[17:0]
    11/186: $0\reg_Y_real_2_12[17:0]
    12/186: $0\reg_Y_imag_2_11[17:0]
    13/186: $0\reg_Y_real_2_11[17:0]
    14/186: $0\reg_Y_imag_2_10[17:0]
    15/186: $0\reg_Y_real_2_10[17:0]
    16/186: $0\reg_Y_imag_2_9[17:0]
    17/186: $0\reg_Y_real_2_9[17:0]
    18/186: $0\reg_Y_imag_2_8[17:0]
    19/186: $0\reg_Y_real_2_8[17:0]
    20/186: $0\reg_Y_imag_2_7[17:0]
    21/186: $0\reg_Y_real_2_7[17:0]
    22/186: $0\reg_Y_imag_2_6[17:0]
    23/186: $0\reg_Y_real_2_6[17:0]
    24/186: $0\reg_Y_imag_2_5[17:0]
    25/186: $0\reg_Y_real_2_5[17:0]
    26/186: $0\reg_Y_imag_2_4[17:0]
    27/186: $0\reg_Y_real_2_4[17:0]
    28/186: $0\reg_Y_imag_2_3[17:0]
    29/186: $0\reg_Y_real_2_3[17:0]
    30/186: $0\reg_Y_imag_2_2[17:0]
    31/186: $0\reg_Y_real_2_2[17:0]
    32/186: $0\reg_Y_imag_2_1[17:0]
    33/186: $0\reg_Y_real_2_1[17:0]
    34/186: $0\reg_Y_imag_2_0[17:0]
    35/186: $0\reg_Y_real_2_0[17:0]
    36/186: $0\reg_Y_imag_1_15[17:0]
    37/186: $0\reg_Y_real_1_15[17:0]
    38/186: $0\reg_Y_imag_1_14[17:0]
    39/186: $0\reg_Y_real_1_14[17:0]
    40/186: $0\reg_Y_imag_1_13[17:0]
    41/186: $0\reg_Y_real_1_13[17:0]
    42/186: $0\reg_Y_imag_1_12[17:0]
    43/186: $0\reg_Y_real_1_12[17:0]
    44/186: $0\reg_Y_imag_1_11[17:0]
    45/186: $0\reg_Y_real_1_11[17:0]
    46/186: $0\reg_Y_imag_1_10[17:0]
    47/186: $0\reg_Y_real_1_10[17:0]
    48/186: $0\reg_Y_imag_1_9[17:0]
    49/186: $0\reg_Y_real_1_9[17:0]
    50/186: $0\reg_Y_imag_1_8[17:0]
    51/186: $0\reg_Y_real_1_8[17:0]
    52/186: $0\reg_Y_imag_1_7[17:0]
    53/186: $0\reg_Y_real_1_7[17:0]
    54/186: $0\reg_Y_imag_1_6[17:0]
    55/186: $0\reg_Y_real_1_6[17:0]
    56/186: $0\reg_Y_imag_1_5[17:0]
    57/186: $0\reg_Y_real_1_5[17:0]
    58/186: $0\reg_Y_imag_1_4[17:0]
    59/186: $0\reg_Y_real_1_4[17:0]
    60/186: $0\reg_Y_imag_1_3[17:0]
    61/186: $0\reg_Y_real_1_3[17:0]
    62/186: $0\reg_Y_imag_1_2[17:0]
    63/186: $0\reg_Y_real_1_2[17:0]
    64/186: $0\reg_Y_imag_1_1[17:0]
    65/186: $0\reg_Y_real_1_1[17:0]
    66/186: $0\reg_Y_imag_1_0[17:0]
    67/186: $0\reg_Y_real_1_0[17:0]
    68/186: $0\reg_Y_imag_0_15[17:0]
    69/186: $0\reg_Y_real_0_15[17:0]
    70/186: $0\reg_Y_imag_0_14[17:0]
    71/186: $0\reg_Y_real_0_14[17:0]
    72/186: $0\reg_Y_imag_0_13[17:0]
    73/186: $0\reg_Y_real_0_13[17:0]
    74/186: $0\reg_Y_imag_0_12[17:0]
    75/186: $0\reg_Y_real_0_12[17:0]
    76/186: $0\reg_Y_imag_0_11[17:0]
    77/186: $0\reg_Y_real_0_11[17:0]
    78/186: $0\reg_Y_imag_0_10[17:0]
    79/186: $0\reg_Y_real_0_10[17:0]
    80/186: $0\reg_Y_imag_0_9[17:0]
    81/186: $0\reg_Y_real_0_9[17:0]
    82/186: $0\reg_Y_imag_0_8[17:0]
    83/186: $0\reg_Y_real_0_8[17:0]
    84/186: $0\reg_Y_imag_0_7[17:0]
    85/186: $0\reg_Y_real_0_7[17:0]
    86/186: $0\reg_Y_imag_0_6[17:0]
    87/186: $0\reg_Y_real_0_6[17:0]
    88/186: $0\reg_Y_imag_0_5[17:0]
    89/186: $0\reg_Y_real_0_5[17:0]
    90/186: $0\reg_Y_imag_0_4[17:0]
    91/186: $0\reg_Y_real_0_4[17:0]
    92/186: $0\reg_Y_imag_0_3[17:0]
    93/186: $0\reg_Y_real_0_3[17:0]
    94/186: $0\reg_Y_imag_0_2[17:0]
    95/186: $0\reg_Y_real_0_2[17:0]
    96/186: $0\reg_Y_imag_0_1[17:0]
    97/186: $0\reg_Y_real_0_1[17:0]
    98/186: $0\reg_Y_imag_0_0[17:0]
    99/186: $0\reg_Y_real_0_0[17:0]
   100/186: $0\reg_i_valid[0:0]
   101/186: $0\reg_W_imag_2_8[17:0]
   102/186: $0\reg_W_real_2_8[17:0]
   103/186: $0\reg_W_imag_2_7[17:0]
   104/186: $0\reg_W_real_2_7[17:0]
   105/186: $0\reg_W_imag_2_6[17:0]
   106/186: $0\reg_W_real_2_6[17:0]
   107/186: $0\reg_W_imag_2_5[17:0]
   108/186: $0\reg_W_real_2_5[17:0]
   109/186: $0\reg_W_imag_2_4[17:0]
   110/186: $0\reg_W_real_2_4[17:0]
   111/186: $0\reg_W_imag_2_3[17:0]
   112/186: $0\reg_W_real_2_3[17:0]
   113/186: $0\reg_W_imag_2_2[17:0]
   114/186: $0\reg_W_real_2_2[17:0]
   115/186: $0\reg_W_imag_2_1[17:0]
   116/186: $0\reg_W_real_2_1[17:0]
   117/186: $0\reg_W_imag_2_0[17:0]
   118/186: $0\reg_W_real_2_0[17:0]
   119/186: $0\reg_W_imag_1_8[17:0]
   120/186: $0\reg_W_real_1_8[17:0]
   121/186: $0\reg_W_imag_1_7[17:0]
   122/186: $0\reg_W_real_1_7[17:0]
   123/186: $0\reg_W_imag_1_6[17:0]
   124/186: $0\reg_W_real_1_6[17:0]
   125/186: $0\reg_W_imag_1_5[17:0]
   126/186: $0\reg_W_real_1_5[17:0]
   127/186: $0\reg_W_imag_1_4[17:0]
   128/186: $0\reg_W_real_1_4[17:0]
   129/186: $0\reg_W_imag_1_3[17:0]
   130/186: $0\reg_W_real_1_3[17:0]
   131/186: $0\reg_W_imag_1_2[17:0]
   132/186: $0\reg_W_real_1_2[17:0]
   133/186: $0\reg_W_imag_1_1[17:0]
   134/186: $0\reg_W_real_1_1[17:0]
   135/186: $0\reg_W_imag_1_0[17:0]
   136/186: $0\reg_W_real_1_0[17:0]
   137/186: $0\reg_W_imag_0_8[17:0]
   138/186: $0\reg_W_real_0_8[17:0]
   139/186: $0\reg_W_imag_0_7[17:0]
   140/186: $0\reg_W_real_0_7[17:0]
   141/186: $0\reg_W_imag_0_6[17:0]
   142/186: $0\reg_W_real_0_6[17:0]
   143/186: $0\reg_W_imag_0_5[17:0]
   144/186: $0\reg_W_real_0_5[17:0]
   145/186: $0\reg_W_imag_0_4[17:0]
   146/186: $0\reg_W_real_0_4[17:0]
   147/186: $0\reg_W_imag_0_3[17:0]
   148/186: $0\reg_W_real_0_3[17:0]
   149/186: $0\reg_W_imag_0_2[17:0]
   150/186: $0\reg_W_real_0_2[17:0]
   151/186: $0\reg_W_imag_0_1[17:0]
   152/186: $0\reg_W_real_0_1[17:0]
   153/186: $0\reg_W_imag_0_0[17:0]
   154/186: $0\reg_W_real_0_0[17:0]
   155/186: $0\reg_X_2_15[17:0]
   156/186: $0\reg_X_15[17:0]
   157/186: $0\reg_X_2_14[17:0]
   158/186: $0\reg_X_14[17:0]
   159/186: $0\reg_X_2_13[17:0]
   160/186: $0\reg_X_13[17:0]
   161/186: $0\reg_X_2_12[17:0]
   162/186: $0\reg_X_12[17:0]
   163/186: $0\reg_X_2_11[17:0]
   164/186: $0\reg_X_11[17:0]
   165/186: $0\reg_X_2_10[17:0]
   166/186: $0\reg_X_10[17:0]
   167/186: $0\reg_X_2_9[17:0]
   168/186: $0\reg_X_9[17:0]
   169/186: $0\reg_X_2_8[17:0]
   170/186: $0\reg_X_8[17:0]
   171/186: $0\reg_X_2_7[17:0]
   172/186: $0\reg_X_7[17:0]
   173/186: $0\reg_X_2_6[17:0]
   174/186: $0\reg_X_6[17:0]
   175/186: $0\reg_X_2_5[17:0]
   176/186: $0\reg_X_5[17:0]
   177/186: $0\reg_X_2_4[17:0]
   178/186: $0\reg_X_4[17:0]
   179/186: $0\reg_X_2_3[17:0]
   180/186: $0\reg_X_3[17:0]
   181/186: $0\reg_X_2_2[17:0]
   182/186: $0\reg_X_2[17:0]
   183/186: $0\reg_X_2_1[17:0]
   184/186: $0\reg_X_1[17:0]
   185/186: $0\reg_X_2_0[17:0]
   186/186: $0\reg_X_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2739$73'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4432$107'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4345$101'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4345$101'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4288$99'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2007' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2009' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2018' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2019' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2020' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2021' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2022' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2023' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2025' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2026' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2027' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2028' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2029' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2030' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2031' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2032' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2033' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
  created $dff cell `$procdff$2034' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2035' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2036' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2037' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2038' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2039' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2040' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2041' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2042' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2043' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2044' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2045' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2046' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2047' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2048' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2049' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2050' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2051' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2052' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2053' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2054' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2055' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2056' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2057' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2058' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2059' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2060' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2061' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2062' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2063' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2064' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2065' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2066' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
  created $dff cell `$procdff$2067' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
  created $dff cell `$procdff$2068' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
  created $dff cell `$procdff$2069' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
  created $dff cell `$procdff$2070' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2071' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2072' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2073' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2074' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2075' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
  created $dff cell `$procdff$2076' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2077' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2078' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2079' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2080' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2081' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
  created $dff cell `$procdff$2082' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2083' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2084' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2085' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2086' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2087' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2088' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2089' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2090' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2091' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2092' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2093' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2094' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2095' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2096' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2097' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2098' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2099' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2100' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
  created $dff cell `$procdff$2101' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2102' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2103' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2104' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2105' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2106' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2107' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2108' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2109' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2110' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2111' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2112' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2113' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2114' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2115' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2116' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2117' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2118' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2119' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2120' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2121' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2122' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2123' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2124' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2125' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2126' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2127' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2128' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2129' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
  created $dff cell `$procdff$2130' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2131' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2263' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2264' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2265' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2266' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2267' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2268' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2269' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2270' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2271' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2272' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2273' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2274' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2275' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2276' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2277' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2278' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2282' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2283' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2284' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2285' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2286' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2287' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2288' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2289' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2290' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2291' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2292' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2293' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2294' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2295' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2296' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2297' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2298' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2299' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2300' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2301' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2302' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2303' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2304' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2305' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2306' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2307' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2308' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2309' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2310' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2311' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2312' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2313' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2314' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2315' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2316' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2317' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2318' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2319' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2320' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2321' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2322' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2323' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2324' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2325' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2326' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2327' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2328' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2329' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2330' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2331' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2332' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2333' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2334' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2335' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2336' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2337' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2338' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2339' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2340' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
  created $dff cell `$procdff$2345' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4432$107'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4404$106'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4378$105'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4352$104'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4345$101'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4288$99'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4248$98'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4044$93'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:3541$82'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2809$81'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2788$78'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2749$74'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2739$73'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2739$73'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2665$71'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2322$60'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2177$49'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1631$23'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~412 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1931 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1932 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1933 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$1934 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$1935 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$1936 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1937 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1938 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$140_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2353 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1939 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$135_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2355 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1940 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$130_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2357 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1944 ($dff) from module shift_register_unit_18_10 (D = $procmux$190_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2359 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1945 ($dff) from module shift_register_unit_18_10 (D = $procmux$185_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2361 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1946 ($dff) from module shift_register_unit_18_10 (D = $procmux$180_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2363 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1947 ($dff) from module shift_register_unit_18_10 (D = $procmux$175_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2365 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1948 ($dff) from module shift_register_unit_18_10 (D = $procmux$170_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2367 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1949 ($dff) from module shift_register_unit_18_10 (D = $procmux$165_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2369 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1950 ($dff) from module shift_register_unit_18_10 (D = $procmux$160_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2371 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1951 ($dff) from module shift_register_unit_18_10 (D = $procmux$155_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2373 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1952 ($dff) from module shift_register_unit_18_10 (D = $procmux$150_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2375 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1953 ($dff) from module shift_register_unit_18_10 (D = $procmux$145_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2377 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$2034 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$1954 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$1955 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$1956 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$1957 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$1958 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$1959 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$1960 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$1961 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$1962 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$1963 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$1964 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$1965 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$1966 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$1967 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$1968 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$1969 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$1970 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$1971 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$1972 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$1973 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$1974 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$1975 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$1976 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$1977 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$1978 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$1979 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$1980 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$1981 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$1982 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$1983 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$1984 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$1985 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$1986 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$1987 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$1988 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$1989 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$1990 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$1991 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$1992 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$1993 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$1994 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$1995 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$1996 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$1997 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$1998 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$1999 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$2000 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:4094$97_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$2001 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$2002 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$2003 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$2004 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$2005 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$2006 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$2007 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$2008 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$2009 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$2010 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$2011 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$2012 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$2013 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$2014 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$2015 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$2016 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$2017 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$2018 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$2019 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$2020 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$2021 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$2022 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$2023 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$2024 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$2025 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$2026 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$2027 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$2028 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$2029 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$2030 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$2031 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$2032 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$2033 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$2067 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$2035 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2036 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2037 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2038 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2039 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2040 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2041 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2042 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2043 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2044 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2045 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2046 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2047 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2048 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2049 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2050 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2051 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2052 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2053 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2054 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2055 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2056 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$2057 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$2058 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$2059 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$2060 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$2061 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$2062 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$2063 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$2064 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$2065 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$2066 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$2068 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$547_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2493 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$2069 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$542_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2495 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$2070 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$537_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2497 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$2071 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$577_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2499 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$2072 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$572_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2501 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$2073 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$567_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2503 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$2074 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$562_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2505 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$2075 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$557_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2507 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2801$79_Y, Q = \reg_resa).
Adding SRST signal on $procdff$2076 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$552_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2509 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2802$80_Y, Q = \reg_resb).
Adding SRST signal on $procdff$2082 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$582_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2511 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$613_Y, Q = \out_reg).
Adding SRST signal on $procdff$2081 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$587_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2513 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$2077 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$607_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2515 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$2516 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$2078 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$602_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2518 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2760$77_Y, Q = \ceil).
Adding SRST signal on $procdff$2079 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$597_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2520 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$2080 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$592_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2522 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$2083 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$705_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2524 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2084 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$700_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2526 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2085 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$695_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2528 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2086 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$690_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2530 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2087 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$685_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2532 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2088 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$680_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2534 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2089 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$675_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2536 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2090 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$670_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2538 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2091 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$665_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2540 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2092 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$660_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2542 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2093 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$655_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2544 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2094 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$650_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2546 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2095 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$645_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2548 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2096 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$640_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2550 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2097 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$635_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2552 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2098 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$630_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2554 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2099 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$625_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2556 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2100 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$620_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2558 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2101 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$615_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2560 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2102 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$850_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2562 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2103 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$845_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2564 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2104 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$840_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2566 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2356$61_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$2105 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$835_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2568 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2106 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$830_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2570 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2107 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$825_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2572 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2359$62_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$2108 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$820_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2574 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2109 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$815_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2576 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2110 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$810_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2578 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2362$63_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$2111 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$805_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2580 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2112 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$800_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2582 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2113 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$795_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2584 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2365$64_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$2114 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$790_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2586 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2115 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$785_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2588 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2116 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$780_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2590 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2368$65_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$2117 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$775_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2592 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2118 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$770_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2594 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2119 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$765_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2596 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2371$66_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$2120 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$760_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2598 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2121 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$755_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2600 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2122 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$750_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2602 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2374$67_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$2123 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$745_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2604 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2124 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$740_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2606 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2125 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$735_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2608 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2377$68_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$2126 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$730_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2610 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2127 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$725_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2612 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2128 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$720_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2614 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2380$69_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$2129 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$715_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2616 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2130 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$710_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2618 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$2131 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$995_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2620 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2132 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$990_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2622 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2133 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$985_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2624 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2211$50_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$2134 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$980_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2626 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2135 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$975_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2628 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2136 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$970_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2630 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2214$51_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$2137 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$965_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2632 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2138 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$960_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2634 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2139 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$955_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2636 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2217$52_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$2140 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$950_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2638 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2141 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$945_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2640 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2142 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$940_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2642 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2220$53_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$2143 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$935_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2644 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2144 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$930_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2646 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2145 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$925_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2648 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2223$54_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$2146 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$920_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2650 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2147 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$915_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2652 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2148 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$910_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2654 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2226$55_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$2149 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$905_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2656 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2150 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$900_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2658 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2151 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$895_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2660 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2229$56_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$2152 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$890_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2662 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2153 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$885_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2664 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2154 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$880_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2666 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2232$57_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$2155 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$875_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2668 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2156 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$870_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2670 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2157 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$865_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2672 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2235$58_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$2158 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$860_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2674 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2159 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$855_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2676 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$2160 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1925_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2678 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$2161 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1920_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2680 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$2162 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1915_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2682 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$2163 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1910_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2684 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$2164 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1905_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2686 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$2165 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1900_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2688 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$2166 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1895_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2690 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$2167 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1890_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2692 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$2168 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1885_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2694 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$2169 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1880_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2696 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$2170 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1875_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2698 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$2171 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1870_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2700 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$2172 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1865_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2702 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$2173 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1860_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2704 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$2174 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1855_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2706 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$2175 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1850_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2708 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$2176 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1845_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2710 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$2177 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1840_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2712 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$2178 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1835_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2714 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$2179 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1830_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2716 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$2180 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1825_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2718 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$2181 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1820_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2720 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$2182 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1815_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2722 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$2183 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1810_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2724 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$2184 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1805_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2726 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$2185 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1800_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2728 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$2186 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1795_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2730 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$2187 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1790_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2732 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$2188 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1785_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2734 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$2189 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1780_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2736 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$2190 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1775_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2738 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$2191 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1770_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2740 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$2192 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1765_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2742 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$2193 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1760_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2744 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$2194 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1755_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2746 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$2195 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1750_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2748 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$2196 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1745_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2750 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$2197 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1740_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2752 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$2198 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1735_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2754 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$2199 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1730_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2756 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$2200 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1725_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2758 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$2201 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1720_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2760 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$2202 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1715_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2762 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$2203 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1710_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2764 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$2204 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1705_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2766 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$2205 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1700_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2768 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$2206 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1695_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2770 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$2207 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1690_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2772 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$2208 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1685_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2774 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$2209 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1680_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2776 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$2210 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1675_Y, Q = \reg_W_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2778 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_0, Q = \reg_W_real_1_0).
Adding SRST signal on $procdff$2211 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1670_Y, Q = \reg_W_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2780 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_0, Q = \reg_W_imag_1_0).
Adding SRST signal on $procdff$2212 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1665_Y, Q = \reg_W_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2782 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_1, Q = \reg_W_real_1_1).
Adding SRST signal on $procdff$2213 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1660_Y, Q = \reg_W_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2784 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_1, Q = \reg_W_imag_1_1).
Adding SRST signal on $procdff$2214 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1655_Y, Q = \reg_W_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2786 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_2, Q = \reg_W_real_1_2).
Adding SRST signal on $procdff$2215 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1650_Y, Q = \reg_W_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2788 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_2, Q = \reg_W_imag_1_2).
Adding SRST signal on $procdff$2216 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1645_Y, Q = \reg_W_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2790 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_3, Q = \reg_W_real_1_3).
Adding SRST signal on $procdff$2217 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1640_Y, Q = \reg_W_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2792 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_3, Q = \reg_W_imag_1_3).
Adding SRST signal on $procdff$2218 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1635_Y, Q = \reg_W_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2794 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_4, Q = \reg_W_real_1_4).
Adding SRST signal on $procdff$2219 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1630_Y, Q = \reg_W_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2796 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_4, Q = \reg_W_imag_1_4).
Adding SRST signal on $procdff$2220 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1625_Y, Q = \reg_W_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2798 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_5, Q = \reg_W_real_1_5).
Adding SRST signal on $procdff$2221 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1620_Y, Q = \reg_W_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2800 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_5, Q = \reg_W_imag_1_5).
Adding SRST signal on $procdff$2222 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1615_Y, Q = \reg_W_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2802 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_6, Q = \reg_W_real_1_6).
Adding SRST signal on $procdff$2223 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1610_Y, Q = \reg_W_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2804 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_6, Q = \reg_W_imag_1_6).
Adding SRST signal on $procdff$2224 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1605_Y, Q = \reg_W_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2806 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_7, Q = \reg_W_real_1_7).
Adding SRST signal on $procdff$2225 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1600_Y, Q = \reg_W_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2808 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_7, Q = \reg_W_imag_1_7).
Adding SRST signal on $procdff$2226 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1595_Y, Q = \reg_W_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2810 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_8, Q = \reg_W_real_1_8).
Adding SRST signal on $procdff$2227 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1590_Y, Q = \reg_W_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2812 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_8, Q = \reg_W_imag_1_8).
Adding SRST signal on $procdff$2228 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1585_Y, Q = \reg_W_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2814 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_0, Q = \reg_W_real_2_0).
Adding SRST signal on $procdff$2229 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1580_Y, Q = \reg_W_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2816 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_0, Q = \reg_W_imag_2_0).
Adding SRST signal on $procdff$2230 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1575_Y, Q = \reg_W_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2818 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_1, Q = \reg_W_real_2_1).
Adding SRST signal on $procdff$2231 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1570_Y, Q = \reg_W_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2820 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_1, Q = \reg_W_imag_2_1).
Adding SRST signal on $procdff$2232 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1565_Y, Q = \reg_W_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2822 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_2, Q = \reg_W_real_2_2).
Adding SRST signal on $procdff$2233 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1560_Y, Q = \reg_W_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2824 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_2, Q = \reg_W_imag_2_2).
Adding SRST signal on $procdff$2234 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1555_Y, Q = \reg_W_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2826 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_3, Q = \reg_W_real_2_3).
Adding SRST signal on $procdff$2235 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1550_Y, Q = \reg_W_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2828 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_3, Q = \reg_W_imag_2_3).
Adding SRST signal on $procdff$2236 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1545_Y, Q = \reg_W_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2830 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_4, Q = \reg_W_real_2_4).
Adding SRST signal on $procdff$2237 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1540_Y, Q = \reg_W_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2832 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_4, Q = \reg_W_imag_2_4).
Adding SRST signal on $procdff$2238 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1535_Y, Q = \reg_W_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2834 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_5, Q = \reg_W_real_2_5).
Adding SRST signal on $procdff$2239 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1530_Y, Q = \reg_W_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2836 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_5, Q = \reg_W_imag_2_5).
Adding SRST signal on $procdff$2240 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1525_Y, Q = \reg_W_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2838 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_6, Q = \reg_W_real_2_6).
Adding SRST signal on $procdff$2241 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1520_Y, Q = \reg_W_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2840 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_6, Q = \reg_W_imag_2_6).
Adding SRST signal on $procdff$2242 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1515_Y, Q = \reg_W_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2842 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_7, Q = \reg_W_real_2_7).
Adding SRST signal on $procdff$2243 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1510_Y, Q = \reg_W_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2844 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_7, Q = \reg_W_imag_2_7).
Adding SRST signal on $procdff$2244 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1505_Y, Q = \reg_W_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2846 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_8, Q = \reg_W_real_2_8).
Adding SRST signal on $procdff$2245 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1500_Y, Q = \reg_W_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2848 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_8, Q = \reg_W_imag_2_8).
Adding SRST signal on $procdff$2246 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1495_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2850 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$2247 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1490_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2852 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$2248 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1485_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2854 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$2249 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1480_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2856 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$2250 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1475_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2858 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$2251 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1470_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2860 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$2252 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1465_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2862 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$2253 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1460_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2864 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$2254 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1455_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2866 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$2255 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1450_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2868 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$2256 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1445_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2870 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$2257 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1440_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2872 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$2258 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1435_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2874 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$2259 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1430_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2876 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$2260 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1425_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2878 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$2261 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1420_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2880 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$2262 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1415_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2882 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$2263 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1410_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2884 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$2264 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1405_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2886 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$2265 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1400_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2888 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$2266 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1395_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2890 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1929$27_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$2267 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1390_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2892 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$2268 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1385_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2894 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1931$28_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$2269 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1380_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2896 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$2270 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1375_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2898 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1933$29_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$2271 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1370_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2900 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$2272 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1365_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2902 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1935$30_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$2273 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1360_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2904 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$2274 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1355_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2906 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1937$31_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$2275 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1350_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2908 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$2276 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1345_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2910 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1939$32_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$2277 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1340_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2912 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$2278 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1335_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2914 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1941$33_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$2279 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1330_Y, Q = \reg_Y_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2916 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_0, Q = \reg_Y_real_1_0).
Adding SRST signal on $procdff$2280 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1325_Y, Q = \reg_Y_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2918 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_0, Q = \reg_Y_imag_1_0).
Adding SRST signal on $procdff$2281 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1320_Y, Q = \reg_Y_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2920 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_1).
Adding SRST signal on $procdff$2282 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1315_Y, Q = \reg_Y_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2922 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_1, Q = \reg_Y_imag_1_1).
Adding SRST signal on $procdff$2283 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1310_Y, Q = \reg_Y_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2924 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_2).
Adding SRST signal on $procdff$2284 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1305_Y, Q = \reg_Y_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2926 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_2, Q = \reg_Y_imag_1_2).
Adding SRST signal on $procdff$2285 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1300_Y, Q = \reg_Y_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2928 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_3).
Adding SRST signal on $procdff$2286 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1295_Y, Q = \reg_Y_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2930 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_3, Q = \reg_Y_imag_1_3).
Adding SRST signal on $procdff$2287 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1290_Y, Q = \reg_Y_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2932 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_4).
Adding SRST signal on $procdff$2288 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1285_Y, Q = \reg_Y_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2934 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_4, Q = \reg_Y_imag_1_4).
Adding SRST signal on $procdff$2289 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1280_Y, Q = \reg_Y_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2936 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_5).
Adding SRST signal on $procdff$2290 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1275_Y, Q = \reg_Y_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2938 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_5, Q = \reg_Y_imag_1_5).
Adding SRST signal on $procdff$2291 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1270_Y, Q = \reg_Y_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2940 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_6).
Adding SRST signal on $procdff$2292 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1265_Y, Q = \reg_Y_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2942 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_6, Q = \reg_Y_imag_1_6).
Adding SRST signal on $procdff$2293 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1260_Y, Q = \reg_Y_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2944 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_7).
Adding SRST signal on $procdff$2294 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1255_Y, Q = \reg_Y_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2946 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_7, Q = \reg_Y_imag_1_7).
Adding SRST signal on $procdff$2295 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1250_Y, Q = \reg_Y_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2948 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_8, Q = \reg_Y_real_1_8).
Adding SRST signal on $procdff$2296 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1245_Y, Q = \reg_Y_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2950 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_8, Q = \reg_Y_imag_1_8).
Adding SRST signal on $procdff$2297 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1240_Y, Q = \reg_Y_real_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2952 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_9).
Adding SRST signal on $procdff$2298 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1235_Y, Q = \reg_Y_imag_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2954 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1961$34_Y, Q = \reg_Y_imag_1_9).
Adding SRST signal on $procdff$2299 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1230_Y, Q = \reg_Y_real_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2956 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_10).
Adding SRST signal on $procdff$2300 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1225_Y, Q = \reg_Y_imag_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2958 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1963$35_Y, Q = \reg_Y_imag_1_10).
Adding SRST signal on $procdff$2301 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1220_Y, Q = \reg_Y_real_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2960 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_11).
Adding SRST signal on $procdff$2302 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1215_Y, Q = \reg_Y_imag_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2962 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1965$36_Y, Q = \reg_Y_imag_1_11).
Adding SRST signal on $procdff$2303 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1210_Y, Q = \reg_Y_real_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2964 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_12).
Adding SRST signal on $procdff$2304 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1205_Y, Q = \reg_Y_imag_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2966 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1967$37_Y, Q = \reg_Y_imag_1_12).
Adding SRST signal on $procdff$2305 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1200_Y, Q = \reg_Y_real_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2968 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_13).
Adding SRST signal on $procdff$2306 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1195_Y, Q = \reg_Y_imag_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2970 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1969$38_Y, Q = \reg_Y_imag_1_13).
Adding SRST signal on $procdff$2307 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1190_Y, Q = \reg_Y_real_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2972 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_14).
Adding SRST signal on $procdff$2308 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1185_Y, Q = \reg_Y_imag_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2974 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1971$39_Y, Q = \reg_Y_imag_1_14).
Adding SRST signal on $procdff$2309 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1180_Y, Q = \reg_Y_real_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2976 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_15).
Adding SRST signal on $procdff$2310 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1175_Y, Q = \reg_Y_imag_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2978 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1973$40_Y, Q = \reg_Y_imag_1_15).
Adding SRST signal on $procdff$2311 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1170_Y, Q = \reg_Y_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2980 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_0, Q = \reg_Y_real_2_0).
Adding SRST signal on $procdff$2312 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1165_Y, Q = \reg_Y_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2982 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_0, Q = \reg_Y_imag_2_0).
Adding SRST signal on $procdff$2313 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1160_Y, Q = \reg_Y_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2984 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_1).
Adding SRST signal on $procdff$2314 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1155_Y, Q = \reg_Y_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2986 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_1, Q = \reg_Y_imag_2_1).
Adding SRST signal on $procdff$2315 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1150_Y, Q = \reg_Y_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2988 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_2).
Adding SRST signal on $procdff$2316 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1145_Y, Q = \reg_Y_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2990 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_2, Q = \reg_Y_imag_2_2).
Adding SRST signal on $procdff$2317 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1140_Y, Q = \reg_Y_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2992 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_3).
Adding SRST signal on $procdff$2318 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1135_Y, Q = \reg_Y_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2994 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_3, Q = \reg_Y_imag_2_3).
Adding SRST signal on $procdff$2319 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1130_Y, Q = \reg_Y_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2996 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_4).
Adding SRST signal on $procdff$2320 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1125_Y, Q = \reg_Y_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2998 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_4, Q = \reg_Y_imag_2_4).
Adding SRST signal on $procdff$2321 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1120_Y, Q = \reg_Y_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3000 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_5).
Adding SRST signal on $procdff$2322 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1115_Y, Q = \reg_Y_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3002 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_5, Q = \reg_Y_imag_2_5).
Adding SRST signal on $procdff$2323 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1110_Y, Q = \reg_Y_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3004 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_6).
Adding SRST signal on $procdff$2324 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1105_Y, Q = \reg_Y_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3006 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_6, Q = \reg_Y_imag_2_6).
Adding SRST signal on $procdff$2325 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1100_Y, Q = \reg_Y_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3008 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_7).
Adding SRST signal on $procdff$2326 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1095_Y, Q = \reg_Y_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3010 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_7, Q = \reg_Y_imag_2_7).
Adding SRST signal on $procdff$2327 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1090_Y, Q = \reg_Y_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3012 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_8, Q = \reg_Y_real_2_8).
Adding SRST signal on $procdff$2328 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1085_Y, Q = \reg_Y_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3014 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_8, Q = \reg_Y_imag_2_8).
Adding SRST signal on $procdff$2329 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1080_Y, Q = \reg_Y_real_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3016 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_9).
Adding SRST signal on $procdff$2330 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1075_Y, Q = \reg_Y_imag_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3018 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1993$41_Y, Q = \reg_Y_imag_2_9).
Adding SRST signal on $procdff$2331 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1070_Y, Q = \reg_Y_real_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3020 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_10).
Adding SRST signal on $procdff$2332 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1065_Y, Q = \reg_Y_imag_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3022 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1995$42_Y, Q = \reg_Y_imag_2_10).
Adding SRST signal on $procdff$2333 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1060_Y, Q = \reg_Y_real_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3024 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_11).
Adding SRST signal on $procdff$2334 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1055_Y, Q = \reg_Y_imag_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3026 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1997$43_Y, Q = \reg_Y_imag_2_11).
Adding SRST signal on $procdff$2335 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1050_Y, Q = \reg_Y_real_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3028 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_12).
Adding SRST signal on $procdff$2336 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1045_Y, Q = \reg_Y_imag_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3030 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1999$44_Y, Q = \reg_Y_imag_2_12).
Adding SRST signal on $procdff$2337 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1040_Y, Q = \reg_Y_real_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3032 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_13).
Adding SRST signal on $procdff$2338 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1035_Y, Q = \reg_Y_imag_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3034 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2001$45_Y, Q = \reg_Y_imag_2_13).
Adding SRST signal on $procdff$2339 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1030_Y, Q = \reg_Y_real_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3036 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_14).
Adding SRST signal on $procdff$2340 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1025_Y, Q = \reg_Y_imag_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3038 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2003$46_Y, Q = \reg_Y_imag_2_14).
Adding SRST signal on $procdff$2341 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1020_Y, Q = \reg_Y_real_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3040 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_15).
Adding SRST signal on $procdff$2342 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1015_Y, Q = \reg_Y_imag_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3042 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:2005$47_Y, Q = \reg_Y_imag_2_15).
Adding SRST signal on $procdff$2343 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1010_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3044 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1822$24_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$2344 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1005_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3046 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$2345 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1000_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3048 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v:1823$26_Y, Q = \reg_o_ready).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Removed 703 unused cells and 1860 unused wires.
<suppressed ~721 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
<suppressed ~63 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 21 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_3_1 ===

   Number of wires:                710
   Number of wire bits:          12117
   Number of public wires:         686
   Number of public wire bits:   11736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $and                            9
     $neg                          378
     $not                            1
     $sdffe                       2902

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== design hierarchy ===

   c_matrix_vec_mult_core_18_10_16_3_1      1
     dft_16_top_18                   0
       codeBlock88206_18             0
         addfxp_18_1                 0
         multfix_alt_dsp_18          0
           dsp_signed_mult_18x18_unit_18_36_0      0
         shiftRegFIFO_5_1            0
         subfxp_18_1                 0
       codeBlock89324_18             0
         addfxp_18_1                 0
         shiftRegFIFO_2_1            0
         subfxp_18_1                 0
     elementwise_add_core_18_18_9      0
     elementwise_mult_core_18_1810_9_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     elementwise_sub_core_18_18_9      0
     shift_register_group_18_910      0
       shift_register_unit_18_10      0

   Number of wires:                710
   Number of wire bits:          12117
   Number of public wires:         686
   Number of public wire bits:   11736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $and                            9
     $neg                          378
     $not                            1
     $sdffe                       2902

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: db9f94a0f8, CPU: user 1.18s system 0.00s, MEM: 39.59 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 3x opt_clean (0 sec), 17% 3x opt_dff (0 sec), ...
