{
  "design": {
    "design_info": {
      "boundary_crc": "0xB4753F7B7720C825",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../spi_to_axis_development.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "fifo_generator_0": "",
      "axi_stream_master_0": "",
      "spi_master_0": "",
      "util_vector_logic_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "m_axis_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_read_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m_axis_0_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TSTRB": {
            "physical_name": "m_axis_0_tstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_0_tlast",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "m_axis_0_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "m_axis_0_tready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "spi_sclk": {
        "type": "clk",
        "direction": "O"
      },
      "spi_mosi": {
        "direction": "O"
      },
      "write_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "spi_interrupt": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "SENSITIVITY": {
            "value": "EDGE_RISING"
          }
        }
      },
      "spi_miso": {
        "direction": "I"
      },
      "read_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "aresetn": {
        "direction": "I"
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "11",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip\\design_1_fifo_generator_0_0\\design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Enable_Reset_Synchronization": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Output_Data_Width": {
            "value": "32"
          }
        }
      },
      "axi_stream_master_0": {
        "vlnv": "xilinx.com:module_ref:axi_stream_master:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_axi_stream_master_0_1",
        "xci_path": "ip\\design_1_axi_stream_master_0_1\\design_1_axi_stream_master_0_1.xci",
        "inst_hier_path": "axi_stream_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_stream_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_read_clock",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TSTRB": {
                "physical_name": "m_axis_tstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_read_clock",
                "value_src": "default_prop"
              }
            }
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "fifo_empty": {
            "direction": "I"
          },
          "fifo_read_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "fifo_read_en": {
            "direction": "O"
          }
        }
      },
      "spi_master_0": {
        "vlnv": "xilinx.com:module_ref:spi_master:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_spi_master_0_2",
        "xci_path": "ip\\design_1_spi_master_0_2\\design_1_spi_master_0_2.xci",
        "inst_hier_path": "spi_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "o_RX_DV": {
            "direction": "O"
          },
          "o_RX_Byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i_Buffer_Full": {
            "direction": "I"
          },
          "o_SPI_Clk": {
            "type": "clk",
            "direction": "O"
          },
          "i_SPI_MISO": {
            "direction": "I"
          },
          "o_SPI_MOSI": {
            "direction": "O"
          },
          "int": {
            "direction": "I"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "axi_stream_master_0_m_axis": {
        "interface_ports": [
          "m_axis_0",
          "axi_stream_master_0/m_axis"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "write_clock",
          "fifo_generator_0/wr_clk",
          "spi_master_0/i_Clk"
        ]
      },
      "Net1": {
        "ports": [
          "aresetn",
          "axi_stream_master_0/m_axis_aresetn",
          "util_vector_logic_0/Op1",
          "spi_master_0/aresetn"
        ]
      },
      "Net2": {
        "ports": [
          "read_clock",
          "axi_stream_master_0/m_axis_aclk",
          "fifo_generator_0/rd_clk"
        ]
      },
      "axi_stream_master_0_fifo_read_en": {
        "ports": [
          "axi_stream_master_0/fifo_read_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "axi_stream_master_0/fifo_read_data"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "axi_stream_master_0/fifo_empty"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "spi_master_0/i_Buffer_Full"
        ]
      },
      "spi_interrupt_1": {
        "ports": [
          "spi_interrupt",
          "spi_master_0/int"
        ]
      },
      "spi_master_0_o_RX_Byte": {
        "ports": [
          "spi_master_0/o_RX_Byte",
          "fifo_generator_0/din"
        ]
      },
      "spi_master_0_o_RX_DV": {
        "ports": [
          "spi_master_0/o_RX_DV",
          "fifo_generator_0/wr_en"
        ]
      },
      "spi_master_0_o_SPI_Clk": {
        "ports": [
          "spi_master_0/o_SPI_Clk",
          "spi_sclk"
        ]
      },
      "spi_master_0_o_SPI_MOSI": {
        "ports": [
          "spi_master_0/o_SPI_MOSI",
          "spi_mosi"
        ]
      },
      "spi_miso_1": {
        "ports": [
          "spi_miso",
          "spi_master_0/i_SPI_MISO"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "fifo_generator_0/rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout"
        ]
      }
    }
  }
}