# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CNN.ip_user_files/bd/system2/ip/system2_rst_clk_wiz_100M_0/sim/system2_rst_clk_wiz_100M_0.vhd" \

# Do not sort compile order
nosort
