Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a3f6fec270c44fa6898da026b6695199 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RFALUDM_tb_behav xil_defaultlib.RFALUDM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.LEGv8ALU_control
Compiling module xil_defaultlib.LEGv8ALU
Compiling module xil_defaultlib.LEGv8ALUwithControl
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.RFALUDM
Compiling module xil_defaultlib.RFALUDM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RFALUDM_tb_behav
