---

title: Variation modeling
abstract: A method for back-end-of-line variation modeling is provided. A bounding box is defined within a design layout. A back-end-of-line variation parameter is determined for the bounding box. The back-end-of-line variation parameter is applied as a constraint for simulation of the design layout.
url: http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&f=G&l=50&d=PALL&S1=09367654&OS=09367654&RS=09367654
owner: Taiwan Semiconductor Manufacturing Company Limited
number: 09367654
owner_city: Hsin-Chu
owner_country: TW
publication_date: 20150907
---
This application is a continuation of and claims benefit to U.S. patent application Ser. No. 13 780 110 filed on Feb. 28 2013 and titled VARIATION FACTOR ASSIGNMENT the entire disclosure of which is hereby incorporated by reference.

An integrated circuit design flow can incorporate pre layout simulation and post layout simulation to determine whether a design layout such as a circuit design or a layout generated by a layout process matches a design specification.

The following disclosure provides many different embodiments or examples for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are of course merely examples and are not intended to be limiting. For example the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact and may also include embodiments in which additional features may be formed between the first and second features such that the first and second features may not be in direct contact. In addition the present disclosure may repeat reference numerals and or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and or configurations discussed.

Further spatially relative terms such as beneath below lower above upper and the like may be used herein for ease of description to describe one element or feature s relationship to another element s or feature s as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented rotated 90 degrees or at other orientations and the spatially relative descriptors used herein may likewise be interpreted accordingly.

In some embodiments the back end of line portion comprises contact pads interconnect wires traces vias metal layers etc. In some embodiments a first metal structure a first via a second metal structure a second via and a third metal structure are comprised within the back end of line portion and provide connectivity through the first interconnect structure to the first drain of the first transistor. The first metal structure is connected to the first interconnect structure and the first via . The first via is connected to the second metal structure . The second metal structure is connected to the second via . The second via is connected to the third metal structure . In some embodiments a fourth metal structure a third via a fifth metal structure a fourth via and a sixth metal structure are comprised within the back end of line portion and provide connectivity through the second interconnect structure to the second gate of the second transistor. The fourth metal structure is connected to the second interconnect structure and the third via . The third via is connected to the fifth metal structure . The fifth metal structure is connected to the fourth via . The fourth via is connected to the sixth metal structure .

In some embodiments the metal structures vias and interconnect structures experience different degrees of variation during fabrication such as variations in size shape or other characteristics that are different than a design layout or a design specification. In some embodiments the degree of variation is affected by distance to a boundary a property of a layer within which a structure or via is formed a density of structures vias devices etc. within an area a surrounding environment a pattern property a device type a device characteristic a color property a corner or a variety of other factors that will either increase or decrease variation. Accordingly in some embodiments provided herein individual variation parameters are specified for different bounding boxes within the design layout such as within the back end of line portion or the middle end of line portion which improves accuracy of observing and taking into account different variations during design improves yield and improves the ability to utilize devices having smaller tighter less tolerant etc. critical dimensions.

According to some embodiments a middle end of line variation parameter is determined for the middle end of line portion . In some embodiments the middle end of line variation parameter is derived from a middle end of line factor applied to a variation parameter for the front end of line portion such as where the middle of line variation parameter is a product of the middle end of line factor and the variation parameter for the front end of line portion . In some embodiments at least one of the middle end of line variation parameter or the middle end of line factor is derived from at least one of a middle end of line density a middle end of line color property a middle end of line corner a device characteristic a gate length a device width a device type a distance to a boundary of a bounding box or a middle end of line layer property such as a size property a density property a material property a geometry property a pattern property etc. In some embodiments at least one of a parasitic resistance or a parasitic capacitance varies by about 10 to about 15 between different color assignments where a color assignment is a type of color property. According to some embodiments a parasitic resistance for a first color assignment varies by about 10 to about 15 as compared to a second color assignment where the second color assignment is different than the first color assignment. In some embodiments at least one of the middle end of line variation parameter or the middle end of line factor is specified by a designer through a layout verse schematic LVS tool or a resistance capacitance RC tool.

According to some embodiments a back end of line variation parameter is determined for the back end of line portion . In some embodiments the back end of line variation parameter is derived from a back end of line factor applied to the variation parameter for the front end of line portion such as where the back of line variation parameter is a product of the back end of line factor and the variation parameter for the front end of line portion . In some embodiments at least one of the back end of line variation parameter or the back end of line factor is derived from at least one of a back end of line density a back end of line color property a back end of line corner a device characteristic a gate length a device width a device type a distance to a boundary of a bounding box or a back end of line layer property such as a size property a density property a material property a geometry property a pattern property etc. In some embodiments at least one of a parasitic resistance or a parasitic capacitance varies by about 10 to about 15 between different color assignments where a color assignment is a type of color property. In some embodiments at least one of the back end of line variation parameter or the back end of line factor is specified by the designer through a layout verse schematic LVS tool or a resistance capacitance RC tool.

According to some embodiments the variation parameter component is configured to specify constraints such as at least one of back end of line constraints or middle end of line constraints for at least some of the one or more bounding boxes. In some embodiments the constraints comprise a back end of line constraint corresponding to a back end of line variation parameter for a back end of line portion of the design layout . According to some embodiments the variation parameter component is configured to derive the back end of line variation parameter based upon various properties such as a back end of line layer property a back end of line density a back end of line color property a back end of line corner a horizontal property corresponding to a horizontal distance from a target location to a boundary of a bounding box a vertical property corresponding to a vertical distance from the target location to a boundary of the bounding box an omni direction property corresponding to omni directional distances from the target location to one or more boundaries of the bounding box etc. In some embodiments the back end of line variation parameter comprises a variable value corresponding to a distance to one or more boundaries of the bounding box.

In some embodiments the constraints comprise a middle end of line constraint corresponding to a middle end of line variation parameter for a middle end of line portion of the design layout . According to some embodiments the variation parameter component is configured to derive the middle end of line variation parameter based upon various properties such as a middle end of line layer property a middle end of line density a middle end of line color property a middle end of line corner a horizontal property corresponding to a horizontal distance from a target location to a boundary of the bounding box a vertical property corresponding to a vertical distance from the target location to a boundary of the bounding box an omni direction property corresponding to omni directional distances from the target location to one or more boundaries of the bounding box etc. In some embodiments the middle end of line variation parameter comprises a variable value corresponding to a distance to one or more boundaries of the bounding box.

According to some embodiments at least one of the back end of line variation parameters or the middle end of line variation parameters are applied as the constraints which are used with a standard parasitic format SPF netlist for simulation of the design layout . In some embodiments at least one of a parasitic resistance or a parasitic capacitance is determined based upon at least one of the back end of line variation parameters or the middle end of line variation parameters for simulation. The simulation component is configured to simulate the design layout based upon the front end of line constraints and the constraints such as the back end of line constraints and the middle end of line constraints to generate a result according to some embodiments. In some embodiments the result is used to modify a physical feature of the design layout such as a gate length gate height channel length channel width via height via length via taper thickness of a metal line or metal structure spacing between devices or features etc. In some embodiments modifying the physical feature results in the physical feature having a value characteristic attribute etc. that is different after the modifying as compared to before the modifying.

According to some embodiments the vertical gradient corresponds to a change in variation along a vertical distance from a second boundary . According to some embodiments the closer a device structure feature etc. is along a vertical direction to the second boundary the more variation the device structure feature etc. will experience whereas the further the device structure feature etc. is along the vertical direction from the second boundary the less variation the device or structure will experience. According to some embodiments a back end of line variation parameter and a middle end of line variation parameter respectively have variable values based upon where a corresponding device structure feature etc. is along the vertical direction from the second boundary .

According to some embodiments the omni directional gradient corresponds to a change in variation along omni directional distances from one or more boundaries such as a first distance from a first boundary a second distance from a second boundary a third distance from a third boundary and a fourth distance from a fourth boundary . According to some embodiments the closer a device structure feature etc. is to a boundary and the further the device structure feature etc. is from a center location the more variation the device structure feature etc. will experience. According to some embodiments the further the device structure feature etc. is from the boundary and the closer the device structure feature etc. is to the center location the less variation the device structure feature etc. will experience. According to some embodiments a back end of line variation parameter and a middle end of line variation parameter respectively have variable values based upon where a corresponding device structure feature etc. is from the first boundary the second boundary the third boundary the fourth boundary and the center location .

The graph has a y axis representing values of a variation parameter such as a back end of line variation parameter or a middle end of line variation parameter. The graph has an x axis representing distances from the first boundary side to a center of the bounding box . The variation parameter has a continuous value that increases as a current location approaches the first boundary side and decreases as the current location approaches the center according to some embodiments.

A method of back end of line variation modeling according to some embodiments is illustrated in . At a bounding box is defined within a design layout of a semiconductor arrangement according to some embodiments. In some embodiments the bounding box is defined based upon a device characteristic such as at least one of a type a length or a width associated with a device within the bounding box. At a back end of line variation parameter is determined for the bounding box according to some embodiments. In some embodiments the back end of line variation parameter is derived based upon a back end of line layer property a back end of line density a back end of line color property a back end of line corner a horizontal distance to a first boundary of the bounding box a vertical distance to a second boundary of the bounding box or omni directional distances to one or more boundaries of the bounding box. In some embodiments the larger a value of the back end of line variation parameter the more variation is expected during fabrication such as a variation in at least one of size shape or other characteristics of at least one of one or more devices interconnect structures vias metal structures contact pads etc.

At the back end of line variation parameter is applied as a back end of line constraint for simulation of the design layout according to some embodiments. In some embodiments the back end of line constraint is applied to a region within the bounding box as opposed to being a global constraint. According to some embodiments multiple back end of line variation parameters are determined for individual bounding boxes and different back end of line constraints are respectively applied to different bounding boxes during simulation. At a physical feature of the design layout is modified based upon a result of the simulation according to some embodiments. In some embodiments at least one of a location size shape or other characteristic of at least one of a device an interconnect structure a via a metal structure a contact pad or other structure feature etc. is modified. In some embodiments a circuit design such as a circuit design comprising the semiconductor arrangement is modified based upon a result of the simulation. According to some embodiments a circuit design is modified responsive to one or more modifications to one or more physical features not reducing a variation to below a threshold.

A method of middle end of line variation modeling according to some embodiments is illustrated in . At a bounding box is defined within a design layout of a semiconductor arrangement according to some embodiments. In some embodiments the bounding box is defined based upon a device characteristic such as at least one of a type a length or a width associated with a device within the bounding box. At a middle end of line variation parameter is determined for the bounding box according to some embodiments. In some embodiments the middle end of line variation parameter is derived based upon a middle end of line layer property a middle end of line density a middle end of line color property a middle end of line corner a horizontal distance to a first boundary of the bounding box a vertical distance to a second boundary of the bounding box or omni directional distances to one or more boundaries of the bounding box. In some embodiments the larger a value of the middle end of line variation parameter the more variation is expected during fabrication such as a variation in at least one of size shape or other characteristics of at least one of one or more devices interconnect structures vias metal structures contact pads etc.

At the middle end of line variation parameter is applied as a middle end of line constraint for simulation of the design layout according to some embodiments. In some embodiments the middle end of line constraint is applied to a region within the bounding box as opposed to being a global constraint. According to some embodiments multiple middle end of line variation parameters are determined for individual bounding boxes and different middle end of line constraints are respectively applied to different bounding boxes during simulation. According to some embodiments a physical feature of the design layout is modified based upon a result of the simulation. In some embodiments at least one of a location size shape or other characteristic of at least one of a device an interconnect structure a via a metal structure a contact pad or other structure feature etc. is modified. In some embodiments a circuit design such as a circuit design comprising the semiconductor arrangement is modified based upon a result of the simulation. According to some embodiments a circuit design is modified responsive to one or more modifications to one or more physical features not reducing a variation to below a threshold.

Still another embodiment involves a computer readable medium comprising processor executable instructions configured to implement one or more of the techniques presented herein. An exemplary computer readable medium is illustrated in wherein the implementation comprises a computer readable medium e.g. a CD R DVD R flash drive a platter of a hard disk drive etc. on which is encoded computer readable data . This computer readable data in turn comprises a set of computer instructions configured to operate according to one or more of the principles set forth herein. In an embodiment the processor executable computer instructions are configured to perform a method such as at least some of the method of or at least some of method of . In an embodiment the processor executable instructions are configured to implement a system such as at least some of the system of . Many such computer readable media may be devised by those of ordinary skill in the art that are configured to operate in accordance with the techniques presented herein.

As used in this application the terms component module system interface and the like are generally intended to refer to a computer related entity either hardware a combination of hardware and software software or software in execution. For example a component may be but is not limited to being a process running on a processor a processor an object an executable a thread of execution a program and or a computer. By way of illustration both an application running on a controller and the controller can be a component. One or more components may reside within a process and or thread of execution and a component may be localized on one computer and or distributed between two or more computers.

Furthermore the claimed subject matter may be implemented as a method apparatus or article of manufacture using standard programming and or engineering techniques to produce software firmware hardware or any combination thereof to control a computer to implement the disclosed subject matter. The term article of manufacture as used herein is intended to encompass a computer program accessible from any computer readable device carrier or media. Of course many modifications may be made to this configuration without departing from the scope or spirit of the claimed subject matter.

Although not required embodiments are described in the general context of computer readable instructions being executed by one or more computing devices. Computer readable instructions may be distributed via computer readable media discussed below . Computer readable instructions may be implemented as program modules such as functions objects Application Programming Interfaces APIs data structures and the like that perform particular tasks or implement particular abstract data types. Typically the functionality of the computer readable instructions may be combined or distributed as desired in various environments.

In other embodiments device may include additional features and or functionality. For example device may also include additional storage e.g. removable and or non removable including but not limited to magnetic storage optical storage and the like. Such additional storage is illustrated in by storage . In some embodiments computer readable instructions to implement one or more embodiments provided herein may be in storage . Storage may also store other computer readable instructions to implement an operating system an application program and the like. Computer readable instructions may be loaded in memory for execution by processing unit for example.

The term computer readable media as used herein includes computer storage media. Computer storage media includes volatile and nonvolatile removable and non removable media implemented in any method or technology for storage of information such as computer readable instructions or other data. Memory and storage are examples of computer storage media. Computer storage media includes but is not limited to RAM ROM EEPROM flash memory or other memory technology CD ROM Digital Versatile Disks DVDs or other optical storage magnetic cassettes magnetic tape magnetic disk storage or other magnetic storage devices or any other medium which can be used to store the desired information and which can be accessed by device . Any such computer storage media may be part of device .

Device may also include communication connection s that allows device to communicate with other devices. Communication connection s may include but is not limited to a modem a Network Interface Card NIC an integrated network interface a radio frequency transmitter receiver an infrared port a USB connection or other interfaces for connecting computing device to other computing devices. Communication connection s may include a wired connection or a wireless connection. Communication connection s may transmit and or receive communication media.

The term computer readable media may include communication media. Communication media typically embodies computer readable instructions or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media. The term modulated data signal may include a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal.

Device may include input device s such as keyboard mouse pen voice input device touch input device infrared cameras video input devices and or any other input device. Output device s such as one or more displays speakers printers and or any other output device may also be included in device . Input device s and output device s may be connected to device via a wired connection wireless connection or any combination thereof. In some embodiments an input device or an output device from another computing device may be used as input device s or output device s for computing device .

Components of computing device may be connected by various interconnects such as a bus. Such interconnects may include a Peripheral Component Interconnect PCI such as PCI Express a Universal Serial Bus USB firewire IEEE 1394 an optical bus structure and the like. In another embodiment components of computing device may be interconnected by a network. For example memory may be comprised of multiple physical memory units located in different physical locations interconnected by a network.

Those skilled in the art will realize that storage devices utilized to store computer readable instructions may be distributed across a network. For example a computing device accessible via a network may store computer readable instructions to implement one or more embodiments provided herein. Computing device may access computing device and download a part or all of the computer readable instructions for execution. Alternatively computing device may download pieces of the computer readable instructions as needed or some instructions may be executed at computing device and some at computing device .

According to some embodiments a method for back end of line variation modeling comprises defining a bounding box within a design layout of a semiconductor arrangement. In some embodiments the method comprises determining a back end of line variation parameter for the bounding box. In some embodiments the method comprises applying the back end of line variation parameter as a back end of line constraint for simulation of the design layout. In some embodiments the method comprises modifying a physical feature of the design layout based upon a result of the simulation.

According to some embodiments a method for middle end of line variation modeling comprises defining a bounding box within a design layout of a semiconductor arrangement. In some embodiments the method comprises determining a middle end of line variation parameter for the bounding box. In some embodiments the method comprises applying the middle end of line variation parameter as a middle end of line constraint for simulation of the design layout.

According to some embodiments a system for back end of line and middle end of line variation modeling comprises a variation parameter component configured to define a bounding box within a design layout of a semiconductor arrangement. In some embodiments the variation parameter component is configured to determine a back end of line variation parameter for the bounding box. In some embodiments the variation parameter component is configured to determine a middle end of line variation parameter for the bounding box. In some embodiments the system comprises a simulation component configured to apply the back end of line variation parameter as a back end of line constraint and the middle end of line variation parameter as a middle end of line constraint for simulation of the design layout.

Although the subject matter has been described in language specific to structural features or methodological acts it is to be understood that the subject matter of the appended claims is not necessarily limited to the specific features or acts described above. Rather the specific features and acts described above are disclosed as example forms of implementing the claims.

Various operations of embodiments are provided herein. The order in which some or all of the operations are described should not be construed as to imply that these operations are necessarily order dependent. Alternative ordering will be appreciated by one skilled in the art having the benefit of this description. Further it will be understood that not all operations are necessarily present in each embodiment provided herein.

It will be appreciated that layers features elements etc. depicted herein are illustrated with particular dimensions relative to one another such as structural dimensions or orientations for purposes of simplicity and ease of understanding and that actual dimensions of the same differ substantially from that illustrated herein in some embodiments. Additionally a variety of techniques exist for forming the layers features elements etc. mentioned herein such as electrochemical plating ECP etching techniques wet remove techniques implanting techniques doping techniques spin on techniques sputtering techniques such as magnetron or ion beam sputtering growth techniques such as thermal growth or deposition techniques such as chemical vapor deposition CVD atomic layer deposition ALD physical vapor deposition PVD etc.

Moreover exemplary is used herein to mean serving as an example instance illustration etc. and not necessarily as advantageous. As used in this application or is intended to mean an inclusive or rather than an exclusive or . In addition a and an as used in this application are generally to be construed to mean one or more unless specified otherwise or clear from context to be directed to a singular form. Also at least one of A and B or the like generally means A or B or both A and B. Furthermore to the extent that includes having has with or variants thereof are used in either the detailed description or the claims such terms are intended to be inclusive in a manner similar to comprising .

Also although the disclosure has been shown and described with respect to one or more implementations equivalent alterations and modifications will occur to others skilled in the art based upon a reading and understanding of this specification and the annexed drawings. The disclosure includes all such modifications and alterations and is limited only by the scope of the following claims.

