// Seed: 3001477604
module module_0 #(
    parameter id_4 = 32'd10
) (
    input wire id_0,
    input wor  id_1,
    input wor  id_2
);
  parameter id_4 = 1;
  logic [7:0][id_4 : id_4] id_5;
  assign id_5[1-:id_4] = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output uwire id_3,
    output wire id_4,
    output tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri1 id_8
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
