/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:17 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_ITM_H__
#define __ADI_APOLLO_BF_ITM_H__

/*============= D E F I N E S ==============*/
#define REG_PKTZR_STIM_ADDR(n)     (0x46300000 + 4 * (n))
#define BF_PKTZR_FIFOREADY_INFO(n) (0x46300000 + 4 * (n)), 0x00000100

#define REG_PKTZR_TER_ADDR         0x46300E00
#define BF_PKTZR_TEN_INFO          0x46300E00, 0x00002000

#define REG_PKTZR_TCSR_ADDR        0x46300E80
#define BF_PKTZR_ENABLE_INFO       0x46300E80, 0x00000100
#define BF_PKTZR_SYNC_EN_INFO      0x46300E80, 0x00000102
#define BF_PKTZR_TRACE_BUSID_INFO  0x46300E80, 0x00000710
#define BF_PKTZR_BUSY_INFO         0x46300E80, 0x00000117

#define REG_PKTZR_SYNC_CTRL_ADDR   0x46300E90
#define BF_PKTZR_SYNC_COUNT_INFO   0x46300E90, 0x00001400

#define REG_PKTZR_INTR_CTRL_ADDR   0x46300EA0
#define BF_PKTZR_OVFL_INTEN_INFO   0x46300EA0, 0x00000100

#define REG_PKTZR_INTR_STAT_ADDR   0x46300EA4
#define BF_PKTZR_OVFL_INTSTAT_INFO 0x46300EA4, 0x00000100

#endif /* __ADI_APOLLO_BF_ITM_H__ */
/*! @} */
