Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 25 15:26:21 2025
| Host         : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1157 |
|    Minimum number of control sets                        |  1157 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2903 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1157 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    49 |
| >= 6 to < 8        |    56 |
| >= 8 to < 10       |   122 |
| >= 10 to < 12      |   166 |
| >= 12 to < 14      |   152 |
| >= 14 to < 16      |   194 |
| >= 16              |   401 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             757 |          447 |
| No           | No                    | Yes                    |              42 |            9 |
| No           | Yes                   | No                     |            2344 |         1081 |
| Yes          | No                    | No                     |           12493 |         3619 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |           13049 |         3990 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                                                                                                               Enable Signal                                                                                                                                                                                                                                              |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/ap_condition_184                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/ap_NS_fsm[4]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/ap_condition_207                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/D[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/Loop_2_proc_U0_is_last_0_i_loc_read                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/lshr_ln958_reg_7140                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/myproject_axi_lshr_32ns_32ns_32_2_1_U1733/icmp_ln935_reg_622_reg[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/select_ln603_2_reg_8080                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/sub_ln944_reg_6500                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/ap_CS_fsm_state8                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/icmp_ln32_reg_5990                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0_U/mOutPtr[4]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/h_reg_1330                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0_data_V_data_6_V_read                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/ap_NS_fsm112_out                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/h_0_reg_86[5]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/h_0_reg_86                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/p_2_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/ap_NS_fsm19_out                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/ap_NS_fsm14_out                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/j_0_reg_102[5]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/j_0_reg_102                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_13                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_8                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0_data_V_data_7_V_read                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/ap_NS_fsm112_out                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/ap_NS_fsm16_out                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/ap_NS_fsm13_out                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/j_0_reg_2220                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/j_0_reg_222                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0_data_V_data_2_V_read                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/j3_0_reg_124[5]_i_1__0_n_1                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/j6_0_reg_2550                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/j6_0_reg_255                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/ap_NS_fsm16_out                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/ap_NS_fsm13_out                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/j6_0_reg_2550                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/j6_0_reg_255                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/j6_0_reg_1350                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/j6_0_reg_135                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/j_0_reg_2220                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/j_0_reg_222                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/j_0_reg_920                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/j_0_reg_92                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_7                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/ap_NS_fsm13_out                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_11                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_10                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_6_V_U/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/j6_0_reg_175                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/j6_0_reg_1250                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/j6_0_reg_125                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/ap_NS_fsm19_out                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/ap_NS_fsm14_out                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/ap_CS_fsm_reg[3]_0                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/j3_0_reg_124[6]_i_1__0_n_1                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/p_2_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/j_0_reg_102[6]_i_2__0_n_1                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/j_0_reg_102                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0_data_V_data_5_V_read                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/ap_NS_fsm116_out                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/p_15_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/j6_0_reg_135[6]_i_2__0_n_1                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/j6_0_reg_135                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/j_0_reg_1420                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/j_0_reg_142                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/ap_NS_fsm14_out                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/j6_0_reg_135[6]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/j6_0_reg_135                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/j_0_reg_102[6]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/j_0_reg_102                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/i_reg_2100                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/p_2_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/ap_NS_fsm19_out                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/ap_NS_fsm14_out                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/ap_NS_fsm110_out                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/ap_CS_fsm_reg[3]_0                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/j3_0_reg_124[6]_i_1_n_1                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_9                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/pop_12                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_8                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_7                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/pop                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_14                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_13                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_12                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_9                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_10                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/pop_11                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op[10]_i_2_n_1                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/exp_op07_out                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_0_V_U/usedw[9]_i_1__49_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_3_V_U/usedw[9]_i_1__29_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_10_V_U/usedw[9]_i_1__43_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_3_V_U/usedw[9]_i_1__52_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_2_V_U/usedw[9]_i_1__30_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_4_V_U/usedw[9]_i_1__28_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_3_V_U/usedw[9]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_5_V_U/usedw[9]_i_1__27_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_15_V_U/usedw[9]_i_1__87_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_6_V_U/usedw[9]_i_1__26_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_9_V_U/usedw[9]_i_1__35_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_8_V_U/usedw[9]_i_1__34_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_7_V_U/usedw[9]_i_1__33_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_14_V_U/usedw[9]_i_1__47_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_7_V_U/usedw[9]_i_1__40_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_2_V_U/usedw[9]_i_1__51_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_6_V_U/usedw[9]_i_1__39_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_1_V_U/usedw[9]_i_1__50_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_8_V_U/usedw[9]_i_1__41_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_9_V_U/usedw[9]_i_1__42_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_15_V_U/usedw[9]_i_1__48_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_5_V_U/usedw[9]_i_1__54_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_11_V_U/usedw[9]_i_1__44_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_4_V_U/usedw[9]_i_1__80_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_0_V_U/usedw[9]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_1_V_U/usedw[9]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_13_V_U/usedw[9]_i_1__46_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_4_V_U/usedw[9]_i_1__53_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer14_out_V_data_12_V_U/usedw[9]_i_1__45_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_2_V_U/usedw[9]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_14_V_U/usedw[9]_i_1__92_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_1_V_U/usedw[9]_i_1__83_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_9_V_U/usedw[9]_i_1__74_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_14_V_U/usedw[9]_i_1__86_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_8_V_U/usedw[9]_i_1__75_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_5_V_U/usedw[9]_i_1__79_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_7_V_U/usedw[9]_i_1__76_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_6_V_U/usedw[9]_i_1__77_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_0_V_U/usedw[9]_i_1__64_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_10_V_U/usedw[9]_i_1__88_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_11_V_U/usedw[9]_i_1__89_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_12_V_U/usedw[9]_i_1__90_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_13_V_U/usedw[9]_i_1__91_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/usedw[9]_i_1__23_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_15_V_U/usedw[9]_i_1__93_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_1_V_U/usedw[9]_i_1__97_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_2_V_U/usedw[9]_i_1__98_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_6_V_U/usedw[9]_i_1__102_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_7_V_U/usedw[9]_i_1__103_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_8_V_U/usedw[9]_i_1__104_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_9_V_U/usedw[9]_i_1__78_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_0_V_U/usedw[9]_i_1__84_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_10_V_U/usedw[9]_i_1__73_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_11_V_U/usedw[9]_i_1__72_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_12_V_U/usedw[9]_i_1__71_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_13_V_U/usedw[9]_i_1__85_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/usedw[9]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_15_V_U/usedw[9]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_14_V_U/usedw[9]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_13_V_U/usedw[9]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_12_V_U/usedw[9]_i_1__38_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_11_V_U/usedw[9]_i_1__37_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_10_V_U/usedw[9]_i_1__36_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_0_V_U/usedw[9]_i_1__32_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_9_V_U/usedw[9]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_8_V_U/usedw[9]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/usedw[9]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_3_V_U/usedw[9]_i_1__81_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/usedw[9]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_1_V_U/usedw[9]_i_1__31_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/usedw[9]_i_1__25_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/usedw[9]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/usedw[9]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/usedw[9]_i_1__21_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_15_V_U/usedw[9]_i_1__24_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_14_V_U/usedw[9]_i_1__22_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_13_V_U/usedw[9]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_2_V_U/usedw[9]_i_1__82_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_12_V_U/usedw[9]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_11_V_U/usedw[9]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_10_V_U/usedw[9]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_19[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_15_V_U/usedw[9]_i_1__55_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/usedw[9]_i_1__63_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_20[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_10_V_U/usedw[9]_i_1__60_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/usedw[9]_i_1__62_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/usedw[9]_i_1__61_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_3_V_U/usedw[9]_i_1__99_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_4_V_U/usedw[9]_i_1__100_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer10_out_V_data_5_V_U/usedw[9]_i_1__101_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_14_V_U/usedw[9]_i_1__56_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_2_V_U/usedw[9]_i_1__68_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_1_V_U/usedw[9]_i_1__69_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_0_V_U/usedw[9]_i_1__70_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_11_V_U/usedw[9]_i_1__59_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_3_V_U/usedw[9]_i_1__67_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_13_V_U/usedw[9]_i_1__57_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_12_V_U/usedw[9]_i_1__58_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/i_0_reg_1960                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/i_0_reg_196                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_9_V_U/usedw[10]_i_1__27_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/usedw[10]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_10_V_U/usedw[10]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_11_V_U/usedw[10]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_12_V_U/usedw[10]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_13_V_U/usedw[10]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_14_V_U/usedw[10]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_15_V_U/usedw[10]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_1_V_U/usedw[10]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_2_V_U/usedw[10]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/tmp_data_1_V_40_reg_2410                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_3_V_U/usedw[10]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/i_0_reg_2160                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/i_0_reg_216                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_4_V_U/usedw[10]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/i_0_reg_2200                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/i_0_reg_220                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_5_V_U/usedw[10]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_6_V_U/usedw[10]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_7_V_U/usedw[10]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_8_V_U/usedw[10]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_9_V_U/usedw[10]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/internal_empty_n_reg[0]                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/internal_empty_n_reg[0]                                            |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/i_0_reg_88                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/i_0_reg_1960                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/i_0_reg_196                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_0_V_U/usedw[10]_i_1__34_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_1_V_U/usedw[10]_i_1__33_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_2_V_U/usedw[10]_i_1__32_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_3_V_U/usedw[10]_i_1__31_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/usedw[10]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_10_V_U/usedw[10]_i_1__26_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_11_V_U/usedw[10]_i_1__25_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_12_V_U/usedw[10]_i_1__24_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167_ap_start_reg_reg[0]                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/start_once_reg_reg[0]                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_13_V_U/usedw[10]_i_1__23_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_14_V_U/usedw[10]_i_1__22_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_4_V_U/usedw[10]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_7_V_U/usedw[10]_i_1__29_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_6_V_U/usedw[10]_i_1__30_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_15_V_U/usedw[10]_i_1__21_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_5_V_U/usedw[10]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_8_V_U/usedw[10]_i_1__28_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_3_V_U/usedw[10]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_2_V_U/usedw[10]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_1_V_U/usedw[10]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/usedw[0]_i_1__35_n_1                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/full_n_reg_2                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_1_V_U/usedw[0]_i_1__34_n_1                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_0_V_U/usedw[0]_i_1__33_n_1                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/full_n_reg                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/full_n_reg_0                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/full_n_reg_1                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_3_V_U/usedw[0]_i_1__36_n_1                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/full_n_reg_2                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/tmp_data_1_V_38_reg_3430                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_18[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/full_n_reg_1                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/full_n_reg_0                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/full_n_reg                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/trunc_ln708_7_reg_2450                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_1_V_U/usedw[0]_i_1__152_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_2_V_U/usedw[0]_i_1__39_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_1_V_U/usedw[0]_i_1__38_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_0_V_U/usedw[0]_i_1__37_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_3_V_U/usedw[0]_i_1__232_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_2_V_U/usedw[0]_i_1__231_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_1_V_U/usedw[0]_i_1__230_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_0_V_U/usedw[0]_i_1__229_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_3_V_U/usedw[0]_i_1__228_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_0_V_U/usedw[0]_i_1__141_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_1_V_U/usedw[0]_i_1__142_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_2_V_U/usedw[0]_i_1__143_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_3_V_U/usedw[0]_i_1__144_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_0_V_U/usedw[0]_i_1__151_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_3_V_U/usedw[0]_i_1__40_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_2_V_U/usedw[0]_i_1__153_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_3_V_U/usedw[0]_i_1__154_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_4_V_U/usedw[0]_i_1__155_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_5_V_U/usedw[0]_i_1__156_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/usedw[0]_i_1__227_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_6_V_U/usedw[0]_i_1__157_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_7_V_U/usedw[0]_i_1__158_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_0_V_U/usedw[0]_i_1__221_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_1_V_U/usedw[0]_i_1__222_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_2_V_U/usedw[0]_i_1__223_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_3_V_U/usedw[0]_i_1__224_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_0_V_U/usedw[0]_i_1__225_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_2_V_U/usedw[0]_i_1__218_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_1_V_U/usedw[0]_i_1__219_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_0_V_U/usedw[0]_i_1__220_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_1_V_U/usedw[0]_i_1__226_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_3_V_U/usedw[0]_i_1__217_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_3_V_U/usedw[0]_i_1__41_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_2_V_U/usedw[0]_i_1__42_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_1_V_U/usedw[0]_i_1__43_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_0_V_U/usedw[0]_i_1__44_n_1                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_3_V_U/usedw[0]_i_1__137_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_2_V_U/usedw[0]_i_1__138_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_1_V_U/usedw[0]_i_1__139_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_0_V_U/usedw[0]_i_1__140_n_1                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_3_V_U/usedw[0]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_0_V_U/usedw[0]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_4                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_2_V_U/usedw[0]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_0_V_U/usedw[0]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_1_V_U/usedw[0]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_0                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/full_n_reg_1                                                                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/full_n_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/full_n_reg                                                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_2                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/ap_CS_fsm_reg[1]_6                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_1_V_U/usedw[0]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/usedw[0]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/ap_CS_fsm_reg[1]_5                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/ap_CS_fsm_reg[1]_4                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_3_V_U/usedw[0]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/ap_CS_fsm_reg[1]_7                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             12 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/start_once_reg_reg[0]                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/add_ln84_reg_2620                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_3_V_U/usedw[0]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/add_ln241_reg_6970                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/start_once_reg_reg[0]                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_2_V_U/usedw[0]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/i_0_reg_88                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_16[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/i_0_reg_1120                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/i_0_reg_112                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/add_ln84_reg_2210                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/i_0_reg_1040                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/i_0_reg_104                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_14[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_11[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/i_0_reg_88                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_phi_mux_indvar_flatten_phi_fu_144_p41                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/indvar_flatten_reg_140                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_6_V_U/usedw[0]_i_1__149_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_0_V_U/usedw[0]_i_1__159_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_7_V_U/usedw[0]_i_1__150_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_1_V_U/usedw[0]_i_1__160_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_0_V_U/usedw[0]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_1_V_U/usedw[0]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/indvar_flatten_reg_1260__1                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/indvar_flatten_reg_126                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_3_V_U/usedw[0]_i_1__162_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0/i_0_reg_1040                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0/i_0_reg_104                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/add_ln84_reg_4140                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/i_0_reg_1100                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/i_0_reg_110                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/ap_NS_fsm15_out                                                                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/i1_0_i_i_reg_158                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/push                                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/i_0_i_i_reg_160                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/start_once_reg_reg[0]                                               |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/i_reg_6920                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_4_V_U/usedw[0]_i_1__163_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/full_n_reg                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/add_ln84_reg_2620                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/full_n_reg_0                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/full_n_reg_1                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/full_n_reg_2                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/internal_full_n_reg[0]                                                |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/full_n_reg                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/full_n_reg_0                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/i_0_reg_960                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/i_0_reg_96                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/full_n_reg_1                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_2_V_U/usedw[0]_i_1__161_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/i_0_reg_88                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_5_V_U/usedw[0]_i_1__164_n_1                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/i_0_reg_88                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/full_n_reg_0[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/full_n_reg_1[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_13[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_11[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/push                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_3[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/push_1                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_9[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_7[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_0[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_6[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_5[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_4[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_8[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_2[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/push                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_13[0]                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_12[0]                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_11[0]                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_10[0]                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/push_0                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/full_n_reg_1[0]                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/full_n_reg[0]                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_17[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_15[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/E[0]                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_13[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/push_2                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_9[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_8[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_7[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_6[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_5[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_4[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_3[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_2[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_13[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_11[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/push_0                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/full_n_reg_13[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_13[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/pop                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/push                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/push_4                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/push_6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/push_8                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_11[0]                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/push_2                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/push_1                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_11[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_10[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_1[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_0[0]                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg[0]                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/E[0]                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/full_n_reg_12[0]                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_9_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_8_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_12_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_13_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_14_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_15_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_NS_fsm1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_11_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_10_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer28_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_12_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_15_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_14_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_13_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_22_reg_5780                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_1_reg_158[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_6_reg_258[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_23_reg_5980                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_20_reg_5380                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_25_reg_6380                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_16_reg_4580                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_18_reg_4980                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_21_reg_5580                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_17_reg_4780                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_19_reg_5180                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_15_reg_4380                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_14_reg_4180                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/push_3                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_24_reg_6180                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_4_reg_218[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_26_reg_6580                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_2_reg_178[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_28_reg_6980                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_3_reg_198[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_30_reg_7380                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_31_reg_7580                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_5_reg_238[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_7_reg_278[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_9_reg_318[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_reg_138[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/pop                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/push_6                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/pop                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/pop                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/push                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/push_8                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/push_4                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/pop                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0/tmp_data_0_V_reg_2840                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/tmp_data_0_V_38_reg_3230                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0/tmp_data_0_V_37_reg_3080                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/pop_8                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_13_reg_3980                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_12_reg_3780                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_11_reg_358[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_10_reg_338[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_27_reg_6780                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_29_reg_7180                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/push_5                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/push_3                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/push_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/push                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/tmp_data_0_V_8_reg_298[3]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/pop_7                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/pop                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/push_5                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/push_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/push                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/pop_8                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/pop_7                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/pop                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer19_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/pop_6                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/pop_5                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_cpy1_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_7                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/empty_n_reg_2                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/empty_n_reg_1                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/empty_n_reg_0                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/empty_n_reg                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_9                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_3[0]                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_5[0]                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_8                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0_data_V_data_2_V_read                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_2                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_1                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_0                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0_data_V_data_3_V_read                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/push_6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_fu_169/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169/ap_NS_fsm1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/pop_4                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/full_n_reg_1[0]                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/grp_concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s_fu_46/pop_3                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                9 |             17 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/push_3                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/push_1                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/push                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/push_5                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/push_3                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/push_1                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/push                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                    |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/icmp_ln1494_1_reg_2130                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/icmp_ln1494_1_reg_2130                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/icmp_ln1494_1_reg_2130                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/icmp_ln1494_1_reg_2130                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/icmp_ln1494_1_reg_2130                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op[50]_i_1_n_1                                                                 |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229/ap_NS_fsm1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_7240                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/tmp_data_10_V_reg_9080                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/lshr_ln958_reg_7140                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U1734/icmp_ln935_reg_622_reg[0]                                                                                                                                                      |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             28 |         2.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/dout_valid_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/ap_condition_184                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/pY_7                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/ap_condition_207                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/pY_5                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata[31]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg01_out                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/SR[0]                                                                                                                                                                                |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/ap_NS_fsm[4]                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/pX_1                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/D[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/ap_condition_209                                                      |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/select_ln318_reg_10880                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/select_ln318_reg_1088                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/storemerge_reg_218[31]_i_1_n_1                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/pY_6                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/sX_60                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/sX_6_0                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/sY_60                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/select_ln313_reg_9050                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/select_ln313_reg_905_1                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/select_ln313_reg_10970                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/select_ln313_reg_1097                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_15_V_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/pX_6                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0_data_V_data_6_V_read                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/sX_30                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/sX_3_0                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/sY_30                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/select_ln313_reg_17870                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/select_ln313_reg_1787_1                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/select_ln318_reg_17780                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/select_ln318_reg_1778_2                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/storemerge_reg_248[31]_i_1_n_1                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/pY_3                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/D[0]                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/pX_3                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/pX_3                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/pY_3                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/regslice_both_in_last_V_U/obuf_inst/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/sY_40                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/select_ln313_reg_12650                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/select_ln313_reg_1265_1                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/ap_condition_209                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/pY_4                                                                  |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/storemerge_reg_158[31]_i_1__0_n_1                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/pY_4                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/pool_window_0_V_1_reg_7930                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/sX_40                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/sX_4                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/ap_NS_fsm[4]                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/ap_condition_207                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/sY_50                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/select_ln313_reg_10910                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/select_ln313_reg_1091                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/sX_50                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/sX_5                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/storemerge_reg_158[31]_i_1_n_1                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/pY_5                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/select_ln318_reg_10820                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/select_ln318_reg_1082                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/select_ln318_reg_12560                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/select_ln318_reg_1256_2                                             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/pX_6                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/pY_6                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/select_ln222_reg_7830                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/select_ln222_reg_783                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/sY_20                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151022_out                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1510                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/storemerge_reg_506[31]_i_1_n_1                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/pY_2                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/sX_10                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/sX_1_0                                                             |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/sX_20                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/sX_2                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_phi_mux_indvar_flatten_phi_fu_144_p41                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/sY_10                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/ap_NS_fsm_0[4]                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/ap_condition_593                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/select_ln313_reg_33410                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/select_ln313_reg_3341_1                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/select_ln318_reg_35600                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/select_ln318_reg_3560                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/pX_1                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/pY_1                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/select_ln227_reg_7740                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/select_ln227_reg_774                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/select_ln313_reg_35690                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/select_ln313_reg_3569                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/sY0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/ap_condition_593                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/pY_2                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/select_ln318_reg_33320                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/select_ln318_reg_3332_2                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/storemerge_reg_444[31]_i_1_n_1                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/pY_1                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/select_ln318_reg_8960                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/select_ln318_reg_896_0                                                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/sX[31]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/sX                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/pY                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1510                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/ap_NS_fsm[4]                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/ap_condition_184                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/sX_70                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/sX_7_2                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/p_3_in                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/storemerge_reg_134[31]_i_1_n_1                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/pY_7                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/regslice_both_in_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                      |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/regslice_both_in_data_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/regslice_both_in_data_U/obuf_inst/SR[0]                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/and_ln191_2_reg_7660                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             34 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                            |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |               13 |             35 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/ap_CS_fsm_state6                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                    |               12 |             37 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               13 |             37 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_0_V_reg_8940                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               14 |             41 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259/ap_CS_fsm_state4                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               17 |             44 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145/ap_CS_fsm_state3                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             44 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                  |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                7 |             46 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             46 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                7 |             46 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_fu_169/ap_CS_fsm_state3                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             48 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc700_U0/push                                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169/ap_CS_fsm_state4                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             48 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/ap_CS_fsm_state5                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             48 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                   |               18 |             52 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               20 |             54 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/ap_NS_fsm1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             54 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/tmp_data_0_V_reg_8230                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               17 |             58 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               11 |             59 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               11 |             59 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             60 |         5.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               13 |             60 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_15_V_reg_8890                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/line_buffer_Array_V_7_0_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core_U/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145/ap_NS_fsm1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259/ap_NS_fsm1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             74 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/icmp_ln1494_10_reg_6300                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             80 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/icmp_ln1494_10_reg_6300                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |             80 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/add_ln958_reg_6790                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               26 |             97 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               33 |            101 |         3.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259/ap_CS_fsm_state3                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               41 |            112 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_fu_169/ap_CS_fsm_state2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               36 |            116 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169/ap_CS_fsm_state3                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               35 |            126 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_fu_169/ap_NS_fsm1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               30 |            133 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               30 |            133 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/ap_CS_fsm_state4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               59 |            144 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               41 |            154 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_CS_fsm_state6                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               80 |            192 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229/ap_CS_fsm_state4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               74 |            192 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0_fu_259/ap_CS_fsm_state2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               74 |            252 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176/line_buffer_Array_V_2_0_1_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U/ap_CS_fsm_reg[0]                                                                                     |                                                                                                                                                                                                                                                                               |               59 |            285 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269/line_buffer_Array_V_3_0_3_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ap_CS_fsm_reg[0]                                                                                   |                                                                                                                                                                                                                                                                               |               61 |            307 |         5.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229/ap_CS_fsm_state2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               69 |            317 |         4.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_208/line_buffer_Array_V_4_0_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143_ap_start_reg_reg |                                                                                                                                                                                                                                                                               |               76 |            335 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209/line_buffer_Array_V_5_0_3_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U/ap_CS_fsm_reg[0]                                                                                     |                                                                                                                                                                                                                                                                               |               68 |            339 |         4.99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/ap_CS_fsm_state3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |              117 |            374 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0_fu_455/ap_CS_fsm_state2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |              104 |            392 |         3.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229/ap_CS_fsm_state3                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |              125 |            412 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s_fu_331/line_buffer_Array_V_6_0_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core_U/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217_ap_start_reg_reg |                                                                                                                                                                                                                                                                               |              116 |            543 |         4.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |              206 |            560 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |              448 |            758 |         1.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s_fu_596/line_buffer_Array_V_1_1_8_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ap_CS_fsm_reg[0]                                                                                |                                                                                                                                                                                                                                                                               |              145 |            831 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_0_4_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ap_CS_fsm_reg[0]                                                                                |                                                                                                                                                                                                                                                                               |              184 |            835 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_CS_fsm_state3                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |              273 |            934 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/ap_CS_fsm_state4                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |              389 |           1231 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/SR[0]                                                                                                                                                              |              935 |           1962 |         2.10 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


