# ğŸ§  EE705: VLSI Design Lab 2025 â€“ Assignment Submissions

> This repository contains my submissions for **EE705: VLSI Design Lab (Spring 2025)** at IIT Bombay. It includes Verilog designs, Vivado projects, reports, and final documentation for Assignments 1â€“4.

---

## ğŸ“ Repository Structure

VLSI-Design-Lab/
â”œâ”€â”€ Assign-1/
â”œâ”€â”€ Assign-2/
â”œâ”€â”€ Assign-3/
â””â”€â”€ Assign-4/


---

## ğŸ“Œ Assignments Overview

### ğŸ”§ Assignment 1: 32-bit Brent-Kung Adder
- âœ… **Components**:
  - Structural Brent-Kung adder vs behavioral `+` operator
  - BRAM controller with VIO and ILA-based debugging
- ğŸ“¦ **Deliverables**:
  - Synthesized bitstream for PYNQ
  - Post-implementation utilization report

### âš™ï¸ Assignment 2: Dadda Multiplier & Barrel Shifter
- âœ… **Designs**:
  - 16-bit multiplier (HA/FA-based)
  - 8-bit logarithmic (barrel) shifter â€“ structural Verilog
- ğŸ”¬ **Validation**:
  - RTL vs behavioral (`*`, `<<`) results
  - BRAM-based testbench environment

### ğŸ§© Assignment 3: AXI-BRAM Integration
- ğŸ”„ **Workflow**:
  - AXI4-Lite BRAM controller
  - COE-based BRAM initialization
  - Integration with Dadda multiplier
- ğŸ› ï¸ **Debugging**:
  - ILA probes for AXI transactions

### ğŸ§± Assignment 4: OpenRAM to GDSII Layout
- ğŸ§¬ **Steps**:
  - Generated ICACHE/DCACHE macros using OpenRAM
  - Hierarchical macro placement using OpenLane
  - DRC/LVS clean layout generation
- ğŸ“¤ **Outputs**:
  - `.gds` Magic-compatible layouts
  - Setup/Hold STA reports

ğŸ“‚ Directory Descriptions
Each assignment directory contains:

Codes/ â€“ Verilog design and testbench files

Report.pdf â€“ Lab report with methodology, simulation waveforms, and results

Vivado_Project/ â€“ Full Xilinx Vivado project for synthesis & implementation

Assignment-X.pdf â€“ Original assignment brief

ğŸ“ License
This repository is meant for academic use under the MIT License.

ğŸ‘¨â€ğŸ’» Author
Manish Ranjan
M.Tech ICS, IIT Bombay
Email: manishranjan4000@gmail.com
GitHub: @mr4000

