AArch64 MP-inst+dc.cvau-dsb.ish-ic.vau-dsb.ish
(* jit_example *)
{
0:X0=NOP; 0:X1=P1:Lself00; 0:X2=P1:Lself01;
}
 P0          | P1         ;
 STR W0,[X1] | Lself01:   ;
 DC CVAU,X1  |  B Lself00 ;
 DSB ISH     |  MOV W0,#1 ;
 IC IVAU,X1  | Lself00:   ;
 DSB ISH     |  B L01     ;
 STR W0,[X2] |  MOV W1,#1 ;
             | L01:       ;
exists (1:X0=1 /\ 1:X1=0)
