// Seed: 3915591453
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  reg   id_3 = 1'b0;
  logic id_4;
  reg   id_5;
  always @(id_1 + id_4 or posedge 1) begin
    id_5 <= id_1;
  end
  assign id_5 = 1;
  always @(posedge 1) begin
    if (id_3) begin
      id_3 <= id_0;
      id_5 = 1'b0;
      id_3 <= id_1;
      SystemTFIdentifier(id_3, id_1);
      if ("") SystemTFIdentifier(1);
    end
  end
  logic id_6;
  logic id_7 = 1'b0;
endmodule
