{
    "strategy": "delay",
    "total_runtime": 341466,
    "synthesis_runtime": 12005,
    "packing_runtime": 14285,
    "placement_runtime": 79546,
    "routing_runtime": 44114,
    "time_analysis_runtime": 14550,
    "bitstream_runtime": 176448,
    "reg_id": "23",
    "device": "1GVTC",
    "target device": "1VG28",
    "version": "2024.05",
    "git_hash": "48b2de3",
    "built": "1.0.54",
    "built_type": "Engineering",
    "status": "Pass",
    "error_msg": "SIM: Simulation Failed SIM: Simulation Failed SIM: Simulation Failed",
    "post_synth_sim_status": "Fail",
    "post_route_sim_status": "Fail",
    "bitstream_sim_status": null,
    "failure_type": "SIM",
    "fmax_clock1": 137.982,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": -2.24732,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": -2.24732,
    "fmax_geomean": 137.982,
    "registers": 2,
    "total_luts": 1,
    "brams": null,
    "dsp": null,
    "Adder_Carry": null,
    "CLB": 1,
    "LUT_CLB_ratio": 0.0,
    "CLB_percentage_used": 0.045787545787545784,
    "FLE_Percentage_used": 0.022893772893772892,
    "Wirelength_Percentage_used": 0.022486772486772486,
    "logic_level_clock1": 1,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": 200.0,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}