part=xqzu21dr-ffrd1156-2-i

[hls]
flow_target=vivado
package.output.format=sysgen
package.output.syn=false
clock=100
clock_uncertainty=100
syn.file=main.cpp
tb.file=testbench.cpp
cosim.stable_axilite_update=1
syn.interface.s_axilite_data64=1
syn.interface.s_axilite_sw_reset=1