digraph "CFG for '_Z25gpu_transpo_kernel_sharedPhS_jj' function" {
	label="CFG for '_Z25gpu_transpo_kernel_sharedPhS_jj' function";

	Node0x5ac8fa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = mul i32 %7, 24\l  %9 = add i32 %8, %6\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, 24\l  %12 = add i32 %11, %5\l  %13 = icmp slt i32 %9, 0\l  br i1 %13, label %35, label %14\l|{<s0>T|<s1>F}}"];
	Node0x5ac8fa0:s0 -> Node0x5acb2f0;
	Node0x5ac8fa0:s1 -> Node0x5acb380;
	Node0x5acb380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e36c5570",label="{%14:\l14:                                               \l  %15 = icmp ult i32 %9, %3\l  %16 = icmp sgt i32 %12, -1\l  %17 = select i1 %15, i1 %16, i1 false\l  %18 = icmp ult i32 %12, %2\l  %19 = select i1 %17, i1 %18, i1 false\l  br i1 %19, label %20, label %35\l|{<s0>T|<s1>F}}"];
	Node0x5acb380:s0 -> Node0x5acae60;
	Node0x5acb380:s1 -> Node0x5acb2f0;
	Node0x5acae60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%20:\l20:                                               \l  %21 = mul i32 %9, %2\l  %22 = add i32 %21, %12\l  %23 = zext i32 %22 to i64\l  %24 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %23\l  %25 = load i8, i8 addrspace(1)* %24, align 1, !tbaa !5, !amdgpu.noclobber !8\l  %26 = getelementptr inbounds [24 x [25 x i8]], [24 x [25 x i8]]\l... addrspace(3)* @_ZZ25gpu_transpo_kernel_sharedPhS_jjE5tuile, i32 0, i32 %6,\l... i32 %5\l  store i8 %25, i8 addrspace(3)* %26, align 1, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %27 = add i32 %8, %5\l  %28 = add i32 %11, %6\l  %29 = getelementptr inbounds [24 x [25 x i8]], [24 x [25 x i8]]\l... addrspace(3)* @_ZZ25gpu_transpo_kernel_sharedPhS_jjE5tuile, i32 0, i32 %5,\l... i32 %6\l  %30 = load i8, i8 addrspace(3)* %29, align 1, !tbaa !5\l  %31 = mul i32 %28, %3\l  %32 = add i32 %27, %31\l  %33 = zext i32 %32 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %33\l  store i8 %30, i8 addrspace(1)* %34, align 1, !tbaa !5\l  br label %35\l}"];
	Node0x5acae60 -> Node0x5acb2f0;
	Node0x5acb2f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  ret void\l}"];
}
