{
  "Top": "hello_world",
  "RtlTop": "hello_world",
  "RtlPrefix": "",
  "RtlSubPrefix": "hello_world_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "valor": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "valor",
          "name": "valor",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mensagem": {
      "index": "1",
      "direction": "out",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mensagem_address0",
          "name": "mensagem_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mensagem_ce0",
          "name": "mensagem_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mensagem_we0",
          "name": "mensagem_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mensagem_d0",
          "name": "mensagem_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -rtl=vhdl",
      "config_cosim -trace_level=all",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hello_world"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 18",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hello_world",
    "Version": "1.0",
    "DisplayName": "Hello_world",
    "Revision": "2114097334",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hello_world_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/hello_world.cpp"],
    "TestBench": [
      "..\/..\/hello_world_tb.cpp",
      "..\/..\/result.golden.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/hello_world_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/hello_world_hello_world_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/hello_world_hello_world_Pipeline_VITIS_LOOP_7_1_texto_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/hello_world.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hello_world_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/hello_world_hello_world_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/hello_world_hello_world_Pipeline_VITIS_LOOP_7_1_texto_ROM_AUTO_1R.dat",
      "impl\/verilog\/hello_world_hello_world_Pipeline_VITIS_LOOP_7_1_texto_ROM_AUTO_1R.v",
      "impl\/verilog\/hello_world.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hello_world.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "valor": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"valor": "DATA"},
      "ports": ["valor"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "valor"
        }]
    },
    "mensagem_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"mensagem_address0": "DATA"},
      "ports": ["mensagem_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mensagem"
        }]
    },
    "mensagem_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"mensagem_d0": "DATA"},
      "ports": ["mensagem_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mensagem"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "valor": {
      "dir": "in",
      "width": "32"
    },
    "mensagem_address0": {
      "dir": "out",
      "width": "7"
    },
    "mensagem_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mensagem_we0": {
      "dir": "out",
      "width": "1"
    },
    "mensagem_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hello_world",
      "BindInstances": "icmp_ln4_fu_74_p2",
      "Instances": [{
          "ModuleName": "hello_world_Pipeline_VITIS_LOOP_7_1",
          "InstanceName": "grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66",
          "BindInstances": "icmp_ln7_fu_72_p2 add_ln9_fu_78_p2 texto_U"
        }]
    },
    "Info": {
      "hello_world_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hello_world": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "hello_world_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.911"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "13",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "FF": "18",
          "AVAIL_FF": "28800",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hello_world": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "9",
          "LatencyWorst": "17",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.911"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "FF": "23",
          "AVAIL_FF": "28800",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-24 13:34:09 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
