
bmp280-stm32f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b7c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08009c90  08009c90  0000ac90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0f8  0800a0f8  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0f8  0800a0f8  0000b0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a100  0800a100  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a100  0800a100  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a104  0800a104  0000b104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a108  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c74  200001d8  0800a2e0  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e4c  0800a2e0  0000ce4c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab35  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d1d  00000000  00000000  00026d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  0002aa58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001204  00000000  00000000  0002c168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba66  00000000  00000000  0002d36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cb62  00000000  00000000  00048dd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098fdd  00000000  00000000  00065934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe911  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007120  00000000  00000000  000fe954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00105a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c74 	.word	0x08009c74

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009c74 	.word	0x08009c74

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <BMP280_CalibrationConstantsRead_I2C>:
 * Read constants used for temperature and pressure calculations from
 * sensor's memory
 */
//@{
void BMP280_CalibrationConstantsRead_I2C(I2C_HandleTypeDef i2c_handle,
                                         uint8_t device_address) {
 8000b28:	b084      	sub	sp, #16
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b08c      	sub	sp, #48	@ 0x30
 8000b2e:	af04      	add	r7, sp, #16
 8000b30:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 8000b34:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint8_t calibrationConstantsRaw[26];

  HAL_I2C_Mem_Read(&i2c_handle,
 8000b38:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8000b3c:	b299      	uxth	r1, r3
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	9302      	str	r3, [sp, #8]
 8000b44:	231a      	movs	r3, #26
 8000b46:	9301      	str	r3, [sp, #4]
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	2288      	movs	r2, #136	@ 0x88
 8000b50:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8000b54:	f001 fbf8 	bl	8002348 <HAL_I2C_Mem_Read>
                   1,
                   calibrationConstantsRaw,
                   26,
                   HAL_MAX_DELAY);

  dig_T1 = calibrationConstantsRaw[0] | calibrationConstantsRaw[1] << 8;
 8000b58:	793b      	ldrb	r3, [r7, #4]
 8000b5a:	b21a      	sxth	r2, r3
 8000b5c:	797b      	ldrb	r3, [r7, #5]
 8000b5e:	021b      	lsls	r3, r3, #8
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	4313      	orrs	r3, r2
 8000b64:	b21b      	sxth	r3, r3
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	4b36      	ldr	r3, [pc, #216]	@ (8000c44 <BMP280_CalibrationConstantsRead_I2C+0x11c>)
 8000b6a:	801a      	strh	r2, [r3, #0]
  dig_T2 = calibrationConstantsRaw[2] | calibrationConstantsRaw[3] << 8;
 8000b6c:	79bb      	ldrb	r3, [r7, #6]
 8000b6e:	b21a      	sxth	r2, r3
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	021b      	lsls	r3, r3, #8
 8000b74:	b21b      	sxth	r3, r3
 8000b76:	4313      	orrs	r3, r2
 8000b78:	b21a      	sxth	r2, r3
 8000b7a:	4b33      	ldr	r3, [pc, #204]	@ (8000c48 <BMP280_CalibrationConstantsRead_I2C+0x120>)
 8000b7c:	801a      	strh	r2, [r3, #0]
  dig_T3 = calibrationConstantsRaw[4] | calibrationConstantsRaw[5] << 8;
 8000b7e:	7a3b      	ldrb	r3, [r7, #8]
 8000b80:	b21a      	sxth	r2, r3
 8000b82:	7a7b      	ldrb	r3, [r7, #9]
 8000b84:	021b      	lsls	r3, r3, #8
 8000b86:	b21b      	sxth	r3, r3
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	b21a      	sxth	r2, r3
 8000b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c4c <BMP280_CalibrationConstantsRead_I2C+0x124>)
 8000b8e:	801a      	strh	r2, [r3, #0]

  dig_P1 = calibrationConstantsRaw[6] | calibrationConstantsRaw[7] << 8;
 8000b90:	7abb      	ldrb	r3, [r7, #10]
 8000b92:	b21a      	sxth	r2, r3
 8000b94:	7afb      	ldrb	r3, [r7, #11]
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b21b      	sxth	r3, r3
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	b21b      	sxth	r3, r3
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c50 <BMP280_CalibrationConstantsRead_I2C+0x128>)
 8000ba2:	801a      	strh	r2, [r3, #0]
  dig_P2 = calibrationConstantsRaw[8] | calibrationConstantsRaw[9] << 8;
 8000ba4:	7b3b      	ldrb	r3, [r7, #12]
 8000ba6:	b21a      	sxth	r2, r3
 8000ba8:	7b7b      	ldrb	r3, [r7, #13]
 8000baa:	021b      	lsls	r3, r3, #8
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	b21a      	sxth	r2, r3
 8000bb2:	4b28      	ldr	r3, [pc, #160]	@ (8000c54 <BMP280_CalibrationConstantsRead_I2C+0x12c>)
 8000bb4:	801a      	strh	r2, [r3, #0]
  dig_P3 = calibrationConstantsRaw[10] | calibrationConstantsRaw[11] << 8;
 8000bb6:	7bbb      	ldrb	r3, [r7, #14]
 8000bb8:	b21a      	sxth	r2, r3
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b21a      	sxth	r2, r3
 8000bc4:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <BMP280_CalibrationConstantsRead_I2C+0x130>)
 8000bc6:	801a      	strh	r2, [r3, #0]
  dig_P4 = calibrationConstantsRaw[12] | calibrationConstantsRaw[13] << 8;
 8000bc8:	7c3b      	ldrb	r3, [r7, #16]
 8000bca:	b21a      	sxth	r2, r3
 8000bcc:	7c7b      	ldrb	r3, [r7, #17]
 8000bce:	021b      	lsls	r3, r3, #8
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	b21a      	sxth	r2, r3
 8000bd6:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <BMP280_CalibrationConstantsRead_I2C+0x134>)
 8000bd8:	801a      	strh	r2, [r3, #0]
  dig_P5 = calibrationConstantsRaw[14] | calibrationConstantsRaw[15] << 8;
 8000bda:	7cbb      	ldrb	r3, [r7, #18]
 8000bdc:	b21a      	sxth	r2, r3
 8000bde:	7cfb      	ldrb	r3, [r7, #19]
 8000be0:	021b      	lsls	r3, r3, #8
 8000be2:	b21b      	sxth	r3, r3
 8000be4:	4313      	orrs	r3, r2
 8000be6:	b21a      	sxth	r2, r3
 8000be8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <BMP280_CalibrationConstantsRead_I2C+0x138>)
 8000bea:	801a      	strh	r2, [r3, #0]
  dig_P6 = calibrationConstantsRaw[16] | calibrationConstantsRaw[17] << 8;
 8000bec:	7d3b      	ldrb	r3, [r7, #20]
 8000bee:	b21a      	sxth	r2, r3
 8000bf0:	7d7b      	ldrb	r3, [r7, #21]
 8000bf2:	021b      	lsls	r3, r3, #8
 8000bf4:	b21b      	sxth	r3, r3
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <BMP280_CalibrationConstantsRead_I2C+0x13c>)
 8000bfc:	801a      	strh	r2, [r3, #0]
  dig_P7 = calibrationConstantsRaw[18] | calibrationConstantsRaw[19] << 8;
 8000bfe:	7dbb      	ldrb	r3, [r7, #22]
 8000c00:	b21a      	sxth	r2, r3
 8000c02:	7dfb      	ldrb	r3, [r7, #23]
 8000c04:	021b      	lsls	r3, r3, #8
 8000c06:	b21b      	sxth	r3, r3
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	b21a      	sxth	r2, r3
 8000c0c:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <BMP280_CalibrationConstantsRead_I2C+0x140>)
 8000c0e:	801a      	strh	r2, [r3, #0]
  dig_P8 = calibrationConstantsRaw[20] | calibrationConstantsRaw[21] << 8;
 8000c10:	7e3b      	ldrb	r3, [r7, #24]
 8000c12:	b21a      	sxth	r2, r3
 8000c14:	7e7b      	ldrb	r3, [r7, #25]
 8000c16:	021b      	lsls	r3, r3, #8
 8000c18:	b21b      	sxth	r3, r3
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	b21a      	sxth	r2, r3
 8000c1e:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <BMP280_CalibrationConstantsRead_I2C+0x144>)
 8000c20:	801a      	strh	r2, [r3, #0]
  dig_P9 = calibrationConstantsRaw[22] | calibrationConstantsRaw[23] << 8;
 8000c22:	7ebb      	ldrb	r3, [r7, #26]
 8000c24:	b21a      	sxth	r2, r3
 8000c26:	7efb      	ldrb	r3, [r7, #27]
 8000c28:	021b      	lsls	r3, r3, #8
 8000c2a:	b21b      	sxth	r3, r3
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <BMP280_CalibrationConstantsRead_I2C+0x148>)
 8000c32:	801a      	strh	r2, [r3, #0]
} //@}
 8000c34:	bf00      	nop
 8000c36:	3720      	adds	r7, #32
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c3e:	b004      	add	sp, #16
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000204 	.word	0x20000204
 8000c48:	20000208 	.word	0x20000208
 8000c4c:	2000020a 	.word	0x2000020a
 8000c50:	20000206 	.word	0x20000206
 8000c54:	2000020c 	.word	0x2000020c
 8000c58:	2000020e 	.word	0x2000020e
 8000c5c:	20000210 	.word	0x20000210
 8000c60:	20000212 	.word	0x20000212
 8000c64:	20000214 	.word	0x20000214
 8000c68:	20000216 	.word	0x20000216
 8000c6c:	20000218 	.word	0x20000218
 8000c70:	2000021a 	.word	0x2000021a

08000c74 <BMP280_Init_I2C>:
                     uint8_t osrs_p,
                     uint8_t acq_mode,
                     uint8_t t_sb,
                     uint8_t filter_tc,
                     I2C_HandleTypeDef i2c_handle,
                     uint8_t device_address) {
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b097      	sub	sp, #92	@ 0x5c
 8000c78:	af12      	add	r7, sp, #72	@ 0x48
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	4608      	mov	r0, r1
 8000c7e:	4611      	mov	r1, r2
 8000c80:	461a      	mov	r2, r3
 8000c82:	4623      	mov	r3, r4
 8000c84:	71fb      	strb	r3, [r7, #7]
 8000c86:	4603      	mov	r3, r0
 8000c88:	71bb      	strb	r3, [r7, #6]
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	717b      	strb	r3, [r7, #5]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	713b      	strb	r3, [r7, #4]
  uint8_t writeBuffer, readBuffer; // Variables used for applying changes to
                                   // selected bits in device registers */
  HAL_StatusTypeDef status;

  // Reset the device
  writeBuffer = 0xB6;
 8000c92:	23b6      	movs	r3, #182	@ 0xb6
 8000c94:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 8000c96:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000c9a:	b299      	uxth	r1, r3
 8000c9c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca4:	9302      	str	r3, [sp, #8]
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	9301      	str	r3, [sp, #4]
 8000caa:	f107 030e 	add.w	r3, r7, #14
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	22e0      	movs	r2, #224	@ 0xe0
 8000cb4:	f001 fa4e 	bl	8002154 <HAL_I2C_Mem_Write>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_RESET,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  if (status != HAL_OK) {
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <BMP280_Init_I2C+0x52>
    return false;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e0a4      	b.n	8000e10 <BMP280_Init_I2C+0x19c>
  }
  HAL_Delay(100);
 8000cc6:	2064      	movs	r0, #100	@ 0x64
 8000cc8:	f000 fe46 	bl	8001958 <HAL_Delay>

  // Read device ID
  status = HAL_I2C_Mem_Read(&i2c_handle,
 8000ccc:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000cd0:	b299      	uxth	r1, r3
 8000cd2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	9302      	str	r3, [sp, #8]
 8000cdc:	2301      	movs	r3, #1
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	f107 030d 	add.w	r3, r7, #13
 8000ce4:	9300      	str	r3, [sp, #0]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	22d0      	movs	r2, #208	@ 0xd0
 8000cea:	f001 fb2d 	bl	8002348 <HAL_I2C_Mem_Read>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_ID,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (status != HAL_OK || readBuffer != 0x58) {
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <BMP280_Init_I2C+0x8a>
 8000cf8:	7b7b      	ldrb	r3, [r7, #13]
 8000cfa:	2b58      	cmp	r3, #88	@ 0x58
 8000cfc:	d001      	beq.n	8000d02 <BMP280_Init_I2C+0x8e>
    return false;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e086      	b.n	8000e10 <BMP280_Init_I2C+0x19c>
  }

  // Read calibration constants
  BMP280_CalibrationConstantsRead_I2C(i2c_handle, device_address);
 8000d02:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000d06:	9311      	str	r3, [sp, #68]	@ 0x44
 8000d08:	4668      	mov	r0, sp
 8000d0a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d0e:	2244      	movs	r2, #68	@ 0x44
 8000d10:	4619      	mov	r1, r3
 8000d12:	f007 f9a4 	bl	800805e <memcpy>
 8000d16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d1c:	f7ff ff04 	bl	8000b28 <BMP280_CalibrationConstantsRead_I2C>

  // Write timing and IIR data to config register
  writeBuffer = (t_sb << 5) | (filter_tc << 2);
 8000d20:	793b      	ldrb	r3, [r7, #4]
 8000d22:	015b      	lsls	r3, r3, #5
 8000d24:	b25a      	sxtb	r2, r3
 8000d26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	b25b      	sxtb	r3, r3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	b25b      	sxtb	r3, r3
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 8000d36:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000d3a:	b299      	uxth	r1, r3
 8000d3c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	9302      	str	r3, [sp, #8]
 8000d46:	2301      	movs	r3, #1
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	f107 030e 	add.w	r3, r7, #14
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2301      	movs	r3, #1
 8000d52:	22f5      	movs	r2, #245	@ 0xf5
 8000d54:	f001 f9fe 	bl	8002154 <HAL_I2C_Mem_Write>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_CONFIG,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  status = HAL_I2C_Mem_Read(&i2c_handle,
 8000d5c:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000d60:	b299      	uxth	r1, r3
 8000d62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	f107 030d 	add.w	r3, r7, #13
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	2301      	movs	r3, #1
 8000d78:	22f5      	movs	r2, #245	@ 0xf5
 8000d7a:	f001 fae5 	bl	8002348 <HAL_I2C_Mem_Read>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_CONFIG,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (readBuffer != writeBuffer || status != HAL_OK) {
 8000d82:	7b7a      	ldrb	r2, [r7, #13]
 8000d84:	7bbb      	ldrb	r3, [r7, #14]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d102      	bne.n	8000d90 <BMP280_Init_I2C+0x11c>
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <BMP280_Init_I2C+0x120>
    return false;
 8000d90:	2300      	movs	r3, #0
 8000d92:	e03d      	b.n	8000e10 <BMP280_Init_I2C+0x19c>
  }

  // Write oversampling and mode data to ctrl_meas register
  writeBuffer = (osrs_t << 5) | (osrs_p << 2) | (acq_mode << 0);
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	015b      	lsls	r3, r3, #5
 8000d98:	b25a      	sxtb	r2, r3
 8000d9a:	79bb      	ldrb	r3, [r7, #6]
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	b25b      	sxtb	r3, r3
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b25a      	sxtb	r2, r3
 8000da4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	b25b      	sxtb	r3, r3
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 8000db0:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000db4:	b299      	uxth	r1, r3
 8000db6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
 8000dbe:	9302      	str	r3, [sp, #8]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	f107 030e 	add.w	r3, r7, #14
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	2301      	movs	r3, #1
 8000dcc:	22f4      	movs	r2, #244	@ 0xf4
 8000dce:	f001 f9c1 	bl	8002154 <HAL_I2C_Mem_Write>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_CTRL_MEAS,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  status = HAL_I2C_Mem_Read(&i2c_handle,
 8000dd6:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000dda:	b299      	uxth	r1, r3
 8000ddc:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000de0:	f04f 33ff 	mov.w	r3, #4294967295
 8000de4:	9302      	str	r3, [sp, #8]
 8000de6:	2301      	movs	r3, #1
 8000de8:	9301      	str	r3, [sp, #4]
 8000dea:	f107 030d 	add.w	r3, r7, #13
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2301      	movs	r3, #1
 8000df2:	22f4      	movs	r2, #244	@ 0xf4
 8000df4:	f001 faa8 	bl	8002348 <HAL_I2C_Mem_Read>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_CTRL_MEAS,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (readBuffer != writeBuffer || status != HAL_OK) {
 8000dfc:	7b7a      	ldrb	r2, [r7, #13]
 8000dfe:	7bbb      	ldrb	r3, [r7, #14]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d102      	bne.n	8000e0a <BMP280_Init_I2C+0x196>
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <BMP280_Init_I2C+0x19a>
    return false;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	e000      	b.n	8000e10 <BMP280_Init_I2C+0x19c>
  }

  return true;
 8000e0e:	2301      	movs	r3, #1
} //@}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd90      	pop	{r4, r7, pc}

08000e18 <BMP280_Measure_I2C>:

  return true;
}

struct BMP280_Result BMP280_Measure_I2C(I2C_HandleTypeDef i2c_handle,
                                        uint8_t device_address) {
 8000e18:	b084      	sub	sp, #16
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b094      	sub	sp, #80	@ 0x50
 8000e1e:	af12      	add	r7, sp, #72	@ 0x48
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	f107 0014 	add.w	r0, r7, #20
 8000e26:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  if (BMP280_RawDataRead_I2C(i2c_handle, device_address) == HAL_OK) {
 8000e2a:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8000e2e:	9311      	str	r3, [sp, #68]	@ 0x44
 8000e30:	4668      	mov	r0, sp
 8000e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e36:	2244      	movs	r2, #68	@ 0x44
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f007 f910 	bl	800805e <memcpy>
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e44:	f000 f854 	bl	8000ef0 <BMP280_RawDataRead_I2C>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d130      	bne.n	8000eb0 <BMP280_Measure_I2C+0x98>
    if (rawTemperature == 0x800000) {
 8000e4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ee0 <BMP280_Measure_I2C+0xc8>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000e56:	d104      	bne.n	8000e62 <BMP280_Measure_I2C+0x4a>
      result.Temperature = 0; // value in case temp measurement was disabled
 8000e58:	4b22      	ldr	r3, [pc, #136]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000e5a:	f04f 0200 	mov.w	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	e016      	b.n	8000e90 <BMP280_Measure_I2C+0x78>
    } else {
      result.Temperature = (BMP280_calculate_T_int32(rawTemperature)) /
 8000e62:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee0 <BMP280_Measure_I2C+0xc8>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 f89c 	bl	8000fa4 <BMP280_calculate_T_int32>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fac8 	bl	8000404 <__aeabi_i2d>
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee8 <BMP280_Measure_I2C+0xd0>)
 8000e7a:	f7ff fc57 	bl	800072c <__aeabi_ddiv>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	460b      	mov	r3, r1
 8000e82:	4610      	mov	r0, r2
 8000e84:	4619      	mov	r1, r3
 8000e86:	f7ff fdff 	bl	8000a88 <__aeabi_d2f>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a15      	ldr	r2, [pc, #84]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000e8e:	6013      	str	r3, [r2, #0]
                           100.0; // as per datasheet, the temp is x100
    }

    if (rawPressure == 0x800000)
 8000e90:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <BMP280_Measure_I2C+0xd4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000e98:	d103      	bne.n	8000ea2 <BMP280_Measure_I2C+0x8a>
      result.Pressure = 0; // value in case temp measurement was disabled
 8000e9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000e9c:	f04f 0200 	mov.w	r2, #0
 8000ea0:	605a      	str	r2, [r3, #4]
      result.Pressure = (BME280_compensate_P_int32(
          rawPressure)); // as per datasheet, the pressure is Pa

#endif
    }
    return result;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000ea6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eaa:	e883 0003 	stmia.w	r3, {r0, r1}
 8000eae:	e00f      	b.n	8000ed0 <BMP280_Measure_I2C+0xb8>
  }

  // if the device is detached
  else {
    result.Temperature = result.Pressure = 0;
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	4a09      	ldr	r2, [pc, #36]	@ (8000ee4 <BMP280_Measure_I2C+0xcc>)
 8000ebe:	6013      	str	r3, [r2, #0]
    return noResult;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	605a      	str	r2, [r3, #4]
  }
}
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000eda:	b004      	add	sp, #16
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	200001f4 	.word	0x200001f4
 8000ee4:	200001fc 	.word	0x200001fc
 8000ee8:	40590000 	.word	0x40590000
 8000eec:	200001f8 	.word	0x200001f8

08000ef0 <BMP280_RawDataRead_I2C>:

static inline HAL_StatusTypeDef
BMP280_RawDataRead_I2C(I2C_HandleTypeDef i2c_handle, uint8_t device_address) {
 8000ef0:	b084      	sub	sp, #16
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b086      	sub	sp, #24
 8000ef6:	af04      	add	r7, sp, #16
 8000ef8:	f107 0c10 	add.w	ip, r7, #16
 8000efc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  HAL_StatusTypeDef status;
  uint8_t MeasurementStatus = {0}, RawData[6] = {0};
 8000f00:	2300      	movs	r3, #0
 8000f02:	71bb      	strb	r3, [r7, #6]
 8000f04:	2300      	movs	r3, #0
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	80bb      	strh	r3, [r7, #4]

  do {
    status = HAL_I2C_Mem_Read(&i2c_handle,
 8000f0c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000f10:	b299      	uxth	r1, r3
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	9302      	str	r3, [sp, #8]
 8000f18:	2301      	movs	r3, #1
 8000f1a:	9301      	str	r3, [sp, #4]
 8000f1c:	1dbb      	adds	r3, r7, #6
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	2301      	movs	r3, #1
 8000f22:	22f3      	movs	r2, #243	@ 0xf3
 8000f24:	f107 0010 	add.w	r0, r7, #16
 8000f28:	f001 fa0e 	bl	8002348 <HAL_I2C_Mem_Read>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	71fb      	strb	r3, [r7, #7]
                              BMP280_REG_STATUS,
                              1,
                              &MeasurementStatus,
                              1,
                              HAL_MAX_DELAY);
  } while (MeasurementStatus & 0b00001000);
 8000f30:	79bb      	ldrb	r3, [r7, #6]
 8000f32:	f003 0308 	and.w	r3, r3, #8
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1e8      	bne.n	8000f0c <BMP280_RawDataRead_I2C+0x1c>

  status = HAL_I2C_Mem_Read(&i2c_handle,
 8000f3a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000f3e:	b299      	uxth	r1, r3
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295
 8000f44:	9302      	str	r3, [sp, #8]
 8000f46:	2306      	movs	r3, #6
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2301      	movs	r3, #1
 8000f50:	22f7      	movs	r2, #247	@ 0xf7
 8000f52:	f107 0010 	add.w	r0, r7, #16
 8000f56:	f001 f9f7 	bl	8002348 <HAL_I2C_Mem_Read>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
                            1,
                            RawData,
                            6,
                            HAL_MAX_DELAY);

  rawTemperature = RawData[0] << 12 | RawData[1] << 4 | RawData[2] >> 4;
 8000f5e:	783b      	ldrb	r3, [r7, #0]
 8000f60:	031a      	lsls	r2, r3, #12
 8000f62:	787b      	ldrb	r3, [r7, #1]
 8000f64:	011b      	lsls	r3, r3, #4
 8000f66:	4313      	orrs	r3, r2
 8000f68:	78ba      	ldrb	r2, [r7, #2]
 8000f6a:	0912      	lsrs	r2, r2, #4
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	4a0a      	ldr	r2, [pc, #40]	@ (8000f9c <BMP280_RawDataRead_I2C+0xac>)
 8000f72:	6013      	str	r3, [r2, #0]
  rawPressure = RawData[3] << 12 | RawData[4] << 4 | RawData[5] >> 4;
 8000f74:	78fb      	ldrb	r3, [r7, #3]
 8000f76:	031a      	lsls	r2, r3, #12
 8000f78:	793b      	ldrb	r3, [r7, #4]
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	797a      	ldrb	r2, [r7, #5]
 8000f80:	0912      	lsrs	r2, r2, #4
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	4313      	orrs	r3, r2
 8000f86:	4a06      	ldr	r2, [pc, #24]	@ (8000fa0 <BMP280_RawDataRead_I2C+0xb0>)
 8000f88:	6013      	str	r3, [r2, #0]

  return status;
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f96:	b004      	add	sp, #16
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	200001f4 	.word	0x200001f4
 8000fa0:	200001f8 	.word	0x200001f8

08000fa4 <BMP280_calculate_T_int32>:

/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123”
   equals 51.23 DegC. t_fine carries fine temperature as global value
*/
int32_t t_fine;
static inline int32_t BMP280_calculate_T_int32(int32_t adc_T) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b087      	sub	sp, #28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  int32_t var1, var2, T;
  // compensate
  var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	10da      	asrs	r2, r3, #3
 8000fb0:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <BMP280_calculate_T_int32+0x70>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	4a17      	ldr	r2, [pc, #92]	@ (8001018 <BMP280_calculate_T_int32+0x74>)
 8000fba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fbe:	fb02 f303 	mul.w	r3, r2, r3
 8000fc2:	12db      	asrs	r3, r3, #11
 8000fc4:	617b      	str	r3, [r7, #20]
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	111b      	asrs	r3, r3, #4
 8000fca:	4a12      	ldr	r2, [pc, #72]	@ (8001014 <BMP280_calculate_T_int32+0x70>)
 8000fcc:	8812      	ldrh	r2, [r2, #0]
 8000fce:	1a9b      	subs	r3, r3, r2
            ((adc_T >> 4) - ((int32_t)dig_T1))) >>
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	1112      	asrs	r2, r2, #4
 8000fd4:	490f      	ldr	r1, [pc, #60]	@ (8001014 <BMP280_calculate_T_int32+0x70>)
 8000fd6:	8809      	ldrh	r1, [r1, #0]
 8000fd8:	1a52      	subs	r2, r2, r1
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000fda:	fb02 f303 	mul.w	r3, r2, r3
            ((adc_T >> 4) - ((int32_t)dig_T1))) >>
 8000fde:	131b      	asrs	r3, r3, #12
           12) *
          ((int32_t)dig_T3)) >>
 8000fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <BMP280_calculate_T_int32+0x78>)
 8000fe2:	f9b2 2000 	ldrsh.w	r2, [r2]
           12) *
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 8000fea:	139b      	asrs	r3, r3, #14
 8000fec:	613b      	str	r3, [r7, #16]
         14;
  t_fine = var1 + var2;
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <BMP280_calculate_T_int32+0x7c>)
 8000ff6:	6013      	str	r3, [r2, #0]
  T = (t_fine * 5 + 128) >> 8;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <BMP280_calculate_T_int32+0x7c>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	4413      	add	r3, r2
 8001002:	3380      	adds	r3, #128	@ 0x80
 8001004:	121b      	asrs	r3, r3, #8
 8001006:	60fb      	str	r3, [r7, #12]
  // calculate
  return T;
 8001008:	68fb      	ldr	r3, [r7, #12]
}
 800100a:	4618      	mov	r0, r3
 800100c:	371c      	adds	r7, #28
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	20000204 	.word	0x20000204
 8001018:	20000208 	.word	0x20000208
 800101c:	2000020a 	.word	0x2000020a
 8001020:	2000021c 	.word	0x2000021c

08001024 <vApplicationIdleHook>:

/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook(void) {
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  memory allocated by the kernel to any task that has since been deleted. */
  //  HAL_GPIO_TogglePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin);
  //  HAL_GPIO_TogglePin(ON_BOARD_LED_2_GPIO_Port, ON_BOARD_LED_2_Pin);
  // printf("idle task\r\n");
  //  vTaskDelay(pdMS_TO_TICKS(1000));
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr

08001030 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of USART2TxMutex */
  USART2TxMutexHandle = osMutexNew(&USART2TxMutex_attributes);
 8001034:	480b      	ldr	r0, [pc, #44]	@ (8001064 <MX_FREERTOS_Init+0x34>)
 8001036:	f003 f849 	bl	80040cc <osMutexNew>
 800103a:	4603      	mov	r3, r0
 800103c:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <MX_FREERTOS_Init+0x38>)
 800103e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of statusTask */
  statusTaskHandle = osThreadNew(vStatusTask, NULL, &statusTask_attributes);
 8001040:	4a0a      	ldr	r2, [pc, #40]	@ (800106c <MX_FREERTOS_Init+0x3c>)
 8001042:	2100      	movs	r1, #0
 8001044:	480a      	ldr	r0, [pc, #40]	@ (8001070 <MX_FREERTOS_Init+0x40>)
 8001046:	f002 ff69 	bl	8003f1c <osThreadNew>
 800104a:	4603      	mov	r3, r0
 800104c:	4a09      	ldr	r2, [pc, #36]	@ (8001074 <MX_FREERTOS_Init+0x44>)
 800104e:	6013      	str	r3, [r2, #0]

  /* creation of ledTask */
  ledTaskHandle = osThreadNew(vLedTask, NULL, &ledTask_attributes);
 8001050:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <MX_FREERTOS_Init+0x48>)
 8001052:	2100      	movs	r1, #0
 8001054:	4809      	ldr	r0, [pc, #36]	@ (800107c <MX_FREERTOS_Init+0x4c>)
 8001056:	f002 ff61 	bl	8003f1c <osThreadNew>
 800105a:	4603      	mov	r3, r0
 800105c:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <MX_FREERTOS_Init+0x50>)
 800105e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	08009d4c 	.word	0x08009d4c
 8001068:	20000230 	.word	0x20000230
 800106c:	08009d04 	.word	0x08009d04
 8001070:	08001085 	.word	0x08001085
 8001074:	20000228 	.word	0x20000228
 8001078:	08009d28 	.word	0x08009d28
 800107c:	08001125 	.word	0x08001125
 8001080:	2000022c 	.word	0x2000022c

08001084 <vStatusTask>:
 * @brief  Function implementing the statusTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_vStatusTask */
void vStatusTask(void *argument) {
 8001084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001086:	b099      	sub	sp, #100	@ 0x64
 8001088:	af14      	add	r7, sp, #80	@ 0x50
 800108a:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN vStatusTask */
  /* Infinite loop */
  while (true) {
    bmp280_result = BMP280_Measure_I2C(hi2c1, BMP280_DEVICE_ADDRESS_GND);
 800108c:	4e20      	ldr	r6, [pc, #128]	@ (8001110 <vStatusTask+0x8c>)
 800108e:	463d      	mov	r5, r7
 8001090:	4c20      	ldr	r4, [pc, #128]	@ (8001114 <vStatusTask+0x90>)
 8001092:	23ec      	movs	r3, #236	@ 0xec
 8001094:	9312      	str	r3, [sp, #72]	@ 0x48
 8001096:	4668      	mov	r0, sp
 8001098:	f104 030c 	add.w	r3, r4, #12
 800109c:	2248      	movs	r2, #72	@ 0x48
 800109e:	4619      	mov	r1, r3
 80010a0:	f006 ffdd 	bl	800805e <memcpy>
 80010a4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80010a8:	4628      	mov	r0, r5
 80010aa:	f7ff feb5 	bl	8000e18 <BMP280_Measure_I2C>
 80010ae:	4632      	mov	r2, r6
 80010b0:	463b      	mov	r3, r7
 80010b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010b6:	e882 0003 	stmia.w	r2, {r0, r1}

    if (osMutexAcquire(USART2TxMutexHandle, osWaitForever) == osOK) {
 80010ba:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <vStatusTask+0x94>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f04f 31ff 	mov.w	r1, #4294967295
 80010c2:	4618      	mov	r0, r3
 80010c4:	f003 f89c 	bl	8004200 <osMutexAcquire>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d11c      	bne.n	8001108 <vStatusTask+0x84>
      printf("Pressure\tTemperature\r\n");
 80010ce:	4813      	ldr	r0, [pc, #76]	@ (800111c <vStatusTask+0x98>)
 80010d0:	f006 fe02 	bl	8007cd8 <puts>
      printf("%f\t%f\r\n", bmp280_result.Pressure, bmp280_result.Temperature);
 80010d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <vStatusTask+0x8c>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f9a5 	bl	8000428 <__aeabi_f2d>
 80010de:	4604      	mov	r4, r0
 80010e0:	460d      	mov	r5, r1
 80010e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <vStatusTask+0x8c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff f99e 	bl	8000428 <__aeabi_f2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	e9cd 2300 	strd	r2, r3, [sp]
 80010f4:	4622      	mov	r2, r4
 80010f6:	462b      	mov	r3, r5
 80010f8:	4809      	ldr	r0, [pc, #36]	@ (8001120 <vStatusTask+0x9c>)
 80010fa:	f006 fd85 	bl	8007c08 <iprintf>
      osMutexRelease(USART2TxMutexHandle);
 80010fe:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <vStatusTask+0x94>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f003 f8da 	bl	80042bc <osMutexRelease>
    }
    osDelay(20);
 8001108:	2014      	movs	r0, #20
 800110a:	f002 ffb1 	bl	8004070 <osDelay>
    bmp280_result = BMP280_Measure_I2C(hi2c1, BMP280_DEVICE_ADDRESS_GND);
 800110e:	e7bd      	b.n	800108c <vStatusTask+0x8>
 8001110:	20000220 	.word	0x20000220
 8001114:	20000234 	.word	0x20000234
 8001118:	20000230 	.word	0x20000230
 800111c:	08009cb4 	.word	0x08009cb4
 8001120:	08009ccc 	.word	0x08009ccc

08001124 <vLedTask>:
 * @brief Function implementing the ledTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_vLedTask */
void vLedTask(void *argument) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vLedTask */
  /* Infinite loop */
  while (true) {
    HAL_GPIO_TogglePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin);
 800112c:	2104      	movs	r1, #4
 800112e:	4807      	ldr	r0, [pc, #28]	@ (800114c <vLedTask+0x28>)
 8001130:	f000 feb2 	bl	8001e98 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(ON_BOARD_LED_2_GPIO_Port, ON_BOARD_LED_2_Pin);
 8001134:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001138:	4805      	ldr	r0, [pc, #20]	@ (8001150 <vLedTask+0x2c>)
 800113a:	f000 fead 	bl	8001e98 <HAL_GPIO_TogglePin>
    osDelay(1000);
 800113e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001142:	f002 ff95 	bl	8004070 <osDelay>
    HAL_GPIO_TogglePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin);
 8001146:	bf00      	nop
 8001148:	e7f0      	b.n	800112c <vLedTask+0x8>
 800114a:	bf00      	nop
 800114c:	40010c00 	.word	0x40010c00
 8001150:	40011000 	.word	0x40011000

08001154 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001168:	4b38      	ldr	r3, [pc, #224]	@ (800124c <MX_GPIO_Init+0xf8>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a37      	ldr	r2, [pc, #220]	@ (800124c <MX_GPIO_Init+0xf8>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b35      	ldr	r3, [pc, #212]	@ (800124c <MX_GPIO_Init+0xf8>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001180:	4b32      	ldr	r3, [pc, #200]	@ (800124c <MX_GPIO_Init+0xf8>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a31      	ldr	r2, [pc, #196]	@ (800124c <MX_GPIO_Init+0xf8>)
 8001186:	f043 0320 	orr.w	r3, r3, #32
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b2f      	ldr	r3, [pc, #188]	@ (800124c <MX_GPIO_Init+0xf8>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0320 	and.w	r3, r3, #32
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	4b2c      	ldr	r3, [pc, #176]	@ (800124c <MX_GPIO_Init+0xf8>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a2b      	ldr	r2, [pc, #172]	@ (800124c <MX_GPIO_Init+0xf8>)
 800119e:	f043 0304 	orr.w	r3, r3, #4
 80011a2:	6193      	str	r3, [r2, #24]
 80011a4:	4b29      	ldr	r3, [pc, #164]	@ (800124c <MX_GPIO_Init+0xf8>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b26      	ldr	r3, [pc, #152]	@ (800124c <MX_GPIO_Init+0xf8>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a25      	ldr	r2, [pc, #148]	@ (800124c <MX_GPIO_Init+0xf8>)
 80011b6:	f043 0308 	orr.w	r3, r3, #8
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b23      	ldr	r3, [pc, #140]	@ (800124c <MX_GPIO_Init+0xf8>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_BOARD_LED_2_GPIO_Port, ON_BOARD_LED_2_Pin, GPIO_PIN_RESET);
 80011c8:	2200      	movs	r2, #0
 80011ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011ce:	4820      	ldr	r0, [pc, #128]	@ (8001250 <MX_GPIO_Init+0xfc>)
 80011d0:	f000 fe4a 	bl	8001e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2104      	movs	r1, #4
 80011d8:	481e      	ldr	r0, [pc, #120]	@ (8001254 <MX_GPIO_Init+0x100>)
 80011da:	f000 fe45 	bl	8001e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_BOARD_LED_2_Pin;
 80011de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ON_BOARD_LED_2_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 0310 	add.w	r3, r7, #16
 80011f4:	4619      	mov	r1, r3
 80011f6:	4816      	ldr	r0, [pc, #88]	@ (8001250 <MX_GPIO_Init+0xfc>)
 80011f8:	f000 fcb2 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80011fc:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 8001200:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001202:	2303      	movs	r3, #3
 8001204:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 0310 	add.w	r3, r7, #16
 800120a:	4619      	mov	r1, r3
 800120c:	4812      	ldr	r0, [pc, #72]	@ (8001258 <MX_GPIO_Init+0x104>)
 800120e:	f000 fca7 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001212:	f64f 733b 	movw	r3, #65339	@ 0xff3b
 8001216:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001218:	2303      	movs	r3, #3
 800121a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	4619      	mov	r1, r3
 8001222:	480c      	ldr	r0, [pc, #48]	@ (8001254 <MX_GPIO_Init+0x100>)
 8001224:	f000 fc9c 	bl	8001b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_BOARD_LED_1_Pin;
 8001228:	2304      	movs	r3, #4
 800122a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2302      	movs	r3, #2
 8001236:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ON_BOARD_LED_1_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	4619      	mov	r1, r3
 800123e:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_GPIO_Init+0x100>)
 8001240:	f000 fc8e 	bl	8001b60 <HAL_GPIO_Init>

}
 8001244:	bf00      	nop
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40021000 	.word	0x40021000
 8001250:	40011000 	.word	0x40011000
 8001254:	40010c00 	.word	0x40010c00
 8001258:	40010800 	.word	0x40010800

0800125c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001262:	4a13      	ldr	r2, [pc, #76]	@ (80012b0 <MX_I2C1_Init+0x54>)
 8001264:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001268:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <MX_I2C1_Init+0x58>)
 800126a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_I2C1_Init+0x50>)
 800127a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800127e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001292:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <MX_I2C1_Init+0x50>)
 800129a:	f000 fe17 	bl	8001ecc <HAL_I2C_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a4:	f000 f8e4 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000234 	.word	0x20000234
 80012b0:	40005400 	.word	0x40005400
 80012b4:	000186a0 	.word	0x000186a0

080012b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 0310 	add.w	r3, r7, #16
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a15      	ldr	r2, [pc, #84]	@ (8001328 <HAL_I2C_MspInit+0x70>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d123      	bne.n	8001320 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d8:	4b14      	ldr	r3, [pc, #80]	@ (800132c <HAL_I2C_MspInit+0x74>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	4a13      	ldr	r2, [pc, #76]	@ (800132c <HAL_I2C_MspInit+0x74>)
 80012de:	f043 0308 	orr.w	r3, r3, #8
 80012e2:	6193      	str	r3, [r2, #24]
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <HAL_I2C_MspInit+0x74>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	f003 0308 	and.w	r3, r3, #8
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012f0:	23c0      	movs	r3, #192	@ 0xc0
 80012f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f4:	2312      	movs	r3, #18
 80012f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012f8:	2303      	movs	r3, #3
 80012fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fc:	f107 0310 	add.w	r3, r7, #16
 8001300:	4619      	mov	r1, r3
 8001302:	480b      	ldr	r0, [pc, #44]	@ (8001330 <HAL_I2C_MspInit+0x78>)
 8001304:	f000 fc2c 	bl	8001b60 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001308:	4b08      	ldr	r3, [pc, #32]	@ (800132c <HAL_I2C_MspInit+0x74>)
 800130a:	69db      	ldr	r3, [r3, #28]
 800130c:	4a07      	ldr	r2, [pc, #28]	@ (800132c <HAL_I2C_MspInit+0x74>)
 800130e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001312:	61d3      	str	r3, [r2, #28]
 8001314:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_I2C_MspInit+0x74>)
 8001316:	69db      	ldr	r3, [r3, #28]
 8001318:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40005400 	.word	0x40005400
 800132c:	40021000 	.word	0x40021000
 8001330:	40010c00 	.word	0x40010c00

08001334 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b098      	sub	sp, #96	@ 0x60
 8001338:	af18      	add	r7, sp, #96	@ 0x60

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 800133a:	f000 fadb 	bl	80018f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133e:	f000 f827 	bl	8001390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001342:	f7ff ff07 	bl	8001154 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001346:	f7ff ff89 	bl	800125c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800134a:	f000 fa39 	bl	80017c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("System initializing\r\n");
 800134e:	480e      	ldr	r0, [pc, #56]	@ (8001388 <main+0x54>)
 8001350:	f006 fcc2 	bl	8007cd8 <puts>
  BMP280_Init_I2C(BMP280_VAL_CTRL_MEAS_OSRS_T_1,
 8001354:	23ec      	movs	r3, #236	@ 0xec
 8001356:	9316      	str	r3, [sp, #88]	@ 0x58
 8001358:	4a0c      	ldr	r2, [pc, #48]	@ (800138c <main+0x58>)
 800135a:	ab01      	add	r3, sp, #4
 800135c:	4611      	mov	r1, r2
 800135e:	2254      	movs	r2, #84	@ 0x54
 8001360:	4618      	mov	r0, r3
 8001362:	f006 fe7c 	bl	800805e <memcpy>
 8001366:	2300      	movs	r3, #0
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2300      	movs	r3, #0
 800136c:	2203      	movs	r2, #3
 800136e:	2101      	movs	r1, #1
 8001370:	2001      	movs	r0, #1
 8001372:	f7ff fc7f 	bl	8000c74 <BMP280_Init_I2C>
                  hi2c1,
                  BMP280_DEVICE_ADDRESS_GND);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001376:	f002 fd6b 	bl	8003e50 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800137a:	f7ff fe59 	bl	8001030 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800137e:	f002 fd99 	bl	8003eb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (true) {
 8001382:	bf00      	nop
 8001384:	e7fd      	b.n	8001382 <main+0x4e>
 8001386:	bf00      	nop
 8001388:	08009cd4 	.word	0x08009cd4
 800138c:	20000234 	.word	0x20000234

08001390 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b090      	sub	sp, #64	@ 0x40
 8001394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001396:	f107 0318 	add.w	r3, r7, #24
 800139a:	2228      	movs	r2, #40	@ 0x28
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f006 fd7a 	bl	8007e98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b2:	2301      	movs	r3, #1
 80013b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c0:	2301      	movs	r3, #1
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	2302      	movs	r3, #2
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80013d4:	f107 0318 	add.w	r3, r7, #24
 80013d8:	4618      	mov	r0, r3
 80013da:	f001 fdd1 	bl	8002f80 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x58>
    Error_Handler();
 80013e4:	f000 f844 	bl	8001470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80013e8:	230f      	movs	r3, #15
 80013ea:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2302      	movs	r3, #2
 80013ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2102      	movs	r1, #2
 8001402:	4618      	mov	r0, r3
 8001404:	f002 f83e 	bl	8003484 <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x82>
    Error_Handler();
 800140e:	f000 f82f 	bl	8001470 <Error_Handler>
  }
}
 8001412:	bf00      	nop
 8001414:	3740      	adds	r7, #64	@ 0x40
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <__io_putchar>:
/* USER CODE BEGIN 4 */

/**
 * @brief putchar() override - redirect printf to USART2
 */
int __io_putchar(int ch) {
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  while (!(USART2->SR & 0x0080)) { // wait until TX data register empty
 8001424:	e000      	b.n	8001428 <__io_putchar+0xc>
    asm("nop");
 8001426:	bf00      	nop
  while (!(USART2->SR & 0x0080)) { // wait until TX data register empty
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <__io_putchar+0x2c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f8      	beq.n	8001426 <__io_putchar+0xa>
  }
  USART2->DR = (ch & 0xFF); // write data to TX register
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a04      	ldr	r2, [pc, #16]	@ (8001448 <__io_putchar+0x2c>)
 8001438:	b2db      	uxtb	r3, r3
 800143a:	6053      	str	r3, [r2, #4]
  return ch;
 800143c:	687b      	ldr	r3, [r7, #4]
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40004400 	.word	0x40004400

0800144c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a04      	ldr	r2, [pc, #16]	@ (800146c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d101      	bne.n	8001462 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800145e:	f000 fa5f 	bl	8001920 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40000800 	.word	0x40000800

08001470 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
}
 8001476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <Error_Handler+0x8>

0800147c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001482:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <HAL_MspInit+0x68>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <HAL_MspInit+0x68>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	6193      	str	r3, [r2, #24]
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_MspInit+0x68>)
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <HAL_MspInit+0x68>)
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	4a11      	ldr	r2, [pc, #68]	@ (80014e4 <HAL_MspInit+0x68>)
 80014a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a4:	61d3      	str	r3, [r2, #28]
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <HAL_MspInit+0x68>)
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	210f      	movs	r1, #15
 80014b6:	f06f 0001 	mvn.w	r0, #1
 80014ba:	f000 fb26 	bl	8001b0a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014be:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <HAL_MspInit+0x6c>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <HAL_MspInit+0x6c>)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010000 	.word	0x40010000

080014ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08e      	sub	sp, #56	@ 0x38
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80014f4:	2300      	movs	r3, #0
 80014f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80014fc:	2300      	movs	r3, #0
 80014fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001502:	4b34      	ldr	r3, [pc, #208]	@ (80015d4 <HAL_InitTick+0xe8>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a33      	ldr	r2, [pc, #204]	@ (80015d4 <HAL_InitTick+0xe8>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	61d3      	str	r3, [r2, #28]
 800150e:	4b31      	ldr	r3, [pc, #196]	@ (80015d4 <HAL_InitTick+0xe8>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800151a:	f107 0210 	add.w	r2, r7, #16
 800151e:	f107 0314 	add.w	r3, r7, #20
 8001522:	4611      	mov	r1, r2
 8001524:	4618      	mov	r0, r3
 8001526:	f002 f91d 	bl	8003764 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800152e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001530:	2b00      	cmp	r3, #0
 8001532:	d103      	bne.n	800153c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001534:	f002 f8ee 	bl	8003714 <HAL_RCC_GetPCLK1Freq>
 8001538:	6378      	str	r0, [r7, #52]	@ 0x34
 800153a:	e004      	b.n	8001546 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800153c:	f002 f8ea 	bl	8003714 <HAL_RCC_GetPCLK1Freq>
 8001540:	4603      	mov	r3, r0
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001548:	4a23      	ldr	r2, [pc, #140]	@ (80015d8 <HAL_InitTick+0xec>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	0c9b      	lsrs	r3, r3, #18
 8001550:	3b01      	subs	r3, #1
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001554:	4b21      	ldr	r3, [pc, #132]	@ (80015dc <HAL_InitTick+0xf0>)
 8001556:	4a22      	ldr	r2, [pc, #136]	@ (80015e0 <HAL_InitTick+0xf4>)
 8001558:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800155a:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <HAL_InitTick+0xf0>)
 800155c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001560:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001562:	4a1e      	ldr	r2, [pc, #120]	@ (80015dc <HAL_InitTick+0xf0>)
 8001564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001566:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001568:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <HAL_InitTick+0xf0>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156e:	4b1b      	ldr	r3, [pc, #108]	@ (80015dc <HAL_InitTick+0xf0>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001574:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <HAL_InitTick+0xf0>)
 8001576:	2200      	movs	r2, #0
 8001578:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800157a:	4818      	ldr	r0, [pc, #96]	@ (80015dc <HAL_InitTick+0xf0>)
 800157c:	f002 f940 	bl	8003800 <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001586:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800158a:	2b00      	cmp	r3, #0
 800158c:	d11b      	bne.n	80015c6 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800158e:	4813      	ldr	r0, [pc, #76]	@ (80015dc <HAL_InitTick+0xf0>)
 8001590:	f002 f98e 	bl	80038b0 <HAL_TIM_Base_Start_IT>
 8001594:	4603      	mov	r3, r0
 8001596:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800159a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d111      	bne.n	80015c6 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80015a2:	201e      	movs	r0, #30
 80015a4:	f000 facd 	bl	8001b42 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b0f      	cmp	r3, #15
 80015ac:	d808      	bhi.n	80015c0 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80015ae:	2200      	movs	r2, #0
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	201e      	movs	r0, #30
 80015b4:	f000 faa9 	bl	8001b0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015b8:	4a0a      	ldr	r2, [pc, #40]	@ (80015e4 <HAL_InitTick+0xf8>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6013      	str	r3, [r2, #0]
 80015be:	e002      	b.n	80015c6 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3738      	adds	r7, #56	@ 0x38
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40021000 	.word	0x40021000
 80015d8:	431bde83 	.word	0x431bde83
 80015dc:	20000288 	.word	0x20000288
 80015e0:	40000800 	.word	0x40000800
 80015e4:	20000004 	.word	0x20000004

080015e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <NMI_Handler+0x4>

080015f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <HardFault_Handler+0x4>

080015f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <MemManage_Handler+0x4>

08001600 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001604:	bf00      	nop
 8001606:	e7fd      	b.n	8001604 <BusFault_Handler+0x4>

08001608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800160c:	bf00      	nop
 800160e:	e7fd      	b.n	800160c <UsageFault_Handler+0x4>

08001610 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr

0800161c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001620:	4802      	ldr	r0, [pc, #8]	@ (800162c <TIM4_IRQHandler+0x10>)
 8001622:	f002 f997 	bl	8003954 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000288 	.word	0x20000288

08001630 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return 1;
 8001634:	2301      	movs	r3, #1
}
 8001636:	4618      	mov	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <_kill>:

int _kill(int pid, int sig)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001648:	f006 fcce 	bl	8007fe8 <__errno>
 800164c:	4603      	mov	r3, r0
 800164e:	2216      	movs	r2, #22
 8001650:	601a      	str	r2, [r3, #0]
  return -1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <_exit>:

void _exit (int status)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001666:	f04f 31ff 	mov.w	r1, #4294967295
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ffe7 	bl	800163e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <_exit+0x12>

08001674 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	e00a      	b.n	800169c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001686:	f3af 8000 	nop.w
 800168a:	4601      	mov	r1, r0
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	60ba      	str	r2, [r7, #8]
 8001692:	b2ca      	uxtb	r2, r1
 8001694:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	3301      	adds	r3, #1
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	dbf0      	blt.n	8001686 <_read+0x12>
  }

  return len;
 80016a4:	687b      	ldr	r3, [r7, #4]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	b086      	sub	sp, #24
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	60f8      	str	r0, [r7, #12]
 80016b6:	60b9      	str	r1, [r7, #8]
 80016b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	e009      	b.n	80016d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	60ba      	str	r2, [r7, #8]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fea7 	bl	800141c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	429a      	cmp	r2, r3
 80016da:	dbf1      	blt.n	80016c0 <_write+0x12>
  }
  return len;
 80016dc:	687b      	ldr	r3, [r7, #4]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <_close>:

int _close(int file)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800170c:	605a      	str	r2, [r3, #4]
  return 0;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr

0800171a <_isatty>:

int _isatty(int file)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800172e:	b480      	push	{r7}
 8001730:	b085      	sub	sp, #20
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800173a:	2300      	movs	r3, #0
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr
	...

08001748 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001750:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <_sbrk+0x5c>)
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <_sbrk+0x60>)
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800175c:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <_sbrk+0x64>)
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <_sbrk+0x68>)
 8001768:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <_sbrk+0x64>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	429a      	cmp	r2, r3
 8001776:	d207      	bcs.n	8001788 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001778:	f006 fc36 	bl	8007fe8 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	220c      	movs	r2, #12
 8001780:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	e009      	b.n	800179c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001788:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178e:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <_sbrk+0x64>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	4a05      	ldr	r2, [pc, #20]	@ (80017ac <_sbrk+0x64>)
 8001798:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20005000 	.word	0x20005000
 80017a8:	00000400 	.word	0x00000400
 80017ac:	200002d0 	.word	0x200002d0
 80017b0:	20001e50 	.word	0x20001e50

080017b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr

080017c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017c4:	4b11      	ldr	r3, [pc, #68]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017c6:	4a12      	ldr	r2, [pc, #72]	@ (8001810 <MX_USART2_UART_Init+0x50>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ca:	4b10      	ldr	r3, [pc, #64]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b09      	ldr	r3, [pc, #36]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b06      	ldr	r3, [pc, #24]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <MX_USART2_UART_Init+0x4c>)
 80017f8:	f002 fa4c 	bl	8003c94 <HAL_UART_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001802:	f7ff fe35 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200002d4 	.word	0x200002d4
 8001810:	40004400 	.word	0x40004400

08001814 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a1b      	ldr	r2, [pc, #108]	@ (800189c <HAL_UART_MspInit+0x88>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d12f      	bne.n	8001894 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 8001836:	69db      	ldr	r3, [r3, #28]
 8001838:	4a19      	ldr	r2, [pc, #100]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 800183a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800183e:	61d3      	str	r3, [r2, #28]
 8001840:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184c:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	4a13      	ldr	r2, [pc, #76]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 8001852:	f043 0304 	orr.w	r3, r3, #4
 8001856:	6193      	str	r3, [r2, #24]
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_UART_MspInit+0x8c>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001864:	2304      	movs	r3, #4
 8001866:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800186c:	2303      	movs	r3, #3
 800186e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	4619      	mov	r1, r3
 8001876:	480b      	ldr	r0, [pc, #44]	@ (80018a4 <HAL_UART_MspInit+0x90>)
 8001878:	f000 f972 	bl	8001b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800187c:	2308      	movs	r3, #8
 800187e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4619      	mov	r1, r3
 800188e:	4805      	ldr	r0, [pc, #20]	@ (80018a4 <HAL_UART_MspInit+0x90>)
 8001890:	f000 f966 	bl	8001b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001894:	bf00      	nop
 8001896:	3720      	adds	r7, #32
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40004400 	.word	0x40004400
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010800 	.word	0x40010800

080018a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018a8:	f7ff ff84 	bl	80017b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018ac:	480b      	ldr	r0, [pc, #44]	@ (80018dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ae:	490c      	ldr	r1, [pc, #48]	@ (80018e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018b0:	4a0c      	ldr	r2, [pc, #48]	@ (80018e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b4:	e002      	b.n	80018bc <LoopCopyDataInit>

080018b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ba:	3304      	adds	r3, #4

080018bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c0:	d3f9      	bcc.n	80018b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c2:	4a09      	ldr	r2, [pc, #36]	@ (80018e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018c4:	4c09      	ldr	r4, [pc, #36]	@ (80018ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c8:	e001      	b.n	80018ce <LoopFillZerobss>

080018ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018cc:	3204      	adds	r2, #4

080018ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d0:	d3fb      	bcc.n	80018ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018d2:	f006 fb8f 	bl	8007ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018d6:	f7ff fd2d 	bl	8001334 <main>
  bx lr
 80018da:	4770      	bx	lr
  ldr r0, =_sdata
 80018dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80018e4:	0800a108 	.word	0x0800a108
  ldr r2, =_sbss
 80018e8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80018ec:	20001e4c 	.word	0x20001e4c

080018f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018f0:	e7fe      	b.n	80018f0 <ADC1_2_IRQHandler>
	...

080018f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <HAL_Init+0x28>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a07      	ldr	r2, [pc, #28]	@ (800191c <HAL_Init+0x28>)
 80018fe:	f043 0310 	orr.w	r3, r3, #16
 8001902:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001904:	2003      	movs	r0, #3
 8001906:	f000 f8f5 	bl	8001af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800190a:	200f      	movs	r0, #15
 800190c:	f7ff fdee 	bl	80014ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001910:	f7ff fdb4 	bl	800147c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40022000 	.word	0x40022000

08001920 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <HAL_IncTick+0x1c>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	4b05      	ldr	r3, [pc, #20]	@ (8001940 <HAL_IncTick+0x20>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4413      	add	r3, r2
 8001930:	4a03      	ldr	r2, [pc, #12]	@ (8001940 <HAL_IncTick+0x20>)
 8001932:	6013      	str	r3, [r2, #0]
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	20000008 	.word	0x20000008
 8001940:	2000031c 	.word	0x2000031c

08001944 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return uwTick;
 8001948:	4b02      	ldr	r3, [pc, #8]	@ (8001954 <HAL_GetTick+0x10>)
 800194a:	681b      	ldr	r3, [r3, #0]
}
 800194c:	4618      	mov	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	2000031c 	.word	0x2000031c

08001958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001960:	f7ff fff0 	bl	8001944 <HAL_GetTick>
 8001964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001970:	d005      	beq.n	800197e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001972:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <HAL_Delay+0x44>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4413      	add	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800197e:	bf00      	nop
 8001980:	f7ff ffe0 	bl	8001944 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	429a      	cmp	r2, r3
 800198e:	d8f7      	bhi.n	8001980 <HAL_Delay+0x28>
  {
  }
}
 8001990:	bf00      	nop
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000008 	.word	0x20000008

080019a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019bc:	4013      	ands	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d2:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60d3      	str	r3, [r2, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <__NVIC_GetPriorityGrouping+0x18>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	0a1b      	lsrs	r3, r3, #8
 80019f2:	f003 0307 	and.w	r3, r3, #7
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	db0b      	blt.n	8001a2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f003 021f 	and.w	r2, r3, #31
 8001a1c:	4906      	ldr	r1, [pc, #24]	@ (8001a38 <__NVIC_EnableIRQ+0x34>)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	2001      	movs	r0, #1
 8001a26:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	@ (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff4f 	bl	80019a0 <__NVIC_SetPriorityGrouping>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4603      	mov	r3, r0
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1c:	f7ff ff64 	bl	80019e8 <__NVIC_GetPriorityGrouping>
 8001b20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	6978      	ldr	r0, [r7, #20]
 8001b28:	f7ff ffb2 	bl	8001a90 <NVIC_EncodePriority>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff81 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff57 	bl	8001a04 <__NVIC_EnableIRQ>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b08b      	sub	sp, #44	@ 0x2c
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b72:	e169      	b.n	8001e48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b74:	2201      	movs	r2, #1
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	f040 8158 	bne.w	8001e42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4a9a      	ldr	r2, [pc, #616]	@ (8001e00 <HAL_GPIO_Init+0x2a0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d05e      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001b9c:	4a98      	ldr	r2, [pc, #608]	@ (8001e00 <HAL_GPIO_Init+0x2a0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d875      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001ba2:	4a98      	ldr	r2, [pc, #608]	@ (8001e04 <HAL_GPIO_Init+0x2a4>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d058      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001ba8:	4a96      	ldr	r2, [pc, #600]	@ (8001e04 <HAL_GPIO_Init+0x2a4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d86f      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bae:	4a96      	ldr	r2, [pc, #600]	@ (8001e08 <HAL_GPIO_Init+0x2a8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d052      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bb4:	4a94      	ldr	r2, [pc, #592]	@ (8001e08 <HAL_GPIO_Init+0x2a8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d869      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bba:	4a94      	ldr	r2, [pc, #592]	@ (8001e0c <HAL_GPIO_Init+0x2ac>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d04c      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bc0:	4a92      	ldr	r2, [pc, #584]	@ (8001e0c <HAL_GPIO_Init+0x2ac>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d863      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bc6:	4a92      	ldr	r2, [pc, #584]	@ (8001e10 <HAL_GPIO_Init+0x2b0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d046      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
 8001bcc:	4a90      	ldr	r2, [pc, #576]	@ (8001e10 <HAL_GPIO_Init+0x2b0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d85d      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bd2:	2b12      	cmp	r3, #18
 8001bd4:	d82a      	bhi.n	8001c2c <HAL_GPIO_Init+0xcc>
 8001bd6:	2b12      	cmp	r3, #18
 8001bd8:	d859      	bhi.n	8001c8e <HAL_GPIO_Init+0x12e>
 8001bda:	a201      	add	r2, pc, #4	@ (adr r2, 8001be0 <HAL_GPIO_Init+0x80>)
 8001bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be0:	08001c5b 	.word	0x08001c5b
 8001be4:	08001c35 	.word	0x08001c35
 8001be8:	08001c47 	.word	0x08001c47
 8001bec:	08001c89 	.word	0x08001c89
 8001bf0:	08001c8f 	.word	0x08001c8f
 8001bf4:	08001c8f 	.word	0x08001c8f
 8001bf8:	08001c8f 	.word	0x08001c8f
 8001bfc:	08001c8f 	.word	0x08001c8f
 8001c00:	08001c8f 	.word	0x08001c8f
 8001c04:	08001c8f 	.word	0x08001c8f
 8001c08:	08001c8f 	.word	0x08001c8f
 8001c0c:	08001c8f 	.word	0x08001c8f
 8001c10:	08001c8f 	.word	0x08001c8f
 8001c14:	08001c8f 	.word	0x08001c8f
 8001c18:	08001c8f 	.word	0x08001c8f
 8001c1c:	08001c8f 	.word	0x08001c8f
 8001c20:	08001c8f 	.word	0x08001c8f
 8001c24:	08001c3d 	.word	0x08001c3d
 8001c28:	08001c51 	.word	0x08001c51
 8001c2c:	4a79      	ldr	r2, [pc, #484]	@ (8001e14 <HAL_GPIO_Init+0x2b4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d013      	beq.n	8001c5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c32:	e02c      	b.n	8001c8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	623b      	str	r3, [r7, #32]
          break;
 8001c3a:	e029      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	3304      	adds	r3, #4
 8001c42:	623b      	str	r3, [r7, #32]
          break;
 8001c44:	e024      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	3308      	adds	r3, #8
 8001c4c:	623b      	str	r3, [r7, #32]
          break;
 8001c4e:	e01f      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	330c      	adds	r3, #12
 8001c56:	623b      	str	r3, [r7, #32]
          break;
 8001c58:	e01a      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d102      	bne.n	8001c68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c62:	2304      	movs	r3, #4
 8001c64:	623b      	str	r3, [r7, #32]
          break;
 8001c66:	e013      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d105      	bne.n	8001c7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c70:	2308      	movs	r3, #8
 8001c72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	611a      	str	r2, [r3, #16]
          break;
 8001c7a:	e009      	b.n	8001c90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69fa      	ldr	r2, [r7, #28]
 8001c84:	615a      	str	r2, [r3, #20]
          break;
 8001c86:	e003      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	623b      	str	r3, [r7, #32]
          break;
 8001c8c:	e000      	b.n	8001c90 <HAL_GPIO_Init+0x130>
          break;
 8001c8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	2bff      	cmp	r3, #255	@ 0xff
 8001c94:	d801      	bhi.n	8001c9a <HAL_GPIO_Init+0x13a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	e001      	b.n	8001c9e <HAL_GPIO_Init+0x13e>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	2bff      	cmp	r3, #255	@ 0xff
 8001ca4:	d802      	bhi.n	8001cac <HAL_GPIO_Init+0x14c>
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	e002      	b.n	8001cb2 <HAL_GPIO_Init+0x152>
 8001cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cae:	3b08      	subs	r3, #8
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	210f      	movs	r1, #15
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	6a39      	ldr	r1, [r7, #32]
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 80b1 	beq.w	8001e42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ce0:	4b4d      	ldr	r3, [pc, #308]	@ (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a4c      	ldr	r2, [pc, #304]	@ (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b4a      	ldr	r3, [pc, #296]	@ (8001e18 <HAL_GPIO_Init+0x2b8>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cf8:	4a48      	ldr	r2, [pc, #288]	@ (8001e1c <HAL_GPIO_Init+0x2bc>)
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	089b      	lsrs	r3, r3, #2
 8001cfe:	3302      	adds	r3, #2
 8001d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	220f      	movs	r2, #15
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a40      	ldr	r2, [pc, #256]	@ (8001e20 <HAL_GPIO_Init+0x2c0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d013      	beq.n	8001d4c <HAL_GPIO_Init+0x1ec>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a3f      	ldr	r2, [pc, #252]	@ (8001e24 <HAL_GPIO_Init+0x2c4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d00d      	beq.n	8001d48 <HAL_GPIO_Init+0x1e8>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e28 <HAL_GPIO_Init+0x2c8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d007      	beq.n	8001d44 <HAL_GPIO_Init+0x1e4>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a3d      	ldr	r2, [pc, #244]	@ (8001e2c <HAL_GPIO_Init+0x2cc>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d101      	bne.n	8001d40 <HAL_GPIO_Init+0x1e0>
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e006      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d40:	2304      	movs	r3, #4
 8001d42:	e004      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d44:	2302      	movs	r3, #2
 8001d46:	e002      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_GPIO_Init+0x1ee>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d50:	f002 0203 	and.w	r2, r2, #3
 8001d54:	0092      	lsls	r2, r2, #2
 8001d56:	4093      	lsls	r3, r2
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d5e:	492f      	ldr	r1, [pc, #188]	@ (8001e1c <HAL_GPIO_Init+0x2bc>)
 8001d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d62:	089b      	lsrs	r3, r3, #2
 8001d64:	3302      	adds	r3, #2
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d78:	4b2d      	ldr	r3, [pc, #180]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	492c      	ldr	r1, [pc, #176]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	608b      	str	r3, [r1, #8]
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d86:	4b2a      	ldr	r3, [pc, #168]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4928      	ldr	r1, [pc, #160]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001da0:	4b23      	ldr	r3, [pc, #140]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	4922      	ldr	r1, [pc, #136]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60cb      	str	r3, [r1, #12]
 8001dac:	e006      	b.n	8001dbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dae:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	491e      	ldr	r1, [pc, #120]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dc8:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	4918      	ldr	r1, [pc, #96]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
 8001dd4:	e006      	b.n	8001de4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dd6:	4b16      	ldr	r3, [pc, #88]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	4914      	ldr	r1, [pc, #80]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d021      	beq.n	8001e34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001df0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	490e      	ldr	r1, [pc, #56]	@ (8001e30 <HAL_GPIO_Init+0x2d0>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	600b      	str	r3, [r1, #0]
 8001dfc:	e021      	b.n	8001e42 <HAL_GPIO_Init+0x2e2>
 8001dfe:	bf00      	nop
 8001e00:	10320000 	.word	0x10320000
 8001e04:	10310000 	.word	0x10310000
 8001e08:	10220000 	.word	0x10220000
 8001e0c:	10210000 	.word	0x10210000
 8001e10:	10120000 	.word	0x10120000
 8001e14:	10110000 	.word	0x10110000
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40010800 	.word	0x40010800
 8001e24:	40010c00 	.word	0x40010c00
 8001e28:	40011000 	.word	0x40011000
 8001e2c:	40011400 	.word	0x40011400
 8001e30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_GPIO_Init+0x304>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	4909      	ldr	r1, [pc, #36]	@ (8001e64 <HAL_GPIO_Init+0x304>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	3301      	adds	r3, #1
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f47f ae8e 	bne.w	8001b74 <HAL_GPIO_Init+0x14>
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	372c      	adds	r7, #44	@ 0x2c
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	40010400 	.word	0x40010400

08001e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
 8001e74:	4613      	mov	r3, r2
 8001e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e78:	787b      	ldrb	r3, [r7, #1]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7e:	887a      	ldrh	r2, [r7, #2]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e84:	e003      	b.n	8001e8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e86:	887b      	ldrh	r3, [r7, #2]
 8001e88:	041a      	lsls	r2, r3, #16
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	611a      	str	r2, [r3, #16]
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	43d9      	mvns	r1, r3
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	400b      	ands	r3, r1
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	611a      	str	r2, [r3, #16]
}
 8001ec0:	bf00      	nop
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e12b      	b.n	8002136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff f9e0 	bl	80012b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2224      	movs	r2, #36	@ 0x24
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f30:	f001 fbf0 	bl	8003714 <HAL_RCC_GetPCLK1Freq>
 8001f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4a81      	ldr	r2, [pc, #516]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d807      	bhi.n	8001f50 <HAL_I2C_Init+0x84>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a80      	ldr	r2, [pc, #512]	@ (8002144 <HAL_I2C_Init+0x278>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	bf94      	ite	ls
 8001f48:	2301      	movls	r3, #1
 8001f4a:	2300      	movhi	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e006      	b.n	8001f5e <HAL_I2C_Init+0x92>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4a7d      	ldr	r2, [pc, #500]	@ (8002148 <HAL_I2C_Init+0x27c>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	bf94      	ite	ls
 8001f58:	2301      	movls	r3, #1
 8001f5a:	2300      	movhi	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0e7      	b.n	8002136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4a78      	ldr	r2, [pc, #480]	@ (800214c <HAL_I2C_Init+0x280>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0c9b      	lsrs	r3, r3, #18
 8001f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a6a      	ldr	r2, [pc, #424]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d802      	bhi.n	8001fa0 <HAL_I2C_Init+0xd4>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	e009      	b.n	8001fb4 <HAL_I2C_Init+0xe8>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	4a69      	ldr	r2, [pc, #420]	@ (8002150 <HAL_I2C_Init+0x284>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001fc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	495c      	ldr	r1, [pc, #368]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001fd0:	428b      	cmp	r3, r1
 8001fd2:	d819      	bhi.n	8002008 <HAL_I2C_Init+0x13c>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1e59      	subs	r1, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fe2:	1c59      	adds	r1, r3, #1
 8001fe4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fe8:	400b      	ands	r3, r1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_I2C_Init+0x138>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e59      	subs	r1, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002002:	e051      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002004:	2304      	movs	r3, #4
 8002006:	e04f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d111      	bne.n	8002034 <HAL_I2C_Init+0x168>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e58      	subs	r0, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	440b      	add	r3, r1
 800201e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002022:	3301      	adds	r3, #1
 8002024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	e012      	b.n	800205a <HAL_I2C_Init+0x18e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	1e58      	subs	r0, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	0099      	lsls	r1, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	fbb0 f3f3 	udiv	r3, r0, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_I2C_Init+0x196>
 800205e:	2301      	movs	r3, #1
 8002060:	e022      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10e      	bne.n	8002088 <HAL_I2C_Init+0x1bc>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1e58      	subs	r0, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	460b      	mov	r3, r1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	440b      	add	r3, r1
 8002078:	fbb0 f3f3 	udiv	r3, r0, r3
 800207c:	3301      	adds	r3, #1
 800207e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002086:	e00f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1e58      	subs	r0, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	0099      	lsls	r1, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	fbb0 f3f3 	udiv	r3, r0, r3
 800209e:	3301      	adds	r3, #1
 80020a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	6809      	ldr	r1, [r1, #0]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6911      	ldr	r1, [r2, #16]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68d2      	ldr	r2, [r2, #12]
 80020e2:	4311      	orrs	r1, r2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	000186a0 	.word	0x000186a0
 8002144:	001e847f 	.word	0x001e847f
 8002148:	003d08ff 	.word	0x003d08ff
 800214c:	431bde83 	.word	0x431bde83
 8002150:	10624dd3 	.word	0x10624dd3

08002154 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af02      	add	r7, sp, #8
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	4608      	mov	r0, r1
 800215e:	4611      	mov	r1, r2
 8002160:	461a      	mov	r2, r3
 8002162:	4603      	mov	r3, r0
 8002164:	817b      	strh	r3, [r7, #10]
 8002166:	460b      	mov	r3, r1
 8002168:	813b      	strh	r3, [r7, #8]
 800216a:	4613      	mov	r3, r2
 800216c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800216e:	f7ff fbe9 	bl	8001944 <HAL_GetTick>
 8002172:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b20      	cmp	r3, #32
 800217e:	f040 80d9 	bne.w	8002334 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2319      	movs	r3, #25
 8002188:	2201      	movs	r2, #1
 800218a:	496d      	ldr	r1, [pc, #436]	@ (8002340 <HAL_I2C_Mem_Write+0x1ec>)
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 fcc1 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002198:	2302      	movs	r3, #2
 800219a:	e0cc      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_I2C_Mem_Write+0x56>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e0c5      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d007      	beq.n	80021d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0201 	orr.w	r2, r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2221      	movs	r2, #33	@ 0x21
 80021e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a3a      	ldr	r2, [r7, #32]
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002206:	b29a      	uxth	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4a4d      	ldr	r2, [pc, #308]	@ (8002344 <HAL_I2C_Mem_Write+0x1f0>)
 8002210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002212:	88f8      	ldrh	r0, [r7, #6]
 8002214:	893a      	ldrh	r2, [r7, #8]
 8002216:	8979      	ldrh	r1, [r7, #10]
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	4603      	mov	r3, r0
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 faf8 	bl	8002818 <I2C_RequestMemoryWrite>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d052      	beq.n	80022d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e081      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 fd86 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00d      	beq.n	800225e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2b04      	cmp	r3, #4
 8002248:	d107      	bne.n	800225a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002258:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e06b      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002262:	781a      	ldrb	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002278:	3b01      	subs	r3, #1
 800227a:	b29a      	uxth	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b01      	subs	r3, #1
 8002288:	b29a      	uxth	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b04      	cmp	r3, #4
 800229a:	d11b      	bne.n	80022d4 <HAL_I2C_Mem_Write+0x180>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d017      	beq.n	80022d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	781a      	ldrb	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1aa      	bne.n	8002232 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fd79 	bl	8002dd8 <I2C_WaitOnBTFFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d107      	bne.n	8002304 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002302:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e016      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2220      	movs	r2, #32
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	e000      	b.n	8002336 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002334:	2302      	movs	r3, #2
  }
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	00100002 	.word	0x00100002
 8002344:	ffff0000 	.word	0xffff0000

08002348 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08c      	sub	sp, #48	@ 0x30
 800234c:	af02      	add	r7, sp, #8
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	4608      	mov	r0, r1
 8002352:	4611      	mov	r1, r2
 8002354:	461a      	mov	r2, r3
 8002356:	4603      	mov	r3, r0
 8002358:	817b      	strh	r3, [r7, #10]
 800235a:	460b      	mov	r3, r1
 800235c:	813b      	strh	r3, [r7, #8]
 800235e:	4613      	mov	r3, r2
 8002360:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002362:	2300      	movs	r3, #0
 8002364:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002366:	f7ff faed 	bl	8001944 <HAL_GetTick>
 800236a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b20      	cmp	r3, #32
 8002376:	f040 8244 	bne.w	8002802 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800237a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	2319      	movs	r3, #25
 8002380:	2201      	movs	r2, #1
 8002382:	4982      	ldr	r1, [pc, #520]	@ (800258c <HAL_I2C_Mem_Read+0x244>)
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 fbc5 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002390:	2302      	movs	r3, #2
 8002392:	e237      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800239a:	2b01      	cmp	r3, #1
 800239c:	d101      	bne.n	80023a2 <HAL_I2C_Mem_Read+0x5a>
 800239e:	2302      	movs	r3, #2
 80023a0:	e230      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d007      	beq.n	80023c8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2222      	movs	r2, #34	@ 0x22
 80023dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2240      	movs	r2, #64	@ 0x40
 80023e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80023f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fe:	b29a      	uxth	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a62      	ldr	r2, [pc, #392]	@ (8002590 <HAL_I2C_Mem_Read+0x248>)
 8002408:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800240a:	88f8      	ldrh	r0, [r7, #6]
 800240c:	893a      	ldrh	r2, [r7, #8]
 800240e:	8979      	ldrh	r1, [r7, #10]
 8002410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002412:	9301      	str	r3, [sp, #4]
 8002414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	4603      	mov	r3, r0
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 fa92 	bl	8002944 <I2C_RequestMemoryRead>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e1ec      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800242e:	2b00      	cmp	r3, #0
 8002430:	d113      	bne.n	800245a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	61fb      	str	r3, [r7, #28]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	61fb      	str	r3, [r7, #28]
 8002446:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	e1c0      	b.n	80027dc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245e:	2b01      	cmp	r3, #1
 8002460:	d11e      	bne.n	80024a0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002470:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002472:	b672      	cpsid	i
}
 8002474:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	61bb      	str	r3, [r7, #24]
 800248a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800249a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800249c:	b662      	cpsie	i
}
 800249e:	e035      	b.n	800250c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d11e      	bne.n	80024e6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024b8:	b672      	cpsid	i
}
 80024ba:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	699b      	ldr	r3, [r3, #24]
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024e2:	b662      	cpsie	i
}
 80024e4:	e012      	b.n	800250c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80024f4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800250c:	e166      	b.n	80027dc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002512:	2b03      	cmp	r3, #3
 8002514:	f200 811f 	bhi.w	8002756 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251c:	2b01      	cmp	r3, #1
 800251e:	d123      	bne.n	8002568 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002522:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 fc9f 	bl	8002e68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e167      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	691a      	ldr	r2, [r3, #16]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	1c5a      	adds	r2, r3, #1
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800255c:	b29b      	uxth	r3, r3
 800255e:	3b01      	subs	r3, #1
 8002560:	b29a      	uxth	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002566:	e139      	b.n	80027dc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800256c:	2b02      	cmp	r3, #2
 800256e:	d152      	bne.n	8002616 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002576:	2200      	movs	r2, #0
 8002578:	4906      	ldr	r1, [pc, #24]	@ (8002594 <HAL_I2C_Mem_Read+0x24c>)
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 faca 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d008      	beq.n	8002598 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e13c      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
 800258a:	bf00      	nop
 800258c:	00100002 	.word	0x00100002
 8002590:	ffff0000 	.word	0xffff0000
 8002594:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002598:	b672      	cpsid	i
}
 800259a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025be:	1c5a      	adds	r2, r3, #1
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b29a      	uxth	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80025de:	b662      	cpsie	i
}
 80025e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	691a      	ldr	r2, [r3, #16]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800260a:	b29b      	uxth	r3, r3
 800260c:	3b01      	subs	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002614:	e0e2      	b.n	80027dc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800261c:	2200      	movs	r2, #0
 800261e:	497b      	ldr	r1, [pc, #492]	@ (800280c <HAL_I2C_Mem_Read+0x4c4>)
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fa77 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e0e9      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800263e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002640:	b672      	cpsid	i
}
 8002642:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	691a      	ldr	r2, [r3, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002660:	3b01      	subs	r3, #1
 8002662:	b29a      	uxth	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800266c:	b29b      	uxth	r3, r3
 800266e:	3b01      	subs	r3, #1
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002676:	4b66      	ldr	r3, [pc, #408]	@ (8002810 <HAL_I2C_Mem_Read+0x4c8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	08db      	lsrs	r3, r3, #3
 800267c:	4a65      	ldr	r2, [pc, #404]	@ (8002814 <HAL_I2C_Mem_Read+0x4cc>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	0a1a      	lsrs	r2, r3, #8
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	00da      	lsls	r2, r3, #3
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002690:	6a3b      	ldr	r3, [r7, #32]
 8002692:	3b01      	subs	r3, #1
 8002694:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002696:	6a3b      	ldr	r3, [r7, #32]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d118      	bne.n	80026ce <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2200      	movs	r2, #0
 80026a0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2220      	movs	r2, #32
 80026a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f043 0220 	orr.w	r2, r3, #32
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80026be:	b662      	cpsie	i
}
 80026c0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e09a      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d1d9      	bne.n	8002690 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002708:	3b01      	subs	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800271e:	b662      	cpsie	i
}
 8002720:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	691a      	ldr	r2, [r3, #16]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273e:	3b01      	subs	r3, #1
 8002740:	b29a      	uxth	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b29a      	uxth	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002754:	e042      	b.n	80027dc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002758:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 fb84 	bl	8002e68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e04c      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002786:	3b01      	subs	r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002792:	b29b      	uxth	r3, r3
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d118      	bne.n	80027dc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027bc:	1c5a      	adds	r2, r3, #1
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f47f ae94 	bne.w	800250e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2220      	movs	r2, #32
 80027ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	e000      	b.n	8002804 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002802:	2302      	movs	r3, #2
  }
}
 8002804:	4618      	mov	r0, r3
 8002806:	3728      	adds	r7, #40	@ 0x28
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	00010004 	.word	0x00010004
 8002810:	20000000 	.word	0x20000000
 8002814:	14f8b589 	.word	0x14f8b589

08002818 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	4608      	mov	r0, r1
 8002822:	4611      	mov	r1, r2
 8002824:	461a      	mov	r2, r3
 8002826:	4603      	mov	r3, r0
 8002828:	817b      	strh	r3, [r7, #10]
 800282a:	460b      	mov	r3, r1
 800282c:	813b      	strh	r3, [r7, #8]
 800282e:	4613      	mov	r3, r2
 8002830:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002840:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	2200      	movs	r2, #0
 800284a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f960 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00d      	beq.n	8002876 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002868:	d103      	bne.n	8002872 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002870:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e05f      	b.n	8002936 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002876:	897b      	ldrh	r3, [r7, #10]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	461a      	mov	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002884:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	6a3a      	ldr	r2, [r7, #32]
 800288a:	492d      	ldr	r1, [pc, #180]	@ (8002940 <I2C_RequestMemoryWrite+0x128>)
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f9bb 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e04c      	b.n	8002936 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b4:	6a39      	ldr	r1, [r7, #32]
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fa46 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00d      	beq.n	80028de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d107      	bne.n	80028da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e02b      	b.n	8002936 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028de:	88fb      	ldrh	r3, [r7, #6]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d105      	bne.n	80028f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80028e4:	893b      	ldrh	r3, [r7, #8]
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	611a      	str	r2, [r3, #16]
 80028ee:	e021      	b.n	8002934 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80028f0:	893b      	ldrh	r3, [r7, #8]
 80028f2:	0a1b      	lsrs	r3, r3, #8
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002900:	6a39      	ldr	r1, [r7, #32]
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 fa20 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00d      	beq.n	800292a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	2b04      	cmp	r3, #4
 8002914:	d107      	bne.n	8002926 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002924:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e005      	b.n	8002936 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800292a:	893b      	ldrh	r3, [r7, #8]
 800292c:	b2da      	uxtb	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	00010002 	.word	0x00010002

08002944 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	4608      	mov	r0, r1
 800294e:	4611      	mov	r1, r2
 8002950:	461a      	mov	r2, r3
 8002952:	4603      	mov	r3, r0
 8002954:	817b      	strh	r3, [r7, #10]
 8002956:	460b      	mov	r3, r1
 8002958:	813b      	strh	r3, [r7, #8]
 800295a:	4613      	mov	r3, r2
 800295c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800296c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800297c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800297e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	6a3b      	ldr	r3, [r7, #32]
 8002984:	2200      	movs	r2, #0
 8002986:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f000 f8c2 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00d      	beq.n	80029b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029a4:	d103      	bne.n	80029ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e0aa      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029b2:	897b      	ldrh	r3, [r7, #10]
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80029c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	6a3a      	ldr	r2, [r7, #32]
 80029c6:	4952      	ldr	r1, [pc, #328]	@ (8002b10 <I2C_RequestMemoryRead+0x1cc>)
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f91d 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e097      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029f0:	6a39      	ldr	r1, [r7, #32]
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 f9a8 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d107      	bne.n	8002a16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e076      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d105      	bne.n	8002a2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a20:	893b      	ldrh	r3, [r7, #8]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	611a      	str	r2, [r3, #16]
 8002a2a:	e021      	b.n	8002a70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a2c:	893b      	ldrh	r3, [r7, #8]
 8002a2e:	0a1b      	lsrs	r3, r3, #8
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a3c:	6a39      	ldr	r1, [r7, #32]
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 f982 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00d      	beq.n	8002a66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	d107      	bne.n	8002a62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e050      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a66:	893b      	ldrh	r3, [r7, #8]
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a72:	6a39      	ldr	r1, [r7, #32]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 f967 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00d      	beq.n	8002a9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	d107      	bne.n	8002a98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e035      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 f82b 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00d      	beq.n	8002ae0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad2:	d103      	bne.n	8002adc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ada:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e013      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ae0:	897b      	ldrh	r3, [r7, #10]
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af2:	6a3a      	ldr	r2, [r7, #32]
 8002af4:	4906      	ldr	r1, [pc, #24]	@ (8002b10 <I2C_RequestMemoryRead+0x1cc>)
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f886 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	00010002 	.word	0x00010002

08002b14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	4613      	mov	r3, r2
 8002b22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b24:	e048      	b.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d044      	beq.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2e:	f7fe ff09 	bl	8001944 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d302      	bcc.n	8002b44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d139      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	0c1b      	lsrs	r3, r3, #16
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d10d      	bne.n	8002b6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	43da      	mvns	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	bf0c      	ite	eq
 8002b60:	2301      	moveq	r3, #1
 8002b62:	2300      	movne	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	461a      	mov	r2, r3
 8002b68:	e00c      	b.n	8002b84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	43da      	mvns	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d116      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e023      	b.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	0c1b      	lsrs	r3, r3, #16
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d10d      	bne.n	8002bde <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	43da      	mvns	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	e00c      	b.n	8002bf8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	43da      	mvns	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4013      	ands	r3, r2
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d093      	beq.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c16:	e071      	b.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c26:	d123      	bne.n	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	f043 0204 	orr.w	r2, r3, #4
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e067      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c76:	d041      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c78:	f7fe fe64 	bl	8001944 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d302      	bcc.n	8002c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d136      	bne.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	0c1b      	lsrs	r3, r3, #16
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d10c      	bne.n	8002cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	bf14      	ite	ne
 8002caa:	2301      	movne	r3, #1
 8002cac:	2300      	moveq	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	e00b      	b.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf14      	ite	ne
 8002cc4:	2301      	movne	r3, #1
 8002cc6:	2300      	moveq	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d016      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce8:	f043 0220 	orr.w	r2, r3, #32
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e021      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	0c1b      	lsrs	r3, r3, #16
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d10c      	bne.n	8002d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	e00b      	b.n	8002d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f47f af6d 	bne.w	8002c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d54:	e034      	b.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f8e3 	bl	8002f22 <I2C_IsAcknowledgeFailed>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e034      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d028      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7fe fde9 	bl	8001944 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d11d      	bne.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d8e:	2b80      	cmp	r3, #128	@ 0x80
 8002d90:	d016      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	f043 0220 	orr.w	r2, r3, #32
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e007      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dca:	2b80      	cmp	r3, #128	@ 0x80
 8002dcc:	d1c3      	bne.n	8002d56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002de4:	e034      	b.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f89b 	bl	8002f22 <I2C_IsAcknowledgeFailed>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e034      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d028      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dfe:	f7fe fda1 	bl	8001944 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d302      	bcc.n	8002e14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d11d      	bne.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d016      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f043 0220 	orr.w	r2, r3, #32
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e007      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d1c3      	bne.n	8002de6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e74:	e049      	b.n	8002f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b10      	cmp	r3, #16
 8002e82:	d119      	bne.n	8002eb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0210 	mvn.w	r2, #16
 8002e8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e030      	b.n	8002f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb8:	f7fe fd44 	bl	8001944 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d302      	bcc.n	8002ece <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d11d      	bne.n	8002f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed8:	2b40      	cmp	r3, #64	@ 0x40
 8002eda:	d016      	beq.n	8002f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	f043 0220 	orr.w	r2, r3, #32
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e007      	b.n	8002f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f14:	2b40      	cmp	r3, #64	@ 0x40
 8002f16:	d1ae      	bne.n	8002e76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f38:	d11b      	bne.n	8002f72 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f42:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	f043 0204 	orr.w	r2, r3, #4
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc80      	pop	{r7}
 8002f7c:	4770      	bx	lr
	...

08002f80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e272      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 8087 	beq.w	80030ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa0:	4b92      	ldr	r3, [pc, #584]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f003 030c 	and.w	r3, r3, #12
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d00c      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fac:	4b8f      	ldr	r3, [pc, #572]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d112      	bne.n	8002fde <HAL_RCC_OscConfig+0x5e>
 8002fb8:	4b8c      	ldr	r3, [pc, #560]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fc4:	d10b      	bne.n	8002fde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc6:	4b89      	ldr	r3, [pc, #548]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d06c      	beq.n	80030ac <HAL_RCC_OscConfig+0x12c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d168      	bne.n	80030ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e24c      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fe6:	d106      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x76>
 8002fe8:	4b80      	ldr	r3, [pc, #512]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a7f      	ldr	r2, [pc, #508]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8002fee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	e02e      	b.n	8003054 <HAL_RCC_OscConfig+0xd4>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10c      	bne.n	8003018 <HAL_RCC_OscConfig+0x98>
 8002ffe:	4b7b      	ldr	r3, [pc, #492]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a7a      	ldr	r2, [pc, #488]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	4b78      	ldr	r3, [pc, #480]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a77      	ldr	r2, [pc, #476]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003010:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	e01d      	b.n	8003054 <HAL_RCC_OscConfig+0xd4>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0xbc>
 8003022:	4b72      	ldr	r3, [pc, #456]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a71      	ldr	r2, [pc, #452]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b6f      	ldr	r3, [pc, #444]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a6e      	ldr	r2, [pc, #440]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0xd4>
 800303c:	4b6b      	ldr	r3, [pc, #428]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a6a      	ldr	r2, [pc, #424]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b68      	ldr	r3, [pc, #416]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a67      	ldr	r2, [pc, #412]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 800304e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003052:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe fc72 	bl	8001944 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe fc6e 	bl	8001944 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e200      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003076:	4b5d      	ldr	r3, [pc, #372]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0xe4>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7fe fc5e 	bl	8001944 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7fe fc5a 	bl	8001944 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e1ec      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800309e:	4b53      	ldr	r3, [pc, #332]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x10c>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d063      	beq.n	8003182 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030ba:	4b4c      	ldr	r3, [pc, #304]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00b      	beq.n	80030de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030c6:	4b49      	ldr	r3, [pc, #292]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d11c      	bne.n	800310c <HAL_RCC_OscConfig+0x18c>
 80030d2:	4b46      	ldr	r3, [pc, #280]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d116      	bne.n	800310c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030de:	4b43      	ldr	r3, [pc, #268]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d005      	beq.n	80030f6 <HAL_RCC_OscConfig+0x176>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d001      	beq.n	80030f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e1c0      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f6:	4b3d      	ldr	r3, [pc, #244]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	4939      	ldr	r1, [pc, #228]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003106:	4313      	orrs	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310a:	e03a      	b.n	8003182 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d020      	beq.n	8003156 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003114:	4b36      	ldr	r3, [pc, #216]	@ (80031f0 <HAL_RCC_OscConfig+0x270>)
 8003116:	2201      	movs	r2, #1
 8003118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311a:	f7fe fc13 	bl	8001944 <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003122:	f7fe fc0f 	bl	8001944 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e1a1      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003134:	4b2d      	ldr	r3, [pc, #180]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0f0      	beq.n	8003122 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003140:	4b2a      	ldr	r3, [pc, #168]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4927      	ldr	r1, [pc, #156]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003150:	4313      	orrs	r3, r2
 8003152:	600b      	str	r3, [r1, #0]
 8003154:	e015      	b.n	8003182 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003156:	4b26      	ldr	r3, [pc, #152]	@ (80031f0 <HAL_RCC_OscConfig+0x270>)
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315c:	f7fe fbf2 	bl	8001944 <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003164:	f7fe fbee 	bl	8001944 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e180      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003176:	4b1d      	ldr	r3, [pc, #116]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b00      	cmp	r3, #0
 800318c:	d03a      	beq.n	8003204 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d019      	beq.n	80031ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003196:	4b17      	ldr	r3, [pc, #92]	@ (80031f4 <HAL_RCC_OscConfig+0x274>)
 8003198:	2201      	movs	r2, #1
 800319a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800319c:	f7fe fbd2 	bl	8001944 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a4:	f7fe fbce 	bl	8001944 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e160      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b6:	4b0d      	ldr	r3, [pc, #52]	@ (80031ec <HAL_RCC_OscConfig+0x26c>)
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031c2:	2001      	movs	r0, #1
 80031c4:	f000 fafe 	bl	80037c4 <RCC_Delay>
 80031c8:	e01c      	b.n	8003204 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ca:	4b0a      	ldr	r3, [pc, #40]	@ (80031f4 <HAL_RCC_OscConfig+0x274>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031d0:	f7fe fbb8 	bl	8001944 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d6:	e00f      	b.n	80031f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031d8:	f7fe fbb4 	bl	8001944 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d908      	bls.n	80031f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e146      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000
 80031f0:	42420000 	.word	0x42420000
 80031f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f8:	4b92      	ldr	r3, [pc, #584]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d1e9      	bne.n	80031d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 80a6 	beq.w	800335e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003212:	2300      	movs	r3, #0
 8003214:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003216:	4b8b      	ldr	r3, [pc, #556]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10d      	bne.n	800323e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003222:	4b88      	ldr	r3, [pc, #544]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	4a87      	ldr	r2, [pc, #540]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800322c:	61d3      	str	r3, [r2, #28]
 800322e:	4b85      	ldr	r3, [pc, #532]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003236:	60bb      	str	r3, [r7, #8]
 8003238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800323a:	2301      	movs	r3, #1
 800323c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b82      	ldr	r3, [pc, #520]	@ (8003448 <HAL_RCC_OscConfig+0x4c8>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d118      	bne.n	800327c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800324a:	4b7f      	ldr	r3, [pc, #508]	@ (8003448 <HAL_RCC_OscConfig+0x4c8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a7e      	ldr	r2, [pc, #504]	@ (8003448 <HAL_RCC_OscConfig+0x4c8>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003256:	f7fe fb75 	bl	8001944 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325e:	f7fe fb71 	bl	8001944 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b64      	cmp	r3, #100	@ 0x64
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e103      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b75      	ldr	r3, [pc, #468]	@ (8003448 <HAL_RCC_OscConfig+0x4c8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d106      	bne.n	8003292 <HAL_RCC_OscConfig+0x312>
 8003284:	4b6f      	ldr	r3, [pc, #444]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4a6e      	ldr	r2, [pc, #440]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	6213      	str	r3, [r2, #32]
 8003290:	e02d      	b.n	80032ee <HAL_RCC_OscConfig+0x36e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x334>
 800329a:	4b6a      	ldr	r3, [pc, #424]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	4a69      	ldr	r2, [pc, #420]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	6213      	str	r3, [r2, #32]
 80032a6:	4b67      	ldr	r3, [pc, #412]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	4a66      	ldr	r2, [pc, #408]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032ac:	f023 0304 	bic.w	r3, r3, #4
 80032b0:	6213      	str	r3, [r2, #32]
 80032b2:	e01c      	b.n	80032ee <HAL_RCC_OscConfig+0x36e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	2b05      	cmp	r3, #5
 80032ba:	d10c      	bne.n	80032d6 <HAL_RCC_OscConfig+0x356>
 80032bc:	4b61      	ldr	r3, [pc, #388]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	4a60      	ldr	r2, [pc, #384]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032c2:	f043 0304 	orr.w	r3, r3, #4
 80032c6:	6213      	str	r3, [r2, #32]
 80032c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	4a5d      	ldr	r2, [pc, #372]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032ce:	f043 0301 	orr.w	r3, r3, #1
 80032d2:	6213      	str	r3, [r2, #32]
 80032d4:	e00b      	b.n	80032ee <HAL_RCC_OscConfig+0x36e>
 80032d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	4a5a      	ldr	r2, [pc, #360]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032dc:	f023 0301 	bic.w	r3, r3, #1
 80032e0:	6213      	str	r3, [r2, #32]
 80032e2:	4b58      	ldr	r3, [pc, #352]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4a57      	ldr	r2, [pc, #348]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	f023 0304 	bic.w	r3, r3, #4
 80032ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d015      	beq.n	8003322 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f6:	f7fe fb25 	bl	8001944 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032fc:	e00a      	b.n	8003314 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fe:	f7fe fb21 	bl	8001944 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800330c:	4293      	cmp	r3, r2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e0b1      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003314:	4b4b      	ldr	r3, [pc, #300]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0ee      	beq.n	80032fe <HAL_RCC_OscConfig+0x37e>
 8003320:	e014      	b.n	800334c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003322:	f7fe fb0f 	bl	8001944 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003328:	e00a      	b.n	8003340 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800332a:	f7fe fb0b 	bl	8001944 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003338:	4293      	cmp	r3, r2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e09b      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003340:	4b40      	ldr	r3, [pc, #256]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1ee      	bne.n	800332a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800334c:	7dfb      	ldrb	r3, [r7, #23]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d105      	bne.n	800335e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003352:	4b3c      	ldr	r3, [pc, #240]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	4a3b      	ldr	r2, [pc, #236]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800335c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 8087 	beq.w	8003476 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003368:	4b36      	ldr	r3, [pc, #216]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 030c 	and.w	r3, r3, #12
 8003370:	2b08      	cmp	r3, #8
 8003372:	d061      	beq.n	8003438 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d146      	bne.n	800340a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800337c:	4b33      	ldr	r3, [pc, #204]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003382:	f7fe fadf 	bl	8001944 <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800338a:	f7fe fadb 	bl	8001944 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e06d      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800339c:	4b29      	ldr	r3, [pc, #164]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f0      	bne.n	800338a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b0:	d108      	bne.n	80033c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033b2:	4b24      	ldr	r3, [pc, #144]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	4921      	ldr	r1, [pc, #132]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a19      	ldr	r1, [r3, #32]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	430b      	orrs	r3, r1
 80033d6:	491b      	ldr	r1, [pc, #108]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80033de:	2201      	movs	r2, #1
 80033e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e2:	f7fe faaf 	bl	8001944 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ea:	f7fe faab 	bl	8001944 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e03d      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033fc:	4b11      	ldr	r3, [pc, #68]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0f0      	beq.n	80033ea <HAL_RCC_OscConfig+0x46a>
 8003408:	e035      	b.n	8003476 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800340a:	4b10      	ldr	r3, [pc, #64]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003410:	f7fe fa98 	bl	8001944 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003418:	f7fe fa94 	bl	8001944 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e026      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800342a:	4b06      	ldr	r3, [pc, #24]	@ (8003444 <HAL_RCC_OscConfig+0x4c4>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1f0      	bne.n	8003418 <HAL_RCC_OscConfig+0x498>
 8003436:	e01e      	b.n	8003476 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d107      	bne.n	8003450 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e019      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
 8003444:	40021000 	.word	0x40021000
 8003448:	40007000 	.word	0x40007000
 800344c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <HAL_RCC_OscConfig+0x500>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	429a      	cmp	r2, r3
 8003462:	d106      	bne.n	8003472 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800346e:	429a      	cmp	r2, r3
 8003470:	d001      	beq.n	8003476 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40021000 	.word	0x40021000

08003484 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0d0      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003498:	4b6a      	ldr	r3, [pc, #424]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d910      	bls.n	80034c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b67      	ldr	r3, [pc, #412]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f023 0207 	bic.w	r2, r3, #7
 80034ae:	4965      	ldr	r1, [pc, #404]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b6:	4b63      	ldr	r3, [pc, #396]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0307 	and.w	r3, r3, #7
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0b8      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d020      	beq.n	8003516 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e0:	4b59      	ldr	r3, [pc, #356]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	4a58      	ldr	r2, [pc, #352]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80034ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f8:	4b53      	ldr	r3, [pc, #332]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4a52      	ldr	r2, [pc, #328]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80034fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003502:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003504:	4b50      	ldr	r3, [pc, #320]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	494d      	ldr	r1, [pc, #308]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d040      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d107      	bne.n	800353a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352a:	4b47      	ldr	r3, [pc, #284]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d115      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07f      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d107      	bne.n	8003552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003542:	4b41      	ldr	r3, [pc, #260]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e073      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003552:	4b3d      	ldr	r3, [pc, #244]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06b      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003562:	4b39      	ldr	r3, [pc, #228]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f023 0203 	bic.w	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	4936      	ldr	r1, [pc, #216]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003570:	4313      	orrs	r3, r2
 8003572:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003574:	f7fe f9e6 	bl	8001944 <HAL_GetTick>
 8003578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357a:	e00a      	b.n	8003592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fe f9e2 	bl	8001944 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800358a:	4293      	cmp	r3, r2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e053      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003592:	4b2d      	ldr	r3, [pc, #180]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 020c 	and.w	r2, r3, #12
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d1eb      	bne.n	800357c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035a4:	4b27      	ldr	r3, [pc, #156]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d210      	bcs.n	80035d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 0207 	bic.w	r2, r3, #7
 80035ba:	4922      	ldr	r1, [pc, #136]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b20      	ldr	r3, [pc, #128]	@ (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e032      	b.n	800363a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e0:	4b19      	ldr	r3, [pc, #100]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4916      	ldr	r1, [pc, #88]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035fe:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	490e      	ldr	r1, [pc, #56]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003612:	f000 f821 	bl	8003658 <HAL_RCC_GetSysClockFreq>
 8003616:	4602      	mov	r2, r0
 8003618:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	490a      	ldr	r1, [pc, #40]	@ (800364c <HAL_RCC_ClockConfig+0x1c8>)
 8003624:	5ccb      	ldrb	r3, [r1, r3]
 8003626:	fa22 f303 	lsr.w	r3, r2, r3
 800362a:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <HAL_RCC_ClockConfig+0x1cc>)
 800362c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800362e:	4b09      	ldr	r3, [pc, #36]	@ (8003654 <HAL_RCC_ClockConfig+0x1d0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7fd ff5a 	bl	80014ec <HAL_InitTick>

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40022000 	.word	0x40022000
 8003648:	40021000 	.word	0x40021000
 800364c:	08009d5c 	.word	0x08009d5c
 8003650:	20000000 	.word	0x20000000
 8003654:	20000004 	.word	0x20000004

08003658 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	60fb      	str	r3, [r7, #12]
 8003662:	2300      	movs	r3, #0
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
 800366a:	2300      	movs	r3, #0
 800366c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003672:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x94>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 030c 	and.w	r3, r3, #12
 800367e:	2b04      	cmp	r3, #4
 8003680:	d002      	beq.n	8003688 <HAL_RCC_GetSysClockFreq+0x30>
 8003682:	2b08      	cmp	r3, #8
 8003684:	d003      	beq.n	800368e <HAL_RCC_GetSysClockFreq+0x36>
 8003686:	e027      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003688:	4b19      	ldr	r3, [pc, #100]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800368a:	613b      	str	r3, [r7, #16]
      break;
 800368c:	e027      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	0c9b      	lsrs	r3, r3, #18
 8003692:	f003 030f 	and.w	r3, r3, #15
 8003696:	4a17      	ldr	r2, [pc, #92]	@ (80036f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003698:	5cd3      	ldrb	r3, [r2, r3]
 800369a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d010      	beq.n	80036c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036a6:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <HAL_RCC_GetSysClockFreq+0x94>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	0c5b      	lsrs	r3, r3, #17
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	4a11      	ldr	r2, [pc, #68]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036b2:	5cd3      	ldrb	r3, [r2, r3]
 80036b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a0d      	ldr	r2, [pc, #52]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80036ba:	fb03 f202 	mul.w	r2, r3, r2
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	e004      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a0c      	ldr	r2, [pc, #48]	@ (80036fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80036cc:	fb02 f303 	mul.w	r3, r2, r3
 80036d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	613b      	str	r3, [r7, #16]
      break;
 80036d6:	e002      	b.n	80036de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80036da:	613b      	str	r3, [r7, #16]
      break;
 80036dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036de:	693b      	ldr	r3, [r7, #16]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000
 80036f0:	007a1200 	.word	0x007a1200
 80036f4:	08009d74 	.word	0x08009d74
 80036f8:	08009d84 	.word	0x08009d84
 80036fc:	003d0900 	.word	0x003d0900

08003700 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003704:	4b02      	ldr	r3, [pc, #8]	@ (8003710 <HAL_RCC_GetHCLKFreq+0x10>)
 8003706:	681b      	ldr	r3, [r3, #0]
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	bc80      	pop	{r7}
 800370e:	4770      	bx	lr
 8003710:	20000000 	.word	0x20000000

08003714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003718:	f7ff fff2 	bl	8003700 <HAL_RCC_GetHCLKFreq>
 800371c:	4602      	mov	r2, r0
 800371e:	4b05      	ldr	r3, [pc, #20]	@ (8003734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	0a1b      	lsrs	r3, r3, #8
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	4903      	ldr	r1, [pc, #12]	@ (8003738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800372a:	5ccb      	ldrb	r3, [r1, r3]
 800372c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003730:	4618      	mov	r0, r3
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40021000 	.word	0x40021000
 8003738:	08009d6c 	.word	0x08009d6c

0800373c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003740:	f7ff ffde 	bl	8003700 <HAL_RCC_GetHCLKFreq>
 8003744:	4602      	mov	r2, r0
 8003746:	4b05      	ldr	r3, [pc, #20]	@ (800375c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	0adb      	lsrs	r3, r3, #11
 800374c:	f003 0307 	and.w	r3, r3, #7
 8003750:	4903      	ldr	r1, [pc, #12]	@ (8003760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003752:	5ccb      	ldrb	r3, [r1, r3]
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003758:	4618      	mov	r0, r3
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	08009d6c 	.word	0x08009d6c

08003764 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	220f      	movs	r2, #15
 8003772:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003774:	4b11      	ldr	r3, [pc, #68]	@ (80037bc <HAL_RCC_GetClockConfig+0x58>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 0203 	and.w	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003780:	4b0e      	ldr	r3, [pc, #56]	@ (80037bc <HAL_RCC_GetClockConfig+0x58>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_RCC_GetClockConfig+0x58>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003798:	4b08      	ldr	r3, [pc, #32]	@ (80037bc <HAL_RCC_GetClockConfig+0x58>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	08db      	lsrs	r3, r3, #3
 800379e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037a6:	4b06      	ldr	r3, [pc, #24]	@ (80037c0 <HAL_RCC_GetClockConfig+0x5c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0207 	and.w	r2, r3, #7
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	40021000 	.word	0x40021000
 80037c0:	40022000 	.word	0x40022000

080037c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037cc:	4b0a      	ldr	r3, [pc, #40]	@ (80037f8 <RCC_Delay+0x34>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a0a      	ldr	r2, [pc, #40]	@ (80037fc <RCC_Delay+0x38>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	0a5b      	lsrs	r3, r3, #9
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	fb02 f303 	mul.w	r3, r2, r3
 80037de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037e0:	bf00      	nop
  }
  while (Delay --);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	1e5a      	subs	r2, r3, #1
 80037e6:	60fa      	str	r2, [r7, #12]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f9      	bne.n	80037e0 <RCC_Delay+0x1c>
}
 80037ec:	bf00      	nop
 80037ee:	bf00      	nop
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	20000000 	.word	0x20000000
 80037fc:	10624dd3 	.word	0x10624dd3

08003800 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e041      	b.n	8003896 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d106      	bne.n	800382c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f839 	bl	800389e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3304      	adds	r3, #4
 800383c:	4619      	mov	r1, r3
 800383e:	4610      	mov	r0, r2
 8003840:	f000 f9b4 	bl	8003bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d001      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e03a      	b.n	800393e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68da      	ldr	r2, [r3, #12]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a18      	ldr	r2, [pc, #96]	@ (8003948 <HAL_TIM_Base_Start_IT+0x98>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00e      	beq.n	8003908 <HAL_TIM_Base_Start_IT+0x58>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f2:	d009      	beq.n	8003908 <HAL_TIM_Base_Start_IT+0x58>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a14      	ldr	r2, [pc, #80]	@ (800394c <HAL_TIM_Base_Start_IT+0x9c>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d004      	beq.n	8003908 <HAL_TIM_Base_Start_IT+0x58>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a13      	ldr	r2, [pc, #76]	@ (8003950 <HAL_TIM_Base_Start_IT+0xa0>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d111      	bne.n	800392c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0307 	and.w	r3, r3, #7
 8003912:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b06      	cmp	r3, #6
 8003918:	d010      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f042 0201 	orr.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800392a:	e007      	b.n	800393c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0201 	orr.w	r2, r2, #1
 800393a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3714      	adds	r7, #20
 8003942:	46bd      	mov	sp, r7
 8003944:	bc80      	pop	{r7}
 8003946:	4770      	bx	lr
 8003948:	40012c00 	.word	0x40012c00
 800394c:	40000400 	.word	0x40000400
 8003950:	40000800 	.word	0x40000800

08003954 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b02      	cmp	r3, #2
 8003968:	d122      	bne.n	80039b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b02      	cmp	r3, #2
 8003976:	d11b      	bne.n	80039b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f06f 0202 	mvn.w	r2, #2
 8003980:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f8ed 	bl	8003b76 <HAL_TIM_IC_CaptureCallback>
 800399c:	e005      	b.n	80039aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8e0 	bl	8003b64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 f8ef 	bl	8003b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	f003 0304 	and.w	r3, r3, #4
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d122      	bne.n	8003a04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d11b      	bne.n	8003a04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f06f 0204 	mvn.w	r2, #4
 80039d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2202      	movs	r2, #2
 80039da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f8c3 	bl	8003b76 <HAL_TIM_IC_CaptureCallback>
 80039f0:	e005      	b.n	80039fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f8b6 	bl	8003b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f000 f8c5 	bl	8003b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d122      	bne.n	8003a58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d11b      	bne.n	8003a58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f06f 0208 	mvn.w	r2, #8
 8003a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f899 	bl	8003b76 <HAL_TIM_IC_CaptureCallback>
 8003a44:	e005      	b.n	8003a52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f88c 	bl	8003b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f89b 	bl	8003b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	f003 0310 	and.w	r3, r3, #16
 8003a62:	2b10      	cmp	r3, #16
 8003a64:	d122      	bne.n	8003aac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	2b10      	cmp	r3, #16
 8003a72:	d11b      	bne.n	8003aac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0210 	mvn.w	r2, #16
 8003a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2208      	movs	r2, #8
 8003a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f86f 	bl	8003b76 <HAL_TIM_IC_CaptureCallback>
 8003a98:	e005      	b.n	8003aa6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f862 	bl	8003b64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f871 	bl	8003b88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d10e      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d107      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0201 	mvn.w	r2, #1
 8003ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7fd fcba 	bl	800144c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae2:	2b80      	cmp	r3, #128	@ 0x80
 8003ae4:	d10e      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af0:	2b80      	cmp	r3, #128	@ 0x80
 8003af2:	d107      	bne.n	8003b04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f8bf 	bl	8003c82 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0e:	2b40      	cmp	r3, #64	@ 0x40
 8003b10:	d10e      	bne.n	8003b30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1c:	2b40      	cmp	r3, #64	@ 0x40
 8003b1e:	d107      	bne.n	8003b30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f835 	bl	8003b9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	f003 0320 	and.w	r3, r3, #32
 8003b3a:	2b20      	cmp	r3, #32
 8003b3c:	d10e      	bne.n	8003b5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	f003 0320 	and.w	r3, r3, #32
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	d107      	bne.n	8003b5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f06f 0220 	mvn.w	r2, #32
 8003b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f88a 	bl	8003c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr

08003b76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr

08003b9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bc80      	pop	{r7}
 8003baa:	4770      	bx	lr

08003bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a29      	ldr	r2, [pc, #164]	@ (8003c64 <TIM_Base_SetConfig+0xb8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d00b      	beq.n	8003bdc <TIM_Base_SetConfig+0x30>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bca:	d007      	beq.n	8003bdc <TIM_Base_SetConfig+0x30>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a26      	ldr	r2, [pc, #152]	@ (8003c68 <TIM_Base_SetConfig+0xbc>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d003      	beq.n	8003bdc <TIM_Base_SetConfig+0x30>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a25      	ldr	r2, [pc, #148]	@ (8003c6c <TIM_Base_SetConfig+0xc0>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d108      	bne.n	8003bee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003be2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c64 <TIM_Base_SetConfig+0xb8>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00b      	beq.n	8003c0e <TIM_Base_SetConfig+0x62>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bfc:	d007      	beq.n	8003c0e <TIM_Base_SetConfig+0x62>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a19      	ldr	r2, [pc, #100]	@ (8003c68 <TIM_Base_SetConfig+0xbc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d003      	beq.n	8003c0e <TIM_Base_SetConfig+0x62>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a18      	ldr	r2, [pc, #96]	@ (8003c6c <TIM_Base_SetConfig+0xc0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d108      	bne.n	8003c20 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a07      	ldr	r2, [pc, #28]	@ (8003c64 <TIM_Base_SetConfig+0xb8>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d103      	bne.n	8003c54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	615a      	str	r2, [r3, #20]
}
 8003c5a:	bf00      	nop
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	40012c00 	.word	0x40012c00
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40000800 	.word	0x40000800

08003c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr

08003c82 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bc80      	pop	{r7}
 8003c92:	4770      	bx	lr

08003c94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e042      	b.n	8003d2c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d106      	bne.n	8003cc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7fd fdaa 	bl	8001814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2224      	movs	r2, #36	@ 0x24
 8003cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f82b 	bl	8003d34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	695a      	ldr	r2, [r3, #20]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003cfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003d6e:	f023 030c 	bic.w	r3, r3, #12
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6812      	ldr	r2, [r2, #0]
 8003d76:	68b9      	ldr	r1, [r7, #8]
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a2c      	ldr	r2, [pc, #176]	@ (8003e48 <UART_SetConfig+0x114>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d103      	bne.n	8003da4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d9c:	f7ff fcce 	bl	800373c <HAL_RCC_GetPCLK2Freq>
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	e002      	b.n	8003daa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003da4:	f7ff fcb6 	bl	8003714 <HAL_RCC_GetPCLK1Freq>
 8003da8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	4613      	mov	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	009a      	lsls	r2, r3, #2
 8003db4:	441a      	add	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	4a22      	ldr	r2, [pc, #136]	@ (8003e4c <UART_SetConfig+0x118>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	0119      	lsls	r1, r3, #4
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009a      	lsls	r2, r3, #2
 8003dd4:	441a      	add	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003de0:	4b1a      	ldr	r3, [pc, #104]	@ (8003e4c <UART_SetConfig+0x118>)
 8003de2:	fba3 0302 	umull	r0, r3, r3, r2
 8003de6:	095b      	lsrs	r3, r3, #5
 8003de8:	2064      	movs	r0, #100	@ 0x64
 8003dea:	fb00 f303 	mul.w	r3, r0, r3
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	3332      	adds	r3, #50	@ 0x32
 8003df4:	4a15      	ldr	r2, [pc, #84]	@ (8003e4c <UART_SetConfig+0x118>)
 8003df6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfa:	095b      	lsrs	r3, r3, #5
 8003dfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e00:	4419      	add	r1, r3
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	009a      	lsls	r2, r3, #2
 8003e0c:	441a      	add	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e18:	4b0c      	ldr	r3, [pc, #48]	@ (8003e4c <UART_SetConfig+0x118>)
 8003e1a:	fba3 0302 	umull	r0, r3, r3, r2
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	2064      	movs	r0, #100	@ 0x64
 8003e22:	fb00 f303 	mul.w	r3, r0, r3
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	3332      	adds	r3, #50	@ 0x32
 8003e2c:	4a07      	ldr	r2, [pc, #28]	@ (8003e4c <UART_SetConfig+0x118>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	095b      	lsrs	r3, r3, #5
 8003e34:	f003 020f 	and.w	r2, r3, #15
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	440a      	add	r2, r1
 8003e3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e40:	bf00      	nop
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	40013800 	.word	0x40013800
 8003e4c:	51eb851f 	.word	0x51eb851f

08003e50 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e56:	f3ef 8305 	mrs	r3, IPSR
 8003e5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10f      	bne.n	8003e82 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e62:	f3ef 8310 	mrs	r3, PRIMASK
 8003e66:	607b      	str	r3, [r7, #4]
  return(result);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d109      	bne.n	8003e82 <osKernelInitialize+0x32>
 8003e6e:	4b10      	ldr	r3, [pc, #64]	@ (8003eb0 <osKernelInitialize+0x60>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d109      	bne.n	8003e8a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e76:	f3ef 8311 	mrs	r3, BASEPRI
 8003e7a:	603b      	str	r3, [r7, #0]
  return(result);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003e82:	f06f 0305 	mvn.w	r3, #5
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	e00c      	b.n	8003ea4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003e8a:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <osKernelInitialize+0x60>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d105      	bne.n	8003e9e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003e92:	4b07      	ldr	r3, [pc, #28]	@ (8003eb0 <osKernelInitialize+0x60>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	e002      	b.n	8003ea4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bc80      	pop	{r7}
 8003eae:	4770      	bx	lr
 8003eb0:	20000320 	.word	0x20000320

08003eb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eba:	f3ef 8305 	mrs	r3, IPSR
 8003ebe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10f      	bne.n	8003ee6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8003eca:	607b      	str	r3, [r7, #4]
  return(result);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d109      	bne.n	8003ee6 <osKernelStart+0x32>
 8003ed2:	4b11      	ldr	r3, [pc, #68]	@ (8003f18 <osKernelStart+0x64>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d109      	bne.n	8003eee <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003eda:	f3ef 8311 	mrs	r3, BASEPRI
 8003ede:	603b      	str	r3, [r7, #0]
  return(result);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <osKernelStart+0x3a>
    stat = osErrorISR;
 8003ee6:	f06f 0305 	mvn.w	r3, #5
 8003eea:	60fb      	str	r3, [r7, #12]
 8003eec:	e00e      	b.n	8003f0c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8003eee:	4b0a      	ldr	r3, [pc, #40]	@ (8003f18 <osKernelStart+0x64>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d107      	bne.n	8003f06 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003ef6:	4b08      	ldr	r3, [pc, #32]	@ (8003f18 <osKernelStart+0x64>)
 8003ef8:	2202      	movs	r2, #2
 8003efa:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003efc:	f001 fc10 	bl	8005720 <vTaskStartScheduler>
      stat = osOK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	60fb      	str	r3, [r7, #12]
 8003f04:	e002      	b.n	8003f0c <osKernelStart+0x58>
    } else {
      stat = osError;
 8003f06:	f04f 33ff 	mov.w	r3, #4294967295
 8003f0a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20000320 	.word	0x20000320

08003f1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b092      	sub	sp, #72	@ 0x48
 8003f20:	af04      	add	r7, sp, #16
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f2c:	f3ef 8305 	mrs	r3, IPSR
 8003f30:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f040 8094 	bne.w	8004062 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f3a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f3e:	623b      	str	r3, [r7, #32]
  return(result);
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f040 808d 	bne.w	8004062 <osThreadNew+0x146>
 8003f48:	4b48      	ldr	r3, [pc, #288]	@ (800406c <osThreadNew+0x150>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d106      	bne.n	8003f5e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f50:	f3ef 8311 	mrs	r3, BASEPRI
 8003f54:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f040 8082 	bne.w	8004062 <osThreadNew+0x146>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d07e      	beq.n	8004062 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003f64:	2380      	movs	r3, #128	@ 0x80
 8003f66:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003f68:	2318      	movs	r3, #24
 8003f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003f70:	f107 031b 	add.w	r3, r7, #27
 8003f74:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 8003f76:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7a:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d045      	beq.n	800400e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <osThreadNew+0x74>
        name = attr->name;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <osThreadNew+0x9a>
 8003fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fa6:	2b38      	cmp	r3, #56	@ 0x38
 8003fa8:	d805      	bhi.n	8003fb6 <osThreadNew+0x9a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <osThreadNew+0x9e>
        return (NULL);
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	e054      	b.n	8004064 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	089b      	lsrs	r3, r3, #2
 8003fc8:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00e      	beq.n	8003ff0 <osThreadNew+0xd4>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	2ba7      	cmp	r3, #167	@ 0xa7
 8003fd8:	d90a      	bls.n	8003ff0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d006      	beq.n	8003ff0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <osThreadNew+0xd4>
        mem = 1;
 8003fea:	2301      	movs	r3, #1
 8003fec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fee:	e010      	b.n	8004012 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10c      	bne.n	8004012 <osThreadNew+0xf6>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d108      	bne.n	8004012 <osThreadNew+0xf6>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d104      	bne.n	8004012 <osThreadNew+0xf6>
          mem = 0;
 8004008:	2300      	movs	r3, #0
 800400a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800400c:	e001      	b.n	8004012 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800400e:	2300      	movs	r3, #0
 8004010:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8004012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004014:	2b01      	cmp	r3, #1
 8004016:	d110      	bne.n	800403a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004020:	9202      	str	r2, [sp, #8]
 8004022:	9301      	str	r3, [sp, #4]
 8004024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800402c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f001 f98c 	bl	800534c <xTaskCreateStatic>
 8004034:	4603      	mov	r3, r0
 8004036:	617b      	str	r3, [r7, #20]
 8004038:	e013      	b.n	8004062 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800403a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403c:	2b00      	cmp	r3, #0
 800403e:	d110      	bne.n	8004062 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004042:	b29a      	uxth	r2, r3
 8004044:	f107 0314 	add.w	r3, r7, #20
 8004048:	9301      	str	r3, [sp, #4]
 800404a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f001 f9d9 	bl	800540a <xTaskCreate>
 8004058:	4603      	mov	r3, r0
 800405a:	2b01      	cmp	r3, #1
 800405c:	d001      	beq.n	8004062 <osThreadNew+0x146>
          hTask = NULL;
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004062:	697b      	ldr	r3, [r7, #20]
}
 8004064:	4618      	mov	r0, r3
 8004066:	3738      	adds	r7, #56	@ 0x38
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20000320 	.word	0x20000320

08004070 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004078:	f3ef 8305 	mrs	r3, IPSR
 800407c:	613b      	str	r3, [r7, #16]
  return(result);
 800407e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10f      	bne.n	80040a4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004084:	f3ef 8310 	mrs	r3, PRIMASK
 8004088:	60fb      	str	r3, [r7, #12]
  return(result);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <osDelay+0x34>
 8004090:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <osDelay+0x58>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b02      	cmp	r3, #2
 8004096:	d109      	bne.n	80040ac <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004098:	f3ef 8311 	mrs	r3, BASEPRI
 800409c:	60bb      	str	r3, [r7, #8]
  return(result);
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <osDelay+0x3c>
    stat = osErrorISR;
 80040a4:	f06f 0305 	mvn.w	r3, #5
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	e007      	b.n	80040bc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <osDelay+0x4c>
      vTaskDelay(ticks);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f001 fafc 	bl	80056b4 <vTaskDelay>
    }
  }

  return (stat);
 80040bc:	697b      	ldr	r3, [r7, #20]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000320 	.word	0x20000320

080040cc <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b08a      	sub	sp, #40	@ 0x28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80040d4:	2300      	movs	r3, #0
 80040d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040d8:	f3ef 8305 	mrs	r3, IPSR
 80040dc:	613b      	str	r3, [r7, #16]
  return(result);
 80040de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	f040 8085 	bne.w	80041f0 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e6:	f3ef 8310 	mrs	r3, PRIMASK
 80040ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d17e      	bne.n	80041f0 <osMutexNew+0x124>
 80040f2:	4b42      	ldr	r3, [pc, #264]	@ (80041fc <osMutexNew+0x130>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d105      	bne.n	8004106 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040fa:	f3ef 8311 	mrs	r3, BASEPRI
 80040fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d174      	bne.n	80041f0 <osMutexNew+0x124>
    if (attr != NULL) {
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <osMutexNew+0x48>
      type = attr->attr_bits;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	623b      	str	r3, [r7, #32]
 8004112:	e001      	b.n	8004118 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8004114:	2300      	movs	r3, #0
 8004116:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <osMutexNew+0x5c>
      rmtx = 1U;
 8004122:	2301      	movs	r3, #1
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	e001      	b.n	800412c <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d15c      	bne.n	80041f0 <osMutexNew+0x124>
      mem = -1;
 8004136:	f04f 33ff 	mov.w	r3, #4294967295
 800413a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d015      	beq.n	800416e <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d006      	beq.n	8004158 <osMutexNew+0x8c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004150:	d902      	bls.n	8004158 <osMutexNew+0x8c>
          mem = 1;
 8004152:	2301      	movs	r3, #1
 8004154:	61bb      	str	r3, [r7, #24]
 8004156:	e00c      	b.n	8004172 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d108      	bne.n	8004172 <osMutexNew+0xa6>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <osMutexNew+0xa6>
            mem = 0;
 8004168:	2300      	movs	r3, #0
 800416a:	61bb      	str	r3, [r7, #24]
 800416c:	e001      	b.n	8004172 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d112      	bne.n	800419e <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	4619      	mov	r1, r3
 8004184:	2004      	movs	r0, #4
 8004186:	f000 fb45 	bl	8004814 <xQueueCreateMutexStatic>
 800418a:	6278      	str	r0, [r7, #36]	@ 0x24
 800418c:	e016      	b.n	80041bc <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	4619      	mov	r1, r3
 8004194:	2001      	movs	r0, #1
 8004196:	f000 fb3d 	bl	8004814 <xQueueCreateMutexStatic>
 800419a:	6278      	str	r0, [r7, #36]	@ 0x24
 800419c:	e00e      	b.n	80041bc <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10b      	bne.n	80041bc <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d004      	beq.n	80041b4 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80041aa:	2004      	movs	r0, #4
 80041ac:	f000 fb1a 	bl	80047e4 <xQueueCreateMutex>
 80041b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80041b2:	e003      	b.n	80041bc <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80041b4:	2001      	movs	r0, #1
 80041b6:	f000 fb15 	bl	80047e4 <xQueueCreateMutex>
 80041ba:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00c      	beq.n	80041dc <osMutexNew+0x110>
        if (attr != NULL) {
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <osMutexNew+0x104>
          name = attr->name;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e001      	b.n	80041d4 <osMutexNew+0x108>
        } else {
          name = NULL;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80041d4:	6979      	ldr	r1, [r7, #20]
 80041d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041d8:	f001 f85c 	bl	8005294 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <osMutexNew+0x124>
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	f043 0301 	orr.w	r3, r3, #1
 80041ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3728      	adds	r7, #40	@ 0x28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	20000320 	.word	0x20000320

08004200 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800421a:	2300      	movs	r3, #0
 800421c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800421e:	f3ef 8305 	mrs	r3, IPSR
 8004222:	613b      	str	r3, [r7, #16]
  return(result);
 8004224:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10f      	bne.n	800424a <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800422a:	f3ef 8310 	mrs	r3, PRIMASK
 800422e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <osMutexAcquire+0x4a>
 8004236:	4b20      	ldr	r3, [pc, #128]	@ (80042b8 <osMutexAcquire+0xb8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d109      	bne.n	8004252 <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800423e:	f3ef 8311 	mrs	r3, BASEPRI
 8004242:	60bb      	str	r3, [r7, #8]
  return(result);
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800424a:	f06f 0305 	mvn.w	r3, #5
 800424e:	61fb      	str	r3, [r7, #28]
 8004250:	e02c      	b.n	80042ac <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d103      	bne.n	8004260 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8004258:	f06f 0303 	mvn.w	r3, #3
 800425c:	61fb      	str	r3, [r7, #28]
 800425e:	e025      	b.n	80042ac <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d011      	beq.n	800428a <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004266:	6839      	ldr	r1, [r7, #0]
 8004268:	69b8      	ldr	r0, [r7, #24]
 800426a:	f000 fb23 	bl	80048b4 <xQueueTakeMutexRecursive>
 800426e:	4603      	mov	r3, r0
 8004270:	2b01      	cmp	r3, #1
 8004272:	d01b      	beq.n	80042ac <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800427a:	f06f 0301 	mvn.w	r3, #1
 800427e:	61fb      	str	r3, [r7, #28]
 8004280:	e014      	b.n	80042ac <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004282:	f06f 0302 	mvn.w	r3, #2
 8004286:	61fb      	str	r3, [r7, #28]
 8004288:	e010      	b.n	80042ac <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800428a:	6839      	ldr	r1, [r7, #0]
 800428c:	69b8      	ldr	r0, [r7, #24]
 800428e:	f000 fdc9 	bl	8004e24 <xQueueSemaphoreTake>
 8004292:	4603      	mov	r3, r0
 8004294:	2b01      	cmp	r3, #1
 8004296:	d009      	beq.n	80042ac <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800429e:	f06f 0301 	mvn.w	r3, #1
 80042a2:	61fb      	str	r3, [r7, #28]
 80042a4:	e002      	b.n	80042ac <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80042a6:	f06f 0302 	mvn.w	r3, #2
 80042aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80042ac:	69fb      	ldr	r3, [r7, #28]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3720      	adds	r7, #32
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	20000320 	.word	0x20000320

080042bc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f023 0301 	bic.w	r3, r3, #1
 80042ca:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042d8:	f3ef 8305 	mrs	r3, IPSR
 80042dc:	613b      	str	r3, [r7, #16]
  return(result);
 80042de:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10f      	bne.n	8004304 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042e4:	f3ef 8310 	mrs	r3, PRIMASK
 80042e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d109      	bne.n	8004304 <osMutexRelease+0x48>
 80042f0:	4b19      	ldr	r3, [pc, #100]	@ (8004358 <osMutexRelease+0x9c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d109      	bne.n	800430c <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042f8:	f3ef 8311 	mrs	r3, BASEPRI
 80042fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <osMutexRelease+0x50>
    stat = osErrorISR;
 8004304:	f06f 0305 	mvn.w	r3, #5
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e01f      	b.n	800434c <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d103      	bne.n	800431a <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8004312:	f06f 0303 	mvn.w	r3, #3
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	e018      	b.n	800434c <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d009      	beq.n	8004334 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004320:	69b8      	ldr	r0, [r7, #24]
 8004322:	f000 fa92 	bl	800484a <xQueueGiveMutexRecursive>
 8004326:	4603      	mov	r3, r0
 8004328:	2b01      	cmp	r3, #1
 800432a:	d00f      	beq.n	800434c <osMutexRelease+0x90>
        stat = osErrorResource;
 800432c:	f06f 0302 	mvn.w	r3, #2
 8004330:	61fb      	str	r3, [r7, #28]
 8004332:	e00b      	b.n	800434c <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004334:	2300      	movs	r3, #0
 8004336:	2200      	movs	r2, #0
 8004338:	2100      	movs	r1, #0
 800433a:	69b8      	ldr	r0, [r7, #24]
 800433c:	f000 faf2 	bl	8004924 <xQueueGenericSend>
 8004340:	4603      	mov	r3, r0
 8004342:	2b01      	cmp	r3, #1
 8004344:	d002      	beq.n	800434c <osMutexRelease+0x90>
        stat = osErrorResource;
 8004346:	f06f 0302 	mvn.w	r3, #2
 800434a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800434c:	69fb      	ldr	r3, [r7, #28]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	20000320 	.word	0x20000320

0800435c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4a06      	ldr	r2, [pc, #24]	@ (8004384 <vApplicationGetIdleTaskMemory+0x28>)
 800436c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	4a05      	ldr	r2, [pc, #20]	@ (8004388 <vApplicationGetIdleTaskMemory+0x2c>)
 8004372:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2280      	movs	r2, #128	@ 0x80
 8004378:	601a      	str	r2, [r3, #0]
}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr
 8004384:	20000324 	.word	0x20000324
 8004388:	200003cc 	.word	0x200003cc

0800438c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	4a07      	ldr	r2, [pc, #28]	@ (80043b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800439c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	4a06      	ldr	r2, [pc, #24]	@ (80043bc <vApplicationGetTimerTaskMemory+0x30>)
 80043a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043aa:	601a      	str	r2, [r3, #0]
}
 80043ac:	bf00      	nop
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	200005cc 	.word	0x200005cc
 80043bc:	20000674 	.word	0x20000674

080043c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f103 0208 	add.w	r2, r3, #8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f04f 32ff 	mov.w	r2, #4294967295
 80043d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f103 0208 	add.w	r2, r3, #8
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f103 0208 	add.w	r2, r3, #8
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr

080043fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr

08004416 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004416:	b480      	push	{r7}
 8004418:	b085      	sub	sp, #20
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	601a      	str	r2, [r3, #0]
}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr

0800445c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004472:	d103      	bne.n	800447c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	e00c      	b.n	8004496 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	3308      	adds	r3, #8
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	e002      	b.n	800448a <vListInsert+0x2e>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	429a      	cmp	r2, r3
 8004494:	d2f6      	bcs.n	8004484 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	601a      	str	r2, [r3, #0]
}
 80044c2:	bf00      	nop
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr

080044cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6892      	ldr	r2, [r2, #8]
 80044e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6852      	ldr	r2, [r2, #4]
 80044ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d103      	bne.n	8004500 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	1e5a      	subs	r2, r3, #1
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr
	...

08004520 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800454c:	f002 fb5e 	bl	8006c0c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004558:	68f9      	ldr	r1, [r7, #12]
 800455a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800455c:	fb01 f303 	mul.w	r3, r1, r3
 8004560:	441a      	add	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457c:	3b01      	subs	r3, #1
 800457e:	68f9      	ldr	r1, [r7, #12]
 8004580:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004582:	fb01 f303 	mul.w	r3, r1, r3
 8004586:	441a      	add	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	22ff      	movs	r2, #255	@ 0xff
 8004590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	22ff      	movs	r2, #255	@ 0xff
 8004598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d114      	bne.n	80045cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d01a      	beq.n	80045e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3310      	adds	r3, #16
 80045ae:	4618      	mov	r0, r3
 80045b0:	f001 fb56 	bl	8005c60 <xTaskRemoveFromEventList>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d012      	beq.n	80045e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80045ba:	4b0d      	ldr	r3, [pc, #52]	@ (80045f0 <xQueueGenericReset+0xd0>)
 80045bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	e009      	b.n	80045e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	3310      	adds	r3, #16
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff fef5 	bl	80043c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3324      	adds	r3, #36	@ 0x24
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff fef0 	bl	80043c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80045e0:	f002 fb44 	bl	8006c6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80045e4:	2301      	movs	r3, #1
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	e000ed04 	.word	0xe000ed04

080045f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08e      	sub	sp, #56	@ 0x38
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10b      	bne.n	8004620 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10b      	bne.n	800463e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462a:	f383 8811 	msr	BASEPRI, r3
 800462e:	f3bf 8f6f 	isb	sy
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004638:	bf00      	nop
 800463a:	bf00      	nop
 800463c:	e7fd      	b.n	800463a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d002      	beq.n	800464a <xQueueGenericCreateStatic+0x56>
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <xQueueGenericCreateStatic+0x5a>
 800464a:	2301      	movs	r3, #1
 800464c:	e000      	b.n	8004650 <xQueueGenericCreateStatic+0x5c>
 800464e:	2300      	movs	r3, #0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10b      	bne.n	800466c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	623b      	str	r3, [r7, #32]
}
 8004666:	bf00      	nop
 8004668:	bf00      	nop
 800466a:	e7fd      	b.n	8004668 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d102      	bne.n	8004678 <xQueueGenericCreateStatic+0x84>
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <xQueueGenericCreateStatic+0x88>
 8004678:	2301      	movs	r3, #1
 800467a:	e000      	b.n	800467e <xQueueGenericCreateStatic+0x8a>
 800467c:	2300      	movs	r3, #0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10b      	bne.n	800469a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004686:	f383 8811 	msr	BASEPRI, r3
 800468a:	f3bf 8f6f 	isb	sy
 800468e:	f3bf 8f4f 	dsb	sy
 8004692:	61fb      	str	r3, [r7, #28]
}
 8004694:	bf00      	nop
 8004696:	bf00      	nop
 8004698:	e7fd      	b.n	8004696 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800469a:	2350      	movs	r3, #80	@ 0x50
 800469c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	2b50      	cmp	r3, #80	@ 0x50
 80046a2:	d00b      	beq.n	80046bc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	61bb      	str	r3, [r7, #24]
}
 80046b6:	bf00      	nop
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80046c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00d      	beq.n	80046e2 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80046c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046ce:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80046d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	4613      	mov	r3, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f000 f844 	bl	800476a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80046e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3730      	adds	r7, #48	@ 0x30
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	@ 0x28
 80046f0:	af02      	add	r7, sp, #8
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	4613      	mov	r3, r2
 80046f8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10b      	bne.n	8004718 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004704:	f383 8811 	msr	BASEPRI, r3
 8004708:	f3bf 8f6f 	isb	sy
 800470c:	f3bf 8f4f 	dsb	sy
 8004710:	613b      	str	r3, [r7, #16]
}
 8004712:	bf00      	nop
 8004714:	bf00      	nop
 8004716:	e7fd      	b.n	8004714 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d102      	bne.n	8004724 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	e004      	b.n	800472e <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	fb02 f303 	mul.w	r3, r2, r3
 800472c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	3350      	adds	r3, #80	@ 0x50
 8004732:	4618      	mov	r0, r3
 8004734:	f002 fb6c 	bl	8006e10 <pvPortMalloc>
 8004738:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00f      	beq.n	8004760 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	3350      	adds	r3, #80	@ 0x50
 8004744:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800474e:	79fa      	ldrb	r2, [r7, #7]
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	4613      	mov	r3, r2
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	68b9      	ldr	r1, [r7, #8]
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f805 	bl	800476a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004760:	69bb      	ldr	r3, [r7, #24]
	}
 8004762:	4618      	mov	r0, r3
 8004764:	3720      	adds	r7, #32
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b084      	sub	sp, #16
 800476e:	af00      	add	r7, sp, #0
 8004770:	60f8      	str	r0, [r7, #12]
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	607a      	str	r2, [r7, #4]
 8004776:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d103      	bne.n	8004786 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	e002      	b.n	800478c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004798:	2101      	movs	r1, #1
 800479a:	69b8      	ldr	r0, [r7, #24]
 800479c:	f7ff fec0 	bl	8004520 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	78fa      	ldrb	r2, [r7, #3]
 80047a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00e      	beq.n	80047dc <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80047d0:	2300      	movs	r3, #0
 80047d2:	2200      	movs	r2, #0
 80047d4:	2100      	movs	r1, #0
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f8a4 	bl	8004924 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80047dc:	bf00      	nop
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80047ee:	2301      	movs	r3, #1
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	2300      	movs	r3, #0
 80047f4:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	461a      	mov	r2, r3
 80047fa:	6939      	ldr	r1, [r7, #16]
 80047fc:	6978      	ldr	r0, [r7, #20]
 80047fe:	f7ff ff75 	bl	80046ec <xQueueGenericCreate>
 8004802:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f7ff ffd3 	bl	80047b0 <prvInitialiseMutex>

		return pxNewQueue;
 800480a:	68fb      	ldr	r3, [r7, #12]
	}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004814:	b580      	push	{r7, lr}
 8004816:	b088      	sub	sp, #32
 8004818:	af02      	add	r7, sp, #8
 800481a:	4603      	mov	r3, r0
 800481c:	6039      	str	r1, [r7, #0]
 800481e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004820:	2301      	movs	r3, #1
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	2300      	movs	r3, #0
 8004826:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004828:	79fb      	ldrb	r3, [r7, #7]
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2200      	movs	r2, #0
 8004830:	6939      	ldr	r1, [r7, #16]
 8004832:	6978      	ldr	r0, [r7, #20]
 8004834:	f7ff fede 	bl	80045f4 <xQueueGenericCreateStatic>
 8004838:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f7ff ffb8 	bl	80047b0 <prvInitialiseMutex>

		return pxNewQueue;
 8004840:	68fb      	ldr	r3, [r7, #12]
	}
 8004842:	4618      	mov	r0, r3
 8004844:	3718      	adds	r7, #24
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800484a:	b590      	push	{r4, r7, lr}
 800484c:	b087      	sub	sp, #28
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10b      	bne.n	8004874 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	60fb      	str	r3, [r7, #12]
}
 800486e:	bf00      	nop
 8004870:	bf00      	nop
 8004872:	e7fd      	b.n	8004870 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	685c      	ldr	r4, [r3, #4]
 8004878:	f001 fbbe 	bl	8005ff8 <xTaskGetCurrentTaskHandle>
 800487c:	4603      	mov	r3, r0
 800487e:	429c      	cmp	r4, r3
 8004880:	d111      	bne.n	80048a6 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	1e5a      	subs	r2, r3, #1
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d105      	bne.n	80048a0 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004894:	2300      	movs	r3, #0
 8004896:	2200      	movs	r2, #0
 8004898:	2100      	movs	r1, #0
 800489a:	6938      	ldr	r0, [r7, #16]
 800489c:	f000 f842 	bl	8004924 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80048a0:	2301      	movs	r3, #1
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	e001      	b.n	80048aa <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80048aa:	697b      	ldr	r3, [r7, #20]
	}
 80048ac:	4618      	mov	r0, r3
 80048ae:	371c      	adds	r7, #28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd90      	pop	{r4, r7, pc}

080048b4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80048b4:	b590      	push	{r4, r7, lr}
 80048b6:	b087      	sub	sp, #28
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	60fb      	str	r3, [r7, #12]
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	685c      	ldr	r4, [r3, #4]
 80048e4:	f001 fb88 	bl	8005ff8 <xTaskGetCurrentTaskHandle>
 80048e8:	4603      	mov	r3, r0
 80048ea:	429c      	cmp	r4, r3
 80048ec:	d107      	bne.n	80048fe <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80048f8:	2301      	movs	r3, #1
 80048fa:	617b      	str	r3, [r7, #20]
 80048fc:	e00c      	b.n	8004918 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80048fe:	6839      	ldr	r1, [r7, #0]
 8004900:	6938      	ldr	r0, [r7, #16]
 8004902:	f000 fa8f 	bl	8004e24 <xQueueSemaphoreTake>
 8004906:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d004      	beq.n	8004918 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	1c5a      	adds	r2, r3, #1
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004918:	697b      	ldr	r3, [r7, #20]
	}
 800491a:	4618      	mov	r0, r3
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	bd90      	pop	{r4, r7, pc}
	...

08004924 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08e      	sub	sp, #56	@ 0x38
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
 8004930:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004932:	2300      	movs	r3, #0
 8004934:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10b      	bne.n	8004958 <xQueueGenericSend+0x34>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004952:	bf00      	nop
 8004954:	bf00      	nop
 8004956:	e7fd      	b.n	8004954 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <xQueueGenericSend+0x42>
 800495e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <xQueueGenericSend+0x46>
 8004966:	2301      	movs	r3, #1
 8004968:	e000      	b.n	800496c <xQueueGenericSend+0x48>
 800496a:	2300      	movs	r3, #0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d10b      	bne.n	8004988 <xQueueGenericSend+0x64>
	__asm volatile
 8004970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004974:	f383 8811 	msr	BASEPRI, r3
 8004978:	f3bf 8f6f 	isb	sy
 800497c:	f3bf 8f4f 	dsb	sy
 8004980:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004982:	bf00      	nop
 8004984:	bf00      	nop
 8004986:	e7fd      	b.n	8004984 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d103      	bne.n	8004996 <xQueueGenericSend+0x72>
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004992:	2b01      	cmp	r3, #1
 8004994:	d101      	bne.n	800499a <xQueueGenericSend+0x76>
 8004996:	2301      	movs	r3, #1
 8004998:	e000      	b.n	800499c <xQueueGenericSend+0x78>
 800499a:	2300      	movs	r3, #0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <xQueueGenericSend+0x94>
	__asm volatile
 80049a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a4:	f383 8811 	msr	BASEPRI, r3
 80049a8:	f3bf 8f6f 	isb	sy
 80049ac:	f3bf 8f4f 	dsb	sy
 80049b0:	623b      	str	r3, [r7, #32]
}
 80049b2:	bf00      	nop
 80049b4:	bf00      	nop
 80049b6:	e7fd      	b.n	80049b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049b8:	f001 fb2c 	bl	8006014 <xTaskGetSchedulerState>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d102      	bne.n	80049c8 <xQueueGenericSend+0xa4>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <xQueueGenericSend+0xa8>
 80049c8:	2301      	movs	r3, #1
 80049ca:	e000      	b.n	80049ce <xQueueGenericSend+0xaa>
 80049cc:	2300      	movs	r3, #0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10b      	bne.n	80049ea <xQueueGenericSend+0xc6>
	__asm volatile
 80049d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d6:	f383 8811 	msr	BASEPRI, r3
 80049da:	f3bf 8f6f 	isb	sy
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	61fb      	str	r3, [r7, #28]
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	e7fd      	b.n	80049e6 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049ea:	f002 f90f 	bl	8006c0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d302      	bcc.n	8004a00 <xQueueGenericSend+0xdc>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d129      	bne.n	8004a54 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a06:	f000 fb34 	bl	8005072 <prvCopyDataToQueue>
 8004a0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d010      	beq.n	8004a36 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a16:	3324      	adds	r3, #36	@ 0x24
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f001 f921 	bl	8005c60 <xTaskRemoveFromEventList>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d013      	beq.n	8004a4c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a24:	4b3f      	ldr	r3, [pc, #252]	@ (8004b24 <xQueueGenericSend+0x200>)
 8004a26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	e00a      	b.n	8004a4c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d007      	beq.n	8004a4c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a3c:	4b39      	ldr	r3, [pc, #228]	@ (8004b24 <xQueueGenericSend+0x200>)
 8004a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a4c:	f002 f90e 	bl	8006c6c <vPortExitCritical>
				return pdPASS;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e063      	b.n	8004b1c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d103      	bne.n	8004a62 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a5a:	f002 f907 	bl	8006c6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	e05c      	b.n	8004b1c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d106      	bne.n	8004a76 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f001 f95b 	bl	8005d28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a72:	2301      	movs	r3, #1
 8004a74:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a76:	f002 f8f9 	bl	8006c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a7a:	f000 fec1 	bl	8005800 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a7e:	f002 f8c5 	bl	8006c0c <vPortEnterCritical>
 8004a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a88:	b25b      	sxtb	r3, r3
 8004a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8e:	d103      	bne.n	8004a98 <xQueueGenericSend+0x174>
 8004a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a9e:	b25b      	sxtb	r3, r3
 8004aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa4:	d103      	bne.n	8004aae <xQueueGenericSend+0x18a>
 8004aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004aae:	f002 f8dd 	bl	8006c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ab2:	1d3a      	adds	r2, r7, #4
 8004ab4:	f107 0314 	add.w	r3, r7, #20
 8004ab8:	4611      	mov	r1, r2
 8004aba:	4618      	mov	r0, r3
 8004abc:	f001 f94a 	bl	8005d54 <xTaskCheckForTimeOut>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d124      	bne.n	8004b10 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ac6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ac8:	f000 fbcb 	bl	8005262 <prvIsQueueFull>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d018      	beq.n	8004b04 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad4:	3310      	adds	r3, #16
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	4611      	mov	r1, r2
 8004ada:	4618      	mov	r0, r3
 8004adc:	f001 f86e 	bl	8005bbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004ae0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ae2:	f000 fb56 	bl	8005192 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004ae6:	f000 fe99 	bl	800581c <xTaskResumeAll>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f47f af7c 	bne.w	80049ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004af2:	4b0c      	ldr	r3, [pc, #48]	@ (8004b24 <xQueueGenericSend+0x200>)
 8004af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	f3bf 8f4f 	dsb	sy
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	e772      	b.n	80049ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b06:	f000 fb44 	bl	8005192 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b0a:	f000 fe87 	bl	800581c <xTaskResumeAll>
 8004b0e:	e76c      	b.n	80049ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b12:	f000 fb3e 	bl	8005192 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b16:	f000 fe81 	bl	800581c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b1a:	2300      	movs	r3, #0
		}
	}
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3738      	adds	r7, #56	@ 0x38
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	e000ed04 	.word	0xe000ed04

08004b28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08e      	sub	sp, #56	@ 0x38
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
 8004b34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10b      	bne.n	8004b58 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b52:	bf00      	nop
 8004b54:	bf00      	nop
 8004b56:	e7fd      	b.n	8004b54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d103      	bne.n	8004b66 <xQueueGenericSendFromISR+0x3e>
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <xQueueGenericSendFromISR+0x42>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <xQueueGenericSendFromISR+0x44>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	623b      	str	r3, [r7, #32]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d103      	bne.n	8004b96 <xQueueGenericSendFromISR+0x6e>
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <xQueueGenericSendFromISR+0x72>
 8004b96:	2301      	movs	r3, #1
 8004b98:	e000      	b.n	8004b9c <xQueueGenericSendFromISR+0x74>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d10b      	bne.n	8004bb8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 8004ba8:	f3bf 8f6f 	isb	sy
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	61fb      	str	r3, [r7, #28]
}
 8004bb2:	bf00      	nop
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bb8:	f002 f8ea 	bl	8006d90 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004bbc:	f3ef 8211 	mrs	r2, BASEPRI
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	61ba      	str	r2, [r7, #24]
 8004bd2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004bd4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d302      	bcc.n	8004bea <xQueueGenericSendFromISR+0xc2>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d12c      	bne.n	8004c44 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	68b9      	ldr	r1, [r7, #8]
 8004bf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bfa:	f000 fa3a 	bl	8005072 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004bfe:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8004c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c06:	d112      	bne.n	8004c2e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d016      	beq.n	8004c3e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c12:	3324      	adds	r3, #36	@ 0x24
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 f823 	bl	8005c60 <xTaskRemoveFromEventList>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00e      	beq.n	8004c3e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	e007      	b.n	8004c3e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c32:	3301      	adds	r3, #1
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	b25a      	sxtb	r2, r3
 8004c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8004c42:	e001      	b.n	8004c48 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c44:	2300      	movs	r3, #0
 8004c46:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c4a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c52:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3738      	adds	r7, #56	@ 0x38
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b08c      	sub	sp, #48	@ 0x30
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10b      	bne.n	8004c92 <xQueueReceive+0x32>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	623b      	str	r3, [r7, #32]
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	e7fd      	b.n	8004c8e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d103      	bne.n	8004ca0 <xQueueReceive+0x40>
 8004c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d101      	bne.n	8004ca4 <xQueueReceive+0x44>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e000      	b.n	8004ca6 <xQueueReceive+0x46>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10b      	bne.n	8004cc2 <xQueueReceive+0x62>
	__asm volatile
 8004caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cae:	f383 8811 	msr	BASEPRI, r3
 8004cb2:	f3bf 8f6f 	isb	sy
 8004cb6:	f3bf 8f4f 	dsb	sy
 8004cba:	61fb      	str	r3, [r7, #28]
}
 8004cbc:	bf00      	nop
 8004cbe:	bf00      	nop
 8004cc0:	e7fd      	b.n	8004cbe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cc2:	f001 f9a7 	bl	8006014 <xTaskGetSchedulerState>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <xQueueReceive+0x72>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <xQueueReceive+0x76>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e000      	b.n	8004cd8 <xQueueReceive+0x78>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10b      	bne.n	8004cf4 <xQueueReceive+0x94>
	__asm volatile
 8004cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	61bb      	str	r3, [r7, #24]
}
 8004cee:	bf00      	nop
 8004cf0:	bf00      	nop
 8004cf2:	e7fd      	b.n	8004cf0 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cf4:	f001 ff8a 	bl	8006c0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d01f      	beq.n	8004d44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d04:	68b9      	ldr	r1, [r7, #8]
 8004d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d08:	f000 fa1d 	bl	8005146 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	1e5a      	subs	r2, r3, #1
 8004d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00f      	beq.n	8004d3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1e:	3310      	adds	r3, #16
 8004d20:	4618      	mov	r0, r3
 8004d22:	f000 ff9d 	bl	8005c60 <xTaskRemoveFromEventList>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d007      	beq.n	8004d3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8004e20 <xQueueReceive+0x1c0>)
 8004d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d32:	601a      	str	r2, [r3, #0]
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d3c:	f001 ff96 	bl	8006c6c <vPortExitCritical>
				return pdPASS;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e069      	b.n	8004e18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d103      	bne.n	8004d52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d4a:	f001 ff8f 	bl	8006c6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	e062      	b.n	8004e18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d106      	bne.n	8004d66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d58:	f107 0310 	add.w	r3, r7, #16
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 ffe3 	bl	8005d28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d62:	2301      	movs	r3, #1
 8004d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d66:	f001 ff81 	bl	8006c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d6a:	f000 fd49 	bl	8005800 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d6e:	f001 ff4d 	bl	8006c0c <vPortEnterCritical>
 8004d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d78:	b25b      	sxtb	r3, r3
 8004d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7e:	d103      	bne.n	8004d88 <xQueueReceive+0x128>
 8004d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d8e:	b25b      	sxtb	r3, r3
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d103      	bne.n	8004d9e <xQueueReceive+0x13e>
 8004d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d9e:	f001 ff65 	bl	8006c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004da2:	1d3a      	adds	r2, r7, #4
 8004da4:	f107 0310 	add.w	r3, r7, #16
 8004da8:	4611      	mov	r1, r2
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 ffd2 	bl	8005d54 <xTaskCheckForTimeOut>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d123      	bne.n	8004dfe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004db8:	f000 fa3d 	bl	8005236 <prvIsQueueEmpty>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d017      	beq.n	8004df2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	3324      	adds	r3, #36	@ 0x24
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	4611      	mov	r1, r2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fef6 	bl	8005bbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dd2:	f000 f9de 	bl	8005192 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dd6:	f000 fd21 	bl	800581c <xTaskResumeAll>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d189      	bne.n	8004cf4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004de0:	4b0f      	ldr	r3, [pc, #60]	@ (8004e20 <xQueueReceive+0x1c0>)
 8004de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	e780      	b.n	8004cf4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004df2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004df4:	f000 f9cd 	bl	8005192 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004df8:	f000 fd10 	bl	800581c <xTaskResumeAll>
 8004dfc:	e77a      	b.n	8004cf4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e00:	f000 f9c7 	bl	8005192 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e04:	f000 fd0a 	bl	800581c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e0a:	f000 fa14 	bl	8005236 <prvIsQueueEmpty>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f43f af6f 	beq.w	8004cf4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3730      	adds	r7, #48	@ 0x30
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	e000ed04 	.word	0xe000ed04

08004e24 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08e      	sub	sp, #56	@ 0x38
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004e36:	2300      	movs	r3, #0
 8004e38:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10b      	bne.n	8004e58 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	623b      	str	r3, [r7, #32]
}
 8004e52:	bf00      	nop
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00b      	beq.n	8004e78 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	61fb      	str	r3, [r7, #28]
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e78:	f001 f8cc 	bl	8006014 <xTaskGetSchedulerState>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d102      	bne.n	8004e88 <xQueueSemaphoreTake+0x64>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <xQueueSemaphoreTake+0x68>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e000      	b.n	8004e8e <xQueueSemaphoreTake+0x6a>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10b      	bne.n	8004eaa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	61bb      	str	r3, [r7, #24]
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	e7fd      	b.n	8004ea6 <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004eaa:	f001 feaf 	bl	8006c0c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d024      	beq.n	8004f04 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebc:	1e5a      	subs	r2, r3, #1
 8004ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d104      	bne.n	8004ed4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004eca:	f001 fa27 	bl	800631c <pvTaskIncrementMutexHeldCount>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed2:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00f      	beq.n	8004efc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ede:	3310      	adds	r3, #16
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 febd 	bl	8005c60 <xTaskRemoveFromEventList>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d007      	beq.n	8004efc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004eec:	4b54      	ldr	r3, [pc, #336]	@ (8005040 <xQueueSemaphoreTake+0x21c>)
 8004eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004efc:	f001 feb6 	bl	8006c6c <vPortExitCritical>
				return pdPASS;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e098      	b.n	8005036 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d112      	bne.n	8004f30 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00b      	beq.n	8004f28 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f14:	f383 8811 	msr	BASEPRI, r3
 8004f18:	f3bf 8f6f 	isb	sy
 8004f1c:	f3bf 8f4f 	dsb	sy
 8004f20:	617b      	str	r3, [r7, #20]
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	e7fd      	b.n	8004f24 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004f28:	f001 fea0 	bl	8006c6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e082      	b.n	8005036 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d106      	bne.n	8004f44 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f36:	f107 030c 	add.w	r3, r7, #12
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fef4 	bl	8005d28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f40:	2301      	movs	r3, #1
 8004f42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f44:	f001 fe92 	bl	8006c6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f48:	f000 fc5a 	bl	8005800 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f4c:	f001 fe5e 	bl	8006c0c <vPortEnterCritical>
 8004f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f56:	b25b      	sxtb	r3, r3
 8004f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5c:	d103      	bne.n	8004f66 <xQueueSemaphoreTake+0x142>
 8004f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f6c:	b25b      	sxtb	r3, r3
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d103      	bne.n	8004f7c <xQueueSemaphoreTake+0x158>
 8004f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f7c:	f001 fe76 	bl	8006c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f80:	463a      	mov	r2, r7
 8004f82:	f107 030c 	add.w	r3, r7, #12
 8004f86:	4611      	mov	r1, r2
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 fee3 	bl	8005d54 <xTaskCheckForTimeOut>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d132      	bne.n	8004ffa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f96:	f000 f94e 	bl	8005236 <prvIsQueueEmpty>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d026      	beq.n	8004fee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d109      	bne.n	8004fbc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004fa8:	f001 fe30 	bl	8006c0c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f001 f84d 	bl	8006050 <xTaskPriorityInherit>
 8004fb6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004fb8:	f001 fe58 	bl	8006c6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fbe:	3324      	adds	r3, #36	@ 0x24
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 fdf9 	bl	8005bbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004fca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004fcc:	f000 f8e1 	bl	8005192 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004fd0:	f000 fc24 	bl	800581c <xTaskResumeAll>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f47f af67 	bne.w	8004eaa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004fdc:	4b18      	ldr	r3, [pc, #96]	@ (8005040 <xQueueSemaphoreTake+0x21c>)
 8004fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fe2:	601a      	str	r2, [r3, #0]
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	e75d      	b.n	8004eaa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004fee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ff0:	f000 f8cf 	bl	8005192 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ff4:	f000 fc12 	bl	800581c <xTaskResumeAll>
 8004ff8:	e757      	b.n	8004eaa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004ffa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ffc:	f000 f8c9 	bl	8005192 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005000:	f000 fc0c 	bl	800581c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005004:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005006:	f000 f916 	bl	8005236 <prvIsQueueEmpty>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	f43f af4c 	beq.w	8004eaa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00d      	beq.n	8005034 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005018:	f001 fdf8 	bl	8006c0c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800501c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800501e:	f000 f811 	bl	8005044 <prvGetDisinheritPriorityAfterTimeout>
 8005022:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800502a:	4618      	mov	r0, r3
 800502c:	f001 f8ee 	bl	800620c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005030:	f001 fe1c 	bl	8006c6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005034:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005036:	4618      	mov	r0, r3
 8005038:	3738      	adds	r7, #56	@ 0x38
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	e000ed04 	.word	0xe000ed04

08005044 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005050:	2b00      	cmp	r3, #0
 8005052:	d006      	beq.n	8005062 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	e001      	b.n	8005066 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005066:	68fb      	ldr	r3, [r7, #12]
	}
 8005068:	4618      	mov	r0, r3
 800506a:	3714      	adds	r7, #20
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr

08005072 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005072:	b580      	push	{r7, lr}
 8005074:	b086      	sub	sp, #24
 8005076:	af00      	add	r7, sp, #0
 8005078:	60f8      	str	r0, [r7, #12]
 800507a:	60b9      	str	r1, [r7, #8]
 800507c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005086:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10d      	bne.n	80050ac <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d14d      	bne.n	8005134 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	4618      	mov	r0, r3
 800509e:	f001 f845 	bl	800612c <xTaskPriorityDisinherit>
 80050a2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	605a      	str	r2, [r3, #4]
 80050aa:	e043      	b.n	8005134 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d119      	bne.n	80050e6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6898      	ldr	r0, [r3, #8]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ba:	461a      	mov	r2, r3
 80050bc:	68b9      	ldr	r1, [r7, #8]
 80050be:	f002 ffce 	bl	800805e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ca:	441a      	add	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d32b      	bcc.n	8005134 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	609a      	str	r2, [r3, #8]
 80050e4:	e026      	b.n	8005134 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	68d8      	ldr	r0, [r3, #12]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ee:	461a      	mov	r2, r3
 80050f0:	68b9      	ldr	r1, [r7, #8]
 80050f2:	f002 ffb4 	bl	800805e <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	68da      	ldr	r2, [r3, #12]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	425b      	negs	r3, r3
 8005100:	441a      	add	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	68da      	ldr	r2, [r3, #12]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d207      	bcs.n	8005122 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	425b      	negs	r3, r3
 800511c:	441a      	add	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d105      	bne.n	8005134 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d002      	beq.n	8005134 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	3b01      	subs	r3, #1
 8005132:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800513c:	697b      	ldr	r3, [r7, #20]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005154:	2b00      	cmp	r3, #0
 8005156:	d018      	beq.n	800518a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005160:	441a      	add	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	429a      	cmp	r2, r3
 8005170:	d303      	bcc.n	800517a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	68d9      	ldr	r1, [r3, #12]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	461a      	mov	r2, r3
 8005184:	6838      	ldr	r0, [r7, #0]
 8005186:	f002 ff6a 	bl	800805e <memcpy>
	}
}
 800518a:	bf00      	nop
 800518c:	3708      	adds	r7, #8
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b084      	sub	sp, #16
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800519a:	f001 fd37 	bl	8006c0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051a4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80051a6:	e011      	b.n	80051cc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d012      	beq.n	80051d6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3324      	adds	r3, #36	@ 0x24
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fd53 	bl	8005c60 <xTaskRemoveFromEventList>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80051c0:	f000 fe2c 	bl	8005e1c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80051cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	dce9      	bgt.n	80051a8 <prvUnlockQueue+0x16>
 80051d4:	e000      	b.n	80051d8 <prvUnlockQueue+0x46>
					break;
 80051d6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	22ff      	movs	r2, #255	@ 0xff
 80051dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80051e0:	f001 fd44 	bl	8006c6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80051e4:	f001 fd12 	bl	8006c0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051ee:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80051f0:	e011      	b.n	8005216 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d012      	beq.n	8005220 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	3310      	adds	r3, #16
 80051fe:	4618      	mov	r0, r3
 8005200:	f000 fd2e 	bl	8005c60 <xTaskRemoveFromEventList>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800520a:	f000 fe07 	bl	8005e1c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800520e:	7bbb      	ldrb	r3, [r7, #14]
 8005210:	3b01      	subs	r3, #1
 8005212:	b2db      	uxtb	r3, r3
 8005214:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005216:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800521a:	2b00      	cmp	r3, #0
 800521c:	dce9      	bgt.n	80051f2 <prvUnlockQueue+0x60>
 800521e:	e000      	b.n	8005222 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005220:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	22ff      	movs	r2, #255	@ 0xff
 8005226:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800522a:	f001 fd1f 	bl	8006c6c <vPortExitCritical>
}
 800522e:	bf00      	nop
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b084      	sub	sp, #16
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800523e:	f001 fce5 	bl	8006c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005246:	2b00      	cmp	r3, #0
 8005248:	d102      	bne.n	8005250 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800524a:	2301      	movs	r3, #1
 800524c:	60fb      	str	r3, [r7, #12]
 800524e:	e001      	b.n	8005254 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005250:	2300      	movs	r3, #0
 8005252:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005254:	f001 fd0a 	bl	8006c6c <vPortExitCritical>

	return xReturn;
 8005258:	68fb      	ldr	r3, [r7, #12]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800526a:	f001 fccf 	bl	8006c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005276:	429a      	cmp	r2, r3
 8005278:	d102      	bne.n	8005280 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800527a:	2301      	movs	r3, #1
 800527c:	60fb      	str	r3, [r7, #12]
 800527e:	e001      	b.n	8005284 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005280:	2300      	movs	r3, #0
 8005282:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005284:	f001 fcf2 	bl	8006c6c <vPortExitCritical>

	return xReturn;
 8005288:	68fb      	ldr	r3, [r7, #12]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
	...

08005294 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800529e:	2300      	movs	r3, #0
 80052a0:	60fb      	str	r3, [r7, #12]
 80052a2:	e014      	b.n	80052ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80052a4:	4a0e      	ldr	r2, [pc, #56]	@ (80052e0 <vQueueAddToRegistry+0x4c>)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10b      	bne.n	80052c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80052b0:	490b      	ldr	r1, [pc, #44]	@ (80052e0 <vQueueAddToRegistry+0x4c>)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80052ba:	4a09      	ldr	r2, [pc, #36]	@ (80052e0 <vQueueAddToRegistry+0x4c>)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	4413      	add	r3, r2
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80052c6:	e006      	b.n	80052d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	3301      	adds	r3, #1
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2b07      	cmp	r3, #7
 80052d2:	d9e7      	bls.n	80052a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	bc80      	pop	{r7}
 80052de:	4770      	bx	lr
 80052e0:	20000a74 	.word	0x20000a74

080052e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80052f4:	f001 fc8a 	bl	8006c0c <vPortEnterCritical>
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052fe:	b25b      	sxtb	r3, r3
 8005300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005304:	d103      	bne.n	800530e <vQueueWaitForMessageRestricted+0x2a>
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005314:	b25b      	sxtb	r3, r3
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531a:	d103      	bne.n	8005324 <vQueueWaitForMessageRestricted+0x40>
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005324:	f001 fca2 	bl	8006c6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532c:	2b00      	cmp	r3, #0
 800532e:	d106      	bne.n	800533e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	3324      	adds	r3, #36	@ 0x24
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	68b9      	ldr	r1, [r7, #8]
 8005338:	4618      	mov	r0, r3
 800533a:	f000 fc65 	bl	8005c08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800533e:	6978      	ldr	r0, [r7, #20]
 8005340:	f7ff ff27 	bl	8005192 <prvUnlockQueue>
	}
 8005344:	bf00      	nop
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08e      	sub	sp, #56	@ 0x38
 8005350:	af04      	add	r7, sp, #16
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
 8005358:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800535a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10b      	bne.n	8005378 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005364:	f383 8811 	msr	BASEPRI, r3
 8005368:	f3bf 8f6f 	isb	sy
 800536c:	f3bf 8f4f 	dsb	sy
 8005370:	623b      	str	r3, [r7, #32]
}
 8005372:	bf00      	nop
 8005374:	bf00      	nop
 8005376:	e7fd      	b.n	8005374 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10b      	bne.n	8005396 <xTaskCreateStatic+0x4a>
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	61fb      	str	r3, [r7, #28]
}
 8005390:	bf00      	nop
 8005392:	bf00      	nop
 8005394:	e7fd      	b.n	8005392 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005396:	23a8      	movs	r3, #168	@ 0xa8
 8005398:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	2ba8      	cmp	r3, #168	@ 0xa8
 800539e:	d00b      	beq.n	80053b8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80053a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	61bb      	str	r3, [r7, #24]
}
 80053b2:	bf00      	nop
 80053b4:	bf00      	nop
 80053b6:	e7fd      	b.n	80053b4 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80053b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d01e      	beq.n	80053fc <xTaskCreateStatic+0xb0>
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01b      	beq.n	80053fc <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80053c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80053c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053cc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	2202      	movs	r2, #2
 80053d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80053d6:	2300      	movs	r3, #0
 80053d8:	9303      	str	r3, [sp, #12]
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	9302      	str	r3, [sp, #8]
 80053de:	f107 0314 	add.w	r3, r7, #20
 80053e2:	9301      	str	r3, [sp, #4]
 80053e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	68b9      	ldr	r1, [r7, #8]
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f850 	bl	8005494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053f6:	f000 f8ed 	bl	80055d4 <prvAddNewTaskToReadyList>
 80053fa:	e001      	b.n	8005400 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80053fc:	2300      	movs	r3, #0
 80053fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005400:	697b      	ldr	r3, [r7, #20]
	}
 8005402:	4618      	mov	r0, r3
 8005404:	3728      	adds	r7, #40	@ 0x28
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800540a:	b580      	push	{r7, lr}
 800540c:	b08c      	sub	sp, #48	@ 0x30
 800540e:	af04      	add	r7, sp, #16
 8005410:	60f8      	str	r0, [r7, #12]
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	603b      	str	r3, [r7, #0]
 8005416:	4613      	mov	r3, r2
 8005418:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800541a:	88fb      	ldrh	r3, [r7, #6]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4618      	mov	r0, r3
 8005420:	f001 fcf6 	bl	8006e10 <pvPortMalloc>
 8005424:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00e      	beq.n	800544a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800542c:	20a8      	movs	r0, #168	@ 0xa8
 800542e:	f001 fcef 	bl	8006e10 <pvPortMalloc>
 8005432:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005440:	e005      	b.n	800544e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005442:	6978      	ldr	r0, [r7, #20]
 8005444:	f001 fdac 	bl	8006fa0 <vPortFree>
 8005448:	e001      	b.n	800544e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800544a:	2300      	movs	r3, #0
 800544c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d017      	beq.n	8005484 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800545c:	88fa      	ldrh	r2, [r7, #6]
 800545e:	2300      	movs	r3, #0
 8005460:	9303      	str	r3, [sp, #12]
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	9302      	str	r3, [sp, #8]
 8005466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005468:	9301      	str	r3, [sp, #4]
 800546a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68b9      	ldr	r1, [r7, #8]
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f80e 	bl	8005494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005478:	69f8      	ldr	r0, [r7, #28]
 800547a:	f000 f8ab 	bl	80055d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800547e:	2301      	movs	r3, #1
 8005480:	61bb      	str	r3, [r7, #24]
 8005482:	e002      	b.n	800548a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005484:	f04f 33ff 	mov.w	r3, #4294967295
 8005488:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800548a:	69bb      	ldr	r3, [r7, #24]
	}
 800548c:	4618      	mov	r0, r3
 800548e:	3720      	adds	r7, #32
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
 80054a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80054a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	461a      	mov	r2, r3
 80054ac:	21a5      	movs	r1, #165	@ 0xa5
 80054ae:	f002 fcf3 	bl	8007e98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80054b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80054bc:	3b01      	subs	r3, #1
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	f023 0307 	bic.w	r3, r3, #7
 80054ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	f003 0307 	and.w	r3, r3, #7
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00b      	beq.n	80054ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 80054d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	617b      	str	r3, [r7, #20]
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	e7fd      	b.n	80054ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054ee:	2300      	movs	r3, #0
 80054f0:	61fb      	str	r3, [r7, #28]
 80054f2:	e012      	b.n	800551a <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	4413      	add	r3, r2
 80054fa:	7819      	ldrb	r1, [r3, #0]
 80054fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	4413      	add	r3, r2
 8005502:	3334      	adds	r3, #52	@ 0x34
 8005504:	460a      	mov	r2, r1
 8005506:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	4413      	add	r3, r2
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d006      	beq.n	8005522 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	3301      	adds	r3, #1
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	2b0f      	cmp	r3, #15
 800551e:	d9e9      	bls.n	80054f4 <prvInitialiseNewTask+0x60>
 8005520:	e000      	b.n	8005524 <prvInitialiseNewTask+0x90>
		{
			break;
 8005522:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800552c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552e:	2b37      	cmp	r3, #55	@ 0x37
 8005530:	d901      	bls.n	8005536 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005532:	2337      	movs	r3, #55	@ 0x37
 8005534:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800553a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800553c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005540:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	2200      	movs	r2, #0
 8005546:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554a:	3304      	adds	r3, #4
 800554c:	4618      	mov	r0, r3
 800554e:	f7fe ff56 	bl	80043fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	3318      	adds	r3, #24
 8005556:	4618      	mov	r0, r3
 8005558:	f7fe ff51 	bl	80043fe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800555c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005560:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005564:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800556c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005570:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	2200      	movs	r2, #0
 8005576:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800557a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557c:	2200      	movs	r2, #0
 800557e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005584:	3354      	adds	r3, #84	@ 0x54
 8005586:	224c      	movs	r2, #76	@ 0x4c
 8005588:	2100      	movs	r1, #0
 800558a:	4618      	mov	r0, r3
 800558c:	f002 fc84 	bl	8007e98 <memset>
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	4a0d      	ldr	r2, [pc, #52]	@ (80055c8 <prvInitialiseNewTask+0x134>)
 8005594:	659a      	str	r2, [r3, #88]	@ 0x58
 8005596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005598:	4a0c      	ldr	r2, [pc, #48]	@ (80055cc <prvInitialiseNewTask+0x138>)
 800559a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800559c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559e:	4a0c      	ldr	r2, [pc, #48]	@ (80055d0 <prvInitialiseNewTask+0x13c>)
 80055a0:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	68f9      	ldr	r1, [r7, #12]
 80055a6:	69b8      	ldr	r0, [r7, #24]
 80055a8:	f001 fa40 	bl	8006a2c <pxPortInitialiseStack>
 80055ac:	4602      	mov	r2, r0
 80055ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80055b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d002      	beq.n	80055be <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80055b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055be:	bf00      	nop
 80055c0:	3720      	adds	r7, #32
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	20001d00 	.word	0x20001d00
 80055cc:	20001d68 	.word	0x20001d68
 80055d0:	20001dd0 	.word	0x20001dd0

080055d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80055dc:	f001 fb16 	bl	8006c0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80055e0:	4b2d      	ldr	r3, [pc, #180]	@ (8005698 <prvAddNewTaskToReadyList+0xc4>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3301      	adds	r3, #1
 80055e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005698 <prvAddNewTaskToReadyList+0xc4>)
 80055e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055ea:	4b2c      	ldr	r3, [pc, #176]	@ (800569c <prvAddNewTaskToReadyList+0xc8>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d109      	bne.n	8005606 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80055f2:	4a2a      	ldr	r2, [pc, #168]	@ (800569c <prvAddNewTaskToReadyList+0xc8>)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80055f8:	4b27      	ldr	r3, [pc, #156]	@ (8005698 <prvAddNewTaskToReadyList+0xc4>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d110      	bne.n	8005622 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005600:	f000 fc32 	bl	8005e68 <prvInitialiseTaskLists>
 8005604:	e00d      	b.n	8005622 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005606:	4b26      	ldr	r3, [pc, #152]	@ (80056a0 <prvAddNewTaskToReadyList+0xcc>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d109      	bne.n	8005622 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800560e:	4b23      	ldr	r3, [pc, #140]	@ (800569c <prvAddNewTaskToReadyList+0xc8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005618:	429a      	cmp	r2, r3
 800561a:	d802      	bhi.n	8005622 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800561c:	4a1f      	ldr	r2, [pc, #124]	@ (800569c <prvAddNewTaskToReadyList+0xc8>)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005622:	4b20      	ldr	r3, [pc, #128]	@ (80056a4 <prvAddNewTaskToReadyList+0xd0>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3301      	adds	r3, #1
 8005628:	4a1e      	ldr	r2, [pc, #120]	@ (80056a4 <prvAddNewTaskToReadyList+0xd0>)
 800562a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800562c:	4b1d      	ldr	r3, [pc, #116]	@ (80056a4 <prvAddNewTaskToReadyList+0xd0>)
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005638:	4b1b      	ldr	r3, [pc, #108]	@ (80056a8 <prvAddNewTaskToReadyList+0xd4>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	429a      	cmp	r2, r3
 800563e:	d903      	bls.n	8005648 <prvAddNewTaskToReadyList+0x74>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	4a18      	ldr	r2, [pc, #96]	@ (80056a8 <prvAddNewTaskToReadyList+0xd4>)
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800564c:	4613      	mov	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <prvAddNewTaskToReadyList+0xd8>)
 8005656:	441a      	add	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3304      	adds	r3, #4
 800565c:	4619      	mov	r1, r3
 800565e:	4610      	mov	r0, r2
 8005660:	f7fe fed9 	bl	8004416 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005664:	f001 fb02 	bl	8006c6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005668:	4b0d      	ldr	r3, [pc, #52]	@ (80056a0 <prvAddNewTaskToReadyList+0xcc>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00e      	beq.n	800568e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005670:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <prvAddNewTaskToReadyList+0xc8>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567a:	429a      	cmp	r2, r3
 800567c:	d207      	bcs.n	800568e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800567e:	4b0c      	ldr	r3, [pc, #48]	@ (80056b0 <prvAddNewTaskToReadyList+0xdc>)
 8005680:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005684:	601a      	str	r2, [r3, #0]
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800568e:	bf00      	nop
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	20000f88 	.word	0x20000f88
 800569c:	20000ab4 	.word	0x20000ab4
 80056a0:	20000f94 	.word	0x20000f94
 80056a4:	20000fa4 	.word	0x20000fa4
 80056a8:	20000f90 	.word	0x20000f90
 80056ac:	20000ab8 	.word	0x20000ab8
 80056b0:	e000ed04 	.word	0xe000ed04

080056b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80056bc:	2300      	movs	r3, #0
 80056be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d018      	beq.n	80056f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80056c6:	4b14      	ldr	r3, [pc, #80]	@ (8005718 <vTaskDelay+0x64>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <vTaskDelay+0x32>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	60bb      	str	r3, [r7, #8]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80056e6:	f000 f88b 	bl	8005800 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80056ea:	2100      	movs	r1, #0
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fe29 	bl	8006344 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80056f2:	f000 f893 	bl	800581c <xTaskResumeAll>
 80056f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d107      	bne.n	800570e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80056fe:	4b07      	ldr	r3, [pc, #28]	@ (800571c <vTaskDelay+0x68>)
 8005700:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800570e:	bf00      	nop
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	20000fb0 	.word	0x20000fb0
 800571c:	e000ed04 	.word	0xe000ed04

08005720 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b08a      	sub	sp, #40	@ 0x28
 8005724:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005726:	2300      	movs	r3, #0
 8005728:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800572e:	463a      	mov	r2, r7
 8005730:	1d39      	adds	r1, r7, #4
 8005732:	f107 0308 	add.w	r3, r7, #8
 8005736:	4618      	mov	r0, r3
 8005738:	f7fe fe10 	bl	800435c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800573c:	6839      	ldr	r1, [r7, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	9202      	str	r2, [sp, #8]
 8005744:	9301      	str	r3, [sp, #4]
 8005746:	2300      	movs	r3, #0
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	2300      	movs	r3, #0
 800574c:	460a      	mov	r2, r1
 800574e:	4924      	ldr	r1, [pc, #144]	@ (80057e0 <vTaskStartScheduler+0xc0>)
 8005750:	4824      	ldr	r0, [pc, #144]	@ (80057e4 <vTaskStartScheduler+0xc4>)
 8005752:	f7ff fdfb 	bl	800534c <xTaskCreateStatic>
 8005756:	4603      	mov	r3, r0
 8005758:	4a23      	ldr	r2, [pc, #140]	@ (80057e8 <vTaskStartScheduler+0xc8>)
 800575a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800575c:	4b22      	ldr	r3, [pc, #136]	@ (80057e8 <vTaskStartScheduler+0xc8>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d002      	beq.n	800576a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005764:	2301      	movs	r3, #1
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	e001      	b.n	800576e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800576a:	2300      	movs	r3, #0
 800576c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d102      	bne.n	800577a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005774:	f000 fe3a 	bl	80063ec <xTimerCreateTimerTask>
 8005778:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d11b      	bne.n	80057b8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005784:	f383 8811 	msr	BASEPRI, r3
 8005788:	f3bf 8f6f 	isb	sy
 800578c:	f3bf 8f4f 	dsb	sy
 8005790:	613b      	str	r3, [r7, #16]
}
 8005792:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005794:	4b15      	ldr	r3, [pc, #84]	@ (80057ec <vTaskStartScheduler+0xcc>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3354      	adds	r3, #84	@ 0x54
 800579a:	4a15      	ldr	r2, [pc, #84]	@ (80057f0 <vTaskStartScheduler+0xd0>)
 800579c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800579e:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <vTaskStartScheduler+0xd4>)
 80057a0:	f04f 32ff 	mov.w	r2, #4294967295
 80057a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80057a6:	4b14      	ldr	r3, [pc, #80]	@ (80057f8 <vTaskStartScheduler+0xd8>)
 80057a8:	2201      	movs	r2, #1
 80057aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80057ac:	4b13      	ldr	r3, [pc, #76]	@ (80057fc <vTaskStartScheduler+0xdc>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80057b2:	f001 f9b9 	bl	8006b28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80057b6:	e00f      	b.n	80057d8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057be:	d10b      	bne.n	80057d8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80057c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c4:	f383 8811 	msr	BASEPRI, r3
 80057c8:	f3bf 8f6f 	isb	sy
 80057cc:	f3bf 8f4f 	dsb	sy
 80057d0:	60fb      	str	r3, [r7, #12]
}
 80057d2:	bf00      	nop
 80057d4:	bf00      	nop
 80057d6:	e7fd      	b.n	80057d4 <vTaskStartScheduler+0xb4>
}
 80057d8:	bf00      	nop
 80057da:	3718      	adds	r7, #24
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	08009cec 	.word	0x08009cec
 80057e4:	08005e35 	.word	0x08005e35
 80057e8:	20000fac 	.word	0x20000fac
 80057ec:	20000ab4 	.word	0x20000ab4
 80057f0:	2000001c 	.word	0x2000001c
 80057f4:	20000fa8 	.word	0x20000fa8
 80057f8:	20000f94 	.word	0x20000f94
 80057fc:	20000f8c 	.word	0x20000f8c

08005800 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005804:	4b04      	ldr	r3, [pc, #16]	@ (8005818 <vTaskSuspendAll+0x18>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3301      	adds	r3, #1
 800580a:	4a03      	ldr	r2, [pc, #12]	@ (8005818 <vTaskSuspendAll+0x18>)
 800580c:	6013      	str	r3, [r2, #0]
}
 800580e:	bf00      	nop
 8005810:	46bd      	mov	sp, r7
 8005812:	bc80      	pop	{r7}
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	20000fb0 	.word	0x20000fb0

0800581c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005822:	2300      	movs	r3, #0
 8005824:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005826:	2300      	movs	r3, #0
 8005828:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800582a:	4b42      	ldr	r3, [pc, #264]	@ (8005934 <xTaskResumeAll+0x118>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <xTaskResumeAll+0x2e>
	__asm volatile
 8005832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005836:	f383 8811 	msr	BASEPRI, r3
 800583a:	f3bf 8f6f 	isb	sy
 800583e:	f3bf 8f4f 	dsb	sy
 8005842:	603b      	str	r3, [r7, #0]
}
 8005844:	bf00      	nop
 8005846:	bf00      	nop
 8005848:	e7fd      	b.n	8005846 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800584a:	f001 f9df 	bl	8006c0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800584e:	4b39      	ldr	r3, [pc, #228]	@ (8005934 <xTaskResumeAll+0x118>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3b01      	subs	r3, #1
 8005854:	4a37      	ldr	r2, [pc, #220]	@ (8005934 <xTaskResumeAll+0x118>)
 8005856:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005858:	4b36      	ldr	r3, [pc, #216]	@ (8005934 <xTaskResumeAll+0x118>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d162      	bne.n	8005926 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005860:	4b35      	ldr	r3, [pc, #212]	@ (8005938 <xTaskResumeAll+0x11c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d05e      	beq.n	8005926 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005868:	e02f      	b.n	80058ca <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800586a:	4b34      	ldr	r3, [pc, #208]	@ (800593c <xTaskResumeAll+0x120>)
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	3318      	adds	r3, #24
 8005876:	4618      	mov	r0, r3
 8005878:	f7fe fe28 	bl	80044cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3304      	adds	r3, #4
 8005880:	4618      	mov	r0, r3
 8005882:	f7fe fe23 	bl	80044cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800588a:	4b2d      	ldr	r3, [pc, #180]	@ (8005940 <xTaskResumeAll+0x124>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	429a      	cmp	r2, r3
 8005890:	d903      	bls.n	800589a <xTaskResumeAll+0x7e>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	4a2a      	ldr	r2, [pc, #168]	@ (8005940 <xTaskResumeAll+0x124>)
 8005898:	6013      	str	r3, [r2, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4a27      	ldr	r2, [pc, #156]	@ (8005944 <xTaskResumeAll+0x128>)
 80058a8:	441a      	add	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	3304      	adds	r3, #4
 80058ae:	4619      	mov	r1, r3
 80058b0:	4610      	mov	r0, r2
 80058b2:	f7fe fdb0 	bl	8004416 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ba:	4b23      	ldr	r3, [pc, #140]	@ (8005948 <xTaskResumeAll+0x12c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d302      	bcc.n	80058ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80058c4:	4b21      	ldr	r3, [pc, #132]	@ (800594c <xTaskResumeAll+0x130>)
 80058c6:	2201      	movs	r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058ca:	4b1c      	ldr	r3, [pc, #112]	@ (800593c <xTaskResumeAll+0x120>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1cb      	bne.n	800586a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80058d8:	f000 fb6a 	bl	8005fb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80058dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005950 <xTaskResumeAll+0x134>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d010      	beq.n	800590a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80058e8:	f000 f844 	bl	8005974 <xTaskIncrementTick>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80058f2:	4b16      	ldr	r3, [pc, #88]	@ (800594c <xTaskResumeAll+0x130>)
 80058f4:	2201      	movs	r2, #1
 80058f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f1      	bne.n	80058e8 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8005904:	4b12      	ldr	r3, [pc, #72]	@ (8005950 <xTaskResumeAll+0x134>)
 8005906:	2200      	movs	r2, #0
 8005908:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800590a:	4b10      	ldr	r3, [pc, #64]	@ (800594c <xTaskResumeAll+0x130>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d009      	beq.n	8005926 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005912:	2301      	movs	r3, #1
 8005914:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005916:	4b0f      	ldr	r3, [pc, #60]	@ (8005954 <xTaskResumeAll+0x138>)
 8005918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005926:	f001 f9a1 	bl	8006c6c <vPortExitCritical>

	return xAlreadyYielded;
 800592a:	68bb      	ldr	r3, [r7, #8]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	20000fb0 	.word	0x20000fb0
 8005938:	20000f88 	.word	0x20000f88
 800593c:	20000f48 	.word	0x20000f48
 8005940:	20000f90 	.word	0x20000f90
 8005944:	20000ab8 	.word	0x20000ab8
 8005948:	20000ab4 	.word	0x20000ab4
 800594c:	20000f9c 	.word	0x20000f9c
 8005950:	20000f98 	.word	0x20000f98
 8005954:	e000ed04 	.word	0xe000ed04

08005958 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800595e:	4b04      	ldr	r3, [pc, #16]	@ (8005970 <xTaskGetTickCount+0x18>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005964:	687b      	ldr	r3, [r7, #4]
}
 8005966:	4618      	mov	r0, r3
 8005968:	370c      	adds	r7, #12
 800596a:	46bd      	mov	sp, r7
 800596c:	bc80      	pop	{r7}
 800596e:	4770      	bx	lr
 8005970:	20000f8c 	.word	0x20000f8c

08005974 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800597a:	2300      	movs	r3, #0
 800597c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800597e:	4b52      	ldr	r3, [pc, #328]	@ (8005ac8 <xTaskIncrementTick+0x154>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	f040 808f 	bne.w	8005aa6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005988:	4b50      	ldr	r3, [pc, #320]	@ (8005acc <xTaskIncrementTick+0x158>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3301      	adds	r3, #1
 800598e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005990:	4a4e      	ldr	r2, [pc, #312]	@ (8005acc <xTaskIncrementTick+0x158>)
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d121      	bne.n	80059e0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800599c:	4b4c      	ldr	r3, [pc, #304]	@ (8005ad0 <xTaskIncrementTick+0x15c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00b      	beq.n	80059be <xTaskIncrementTick+0x4a>
	__asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	603b      	str	r3, [r7, #0]
}
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	e7fd      	b.n	80059ba <xTaskIncrementTick+0x46>
 80059be:	4b44      	ldr	r3, [pc, #272]	@ (8005ad0 <xTaskIncrementTick+0x15c>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60fb      	str	r3, [r7, #12]
 80059c4:	4b43      	ldr	r3, [pc, #268]	@ (8005ad4 <xTaskIncrementTick+0x160>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a41      	ldr	r2, [pc, #260]	@ (8005ad0 <xTaskIncrementTick+0x15c>)
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	4a41      	ldr	r2, [pc, #260]	@ (8005ad4 <xTaskIncrementTick+0x160>)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	4b41      	ldr	r3, [pc, #260]	@ (8005ad8 <xTaskIncrementTick+0x164>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	3301      	adds	r3, #1
 80059d8:	4a3f      	ldr	r2, [pc, #252]	@ (8005ad8 <xTaskIncrementTick+0x164>)
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	f000 fae8 	bl	8005fb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80059e0:	4b3e      	ldr	r3, [pc, #248]	@ (8005adc <xTaskIncrementTick+0x168>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d34e      	bcc.n	8005a88 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059ea:	4b39      	ldr	r3, [pc, #228]	@ (8005ad0 <xTaskIncrementTick+0x15c>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <xTaskIncrementTick+0x84>
 80059f4:	2301      	movs	r3, #1
 80059f6:	e000      	b.n	80059fa <xTaskIncrementTick+0x86>
 80059f8:	2300      	movs	r3, #0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d004      	beq.n	8005a08 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059fe:	4b37      	ldr	r3, [pc, #220]	@ (8005adc <xTaskIncrementTick+0x168>)
 8005a00:	f04f 32ff 	mov.w	r2, #4294967295
 8005a04:	601a      	str	r2, [r3, #0]
					break;
 8005a06:	e03f      	b.n	8005a88 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a08:	4b31      	ldr	r3, [pc, #196]	@ (8005ad0 <xTaskIncrementTick+0x15c>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d203      	bcs.n	8005a28 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005a20:	4a2e      	ldr	r2, [pc, #184]	@ (8005adc <xTaskIncrementTick+0x168>)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6013      	str	r3, [r2, #0]
						break;
 8005a26:	e02f      	b.n	8005a88 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7fe fd4d 	bl	80044cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d004      	beq.n	8005a44 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	3318      	adds	r3, #24
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fe fd44 	bl	80044cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a48:	4b25      	ldr	r3, [pc, #148]	@ (8005ae0 <xTaskIncrementTick+0x16c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d903      	bls.n	8005a58 <xTaskIncrementTick+0xe4>
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a54:	4a22      	ldr	r2, [pc, #136]	@ (8005ae0 <xTaskIncrementTick+0x16c>)
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae4 <xTaskIncrementTick+0x170>)
 8005a66:	441a      	add	r2, r3
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	4610      	mov	r0, r2
 8005a70:	f7fe fcd1 	bl	8004416 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ae8 <xTaskIncrementTick+0x174>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d3b3      	bcc.n	80059ea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005a82:	2301      	movs	r3, #1
 8005a84:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a86:	e7b0      	b.n	80059ea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a88:	4b17      	ldr	r3, [pc, #92]	@ (8005ae8 <xTaskIncrementTick+0x174>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a8e:	4915      	ldr	r1, [pc, #84]	@ (8005ae4 <xTaskIncrementTick+0x170>)
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	440b      	add	r3, r1
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d907      	bls.n	8005ab0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	617b      	str	r3, [r7, #20]
 8005aa4:	e004      	b.n	8005ab0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005aa6:	4b11      	ldr	r3, [pc, #68]	@ (8005aec <xTaskIncrementTick+0x178>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3301      	adds	r3, #1
 8005aac:	4a0f      	ldr	r2, [pc, #60]	@ (8005aec <xTaskIncrementTick+0x178>)
 8005aae:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8005af0 <xTaskIncrementTick+0x17c>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005abc:	697b      	ldr	r3, [r7, #20]
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000fb0 	.word	0x20000fb0
 8005acc:	20000f8c 	.word	0x20000f8c
 8005ad0:	20000f40 	.word	0x20000f40
 8005ad4:	20000f44 	.word	0x20000f44
 8005ad8:	20000fa0 	.word	0x20000fa0
 8005adc:	20000fa8 	.word	0x20000fa8
 8005ae0:	20000f90 	.word	0x20000f90
 8005ae4:	20000ab8 	.word	0x20000ab8
 8005ae8:	20000ab4 	.word	0x20000ab4
 8005aec:	20000f98 	.word	0x20000f98
 8005af0:	20000f9c 	.word	0x20000f9c

08005af4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005af4:	b480      	push	{r7}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005afa:	4b2a      	ldr	r3, [pc, #168]	@ (8005ba4 <vTaskSwitchContext+0xb0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b02:	4b29      	ldr	r3, [pc, #164]	@ (8005ba8 <vTaskSwitchContext+0xb4>)
 8005b04:	2201      	movs	r2, #1
 8005b06:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b08:	e047      	b.n	8005b9a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005b0a:	4b27      	ldr	r3, [pc, #156]	@ (8005ba8 <vTaskSwitchContext+0xb4>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005b10:	4b26      	ldr	r3, [pc, #152]	@ (8005bac <vTaskSwitchContext+0xb8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	60fb      	str	r3, [r7, #12]
 8005b16:	e011      	b.n	8005b3c <vTaskSwitchContext+0x48>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10b      	bne.n	8005b36 <vTaskSwitchContext+0x42>
	__asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b22:	f383 8811 	msr	BASEPRI, r3
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	607b      	str	r3, [r7, #4]
}
 8005b30:	bf00      	nop
 8005b32:	bf00      	nop
 8005b34:	e7fd      	b.n	8005b32 <vTaskSwitchContext+0x3e>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	491c      	ldr	r1, [pc, #112]	@ (8005bb0 <vTaskSwitchContext+0xbc>)
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	4613      	mov	r3, r2
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	4413      	add	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	440b      	add	r3, r1
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d0e3      	beq.n	8005b18 <vTaskSwitchContext+0x24>
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4a15      	ldr	r2, [pc, #84]	@ (8005bb0 <vTaskSwitchContext+0xbc>)
 8005b5c:	4413      	add	r3, r2
 8005b5e:	60bb      	str	r3, [r7, #8]
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	605a      	str	r2, [r3, #4]
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	3308      	adds	r3, #8
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d104      	bne.n	8005b80 <vTaskSwitchContext+0x8c>
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	605a      	str	r2, [r3, #4]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	4a0b      	ldr	r2, [pc, #44]	@ (8005bb4 <vTaskSwitchContext+0xc0>)
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	4a08      	ldr	r2, [pc, #32]	@ (8005bac <vTaskSwitchContext+0xb8>)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b90:	4b08      	ldr	r3, [pc, #32]	@ (8005bb4 <vTaskSwitchContext+0xc0>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3354      	adds	r3, #84	@ 0x54
 8005b96:	4a08      	ldr	r2, [pc, #32]	@ (8005bb8 <vTaskSwitchContext+0xc4>)
 8005b98:	6013      	str	r3, [r2, #0]
}
 8005b9a:	bf00      	nop
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bc80      	pop	{r7}
 8005ba2:	4770      	bx	lr
 8005ba4:	20000fb0 	.word	0x20000fb0
 8005ba8:	20000f9c 	.word	0x20000f9c
 8005bac:	20000f90 	.word	0x20000f90
 8005bb0:	20000ab8 	.word	0x20000ab8
 8005bb4:	20000ab4 	.word	0x20000ab4
 8005bb8:	2000001c 	.word	0x2000001c

08005bbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10b      	bne.n	8005be4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	60fb      	str	r3, [r7, #12]
}
 8005bde:	bf00      	nop
 8005be0:	bf00      	nop
 8005be2:	e7fd      	b.n	8005be0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005be4:	4b07      	ldr	r3, [pc, #28]	@ (8005c04 <vTaskPlaceOnEventList+0x48>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3318      	adds	r3, #24
 8005bea:	4619      	mov	r1, r3
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f7fe fc35 	bl	800445c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	6838      	ldr	r0, [r7, #0]
 8005bf6:	f000 fba5 	bl	8006344 <prvAddCurrentTaskToDelayedList>
}
 8005bfa:	bf00      	nop
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	20000ab4 	.word	0x20000ab4

08005c08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b086      	sub	sp, #24
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10b      	bne.n	8005c32 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	617b      	str	r3, [r7, #20]
}
 8005c2c:	bf00      	nop
 8005c2e:	bf00      	nop
 8005c30:	e7fd      	b.n	8005c2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c32:	4b0a      	ldr	r3, [pc, #40]	@ (8005c5c <vTaskPlaceOnEventListRestricted+0x54>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3318      	adds	r3, #24
 8005c38:	4619      	mov	r1, r3
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f7fe fbeb 	bl	8004416 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005c46:	f04f 33ff 	mov.w	r3, #4294967295
 8005c4a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005c4c:	6879      	ldr	r1, [r7, #4]
 8005c4e:	68b8      	ldr	r0, [r7, #8]
 8005c50:	f000 fb78 	bl	8006344 <prvAddCurrentTaskToDelayedList>
	}
 8005c54:	bf00      	nop
 8005c56:	3718      	adds	r7, #24
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	20000ab4 	.word	0x20000ab4

08005c60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	60fb      	str	r3, [r7, #12]
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	e7fd      	b.n	8005c8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	3318      	adds	r3, #24
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fe fc1a 	bl	80044cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c98:	4b1d      	ldr	r3, [pc, #116]	@ (8005d10 <xTaskRemoveFromEventList+0xb0>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d11d      	bne.n	8005cdc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7fe fc11 	bl	80044cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cae:	4b19      	ldr	r3, [pc, #100]	@ (8005d14 <xTaskRemoveFromEventList+0xb4>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d903      	bls.n	8005cbe <xTaskRemoveFromEventList+0x5e>
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cba:	4a16      	ldr	r2, [pc, #88]	@ (8005d14 <xTaskRemoveFromEventList+0xb4>)
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4a13      	ldr	r2, [pc, #76]	@ (8005d18 <xTaskRemoveFromEventList+0xb8>)
 8005ccc:	441a      	add	r2, r3
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f7fe fb9e 	bl	8004416 <vListInsertEnd>
 8005cda:	e005      	b.n	8005ce8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	3318      	adds	r3, #24
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	480e      	ldr	r0, [pc, #56]	@ (8005d1c <xTaskRemoveFromEventList+0xbc>)
 8005ce4:	f7fe fb97 	bl	8004416 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cec:	4b0c      	ldr	r3, [pc, #48]	@ (8005d20 <xTaskRemoveFromEventList+0xc0>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d905      	bls.n	8005d02 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <xTaskRemoveFromEventList+0xc4>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
 8005d00:	e001      	b.n	8005d06 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005d02:	2300      	movs	r3, #0
 8005d04:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005d06:	697b      	ldr	r3, [r7, #20]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	20000fb0 	.word	0x20000fb0
 8005d14:	20000f90 	.word	0x20000f90
 8005d18:	20000ab8 	.word	0x20000ab8
 8005d1c:	20000f48 	.word	0x20000f48
 8005d20:	20000ab4 	.word	0x20000ab4
 8005d24:	20000f9c 	.word	0x20000f9c

08005d28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d30:	4b06      	ldr	r3, [pc, #24]	@ (8005d4c <vTaskInternalSetTimeOutState+0x24>)
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d38:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <vTaskInternalSetTimeOutState+0x28>)
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	605a      	str	r2, [r3, #4]
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bc80      	pop	{r7}
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	20000fa0 	.word	0x20000fa0
 8005d50:	20000f8c 	.word	0x20000f8c

08005d54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10b      	bne.n	8005d7c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d68:	f383 8811 	msr	BASEPRI, r3
 8005d6c:	f3bf 8f6f 	isb	sy
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	613b      	str	r3, [r7, #16]
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	e7fd      	b.n	8005d78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	60fb      	str	r3, [r7, #12]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005d9a:	f000 ff37 	bl	8006c0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e14 <xTaskCheckForTimeOut+0xc0>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db6:	d102      	bne.n	8005dbe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005db8:	2300      	movs	r3, #0
 8005dba:	61fb      	str	r3, [r7, #28]
 8005dbc:	e023      	b.n	8005e06 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <xTaskCheckForTimeOut+0xc4>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d007      	beq.n	8005dda <xTaskCheckForTimeOut+0x86>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	69ba      	ldr	r2, [r7, #24]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d302      	bcc.n	8005dda <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	61fb      	str	r3, [r7, #28]
 8005dd8:	e015      	b.n	8005e06 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d20b      	bcs.n	8005dfc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	1ad2      	subs	r2, r2, r3
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f7ff ff99 	bl	8005d28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005df6:	2300      	movs	r3, #0
 8005df8:	61fb      	str	r3, [r7, #28]
 8005dfa:	e004      	b.n	8005e06 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005e02:	2301      	movs	r3, #1
 8005e04:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005e06:	f000 ff31 	bl	8006c6c <vPortExitCritical>

	return xReturn;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3720      	adds	r7, #32
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	20000f8c 	.word	0x20000f8c
 8005e18:	20000fa0 	.word	0x20000fa0

08005e1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005e20:	4b03      	ldr	r3, [pc, #12]	@ (8005e30 <vTaskMissedYield+0x14>)
 8005e22:	2201      	movs	r2, #1
 8005e24:	601a      	str	r2, [r3, #0]
}
 8005e26:	bf00      	nop
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bc80      	pop	{r7}
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	20000f9c 	.word	0x20000f9c

08005e34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005e3c:	f000 f854 	bl	8005ee8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e40:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <prvIdleTask+0x2c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d907      	bls.n	8005e58 <prvIdleTask+0x24>
			{
				taskYIELD();
 8005e48:	4b06      	ldr	r3, [pc, #24]	@ (8005e64 <prvIdleTask+0x30>)
 8005e4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	f3bf 8f4f 	dsb	sy
 8005e54:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8005e58:	f7fb f8e4 	bl	8001024 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8005e5c:	e7ee      	b.n	8005e3c <prvIdleTask+0x8>
 8005e5e:	bf00      	nop
 8005e60:	20000ab8 	.word	0x20000ab8
 8005e64:	e000ed04 	.word	0xe000ed04

08005e68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e6e:	2300      	movs	r3, #0
 8005e70:	607b      	str	r3, [r7, #4]
 8005e72:	e00c      	b.n	8005e8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	4613      	mov	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4a12      	ldr	r2, [pc, #72]	@ (8005ec8 <prvInitialiseTaskLists+0x60>)
 8005e80:	4413      	add	r3, r2
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7fe fa9c 	bl	80043c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	607b      	str	r3, [r7, #4]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b37      	cmp	r3, #55	@ 0x37
 8005e92:	d9ef      	bls.n	8005e74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005e94:	480d      	ldr	r0, [pc, #52]	@ (8005ecc <prvInitialiseTaskLists+0x64>)
 8005e96:	f7fe fa93 	bl	80043c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005e9a:	480d      	ldr	r0, [pc, #52]	@ (8005ed0 <prvInitialiseTaskLists+0x68>)
 8005e9c:	f7fe fa90 	bl	80043c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005ea0:	480c      	ldr	r0, [pc, #48]	@ (8005ed4 <prvInitialiseTaskLists+0x6c>)
 8005ea2:	f7fe fa8d 	bl	80043c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005ea6:	480c      	ldr	r0, [pc, #48]	@ (8005ed8 <prvInitialiseTaskLists+0x70>)
 8005ea8:	f7fe fa8a 	bl	80043c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005eac:	480b      	ldr	r0, [pc, #44]	@ (8005edc <prvInitialiseTaskLists+0x74>)
 8005eae:	f7fe fa87 	bl	80043c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee0 <prvInitialiseTaskLists+0x78>)
 8005eb4:	4a05      	ldr	r2, [pc, #20]	@ (8005ecc <prvInitialiseTaskLists+0x64>)
 8005eb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee4 <prvInitialiseTaskLists+0x7c>)
 8005eba:	4a05      	ldr	r2, [pc, #20]	@ (8005ed0 <prvInitialiseTaskLists+0x68>)
 8005ebc:	601a      	str	r2, [r3, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000ab8 	.word	0x20000ab8
 8005ecc:	20000f18 	.word	0x20000f18
 8005ed0:	20000f2c 	.word	0x20000f2c
 8005ed4:	20000f48 	.word	0x20000f48
 8005ed8:	20000f5c 	.word	0x20000f5c
 8005edc:	20000f74 	.word	0x20000f74
 8005ee0:	20000f40 	.word	0x20000f40
 8005ee4:	20000f44 	.word	0x20000f44

08005ee8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005eee:	e019      	b.n	8005f24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ef0:	f000 fe8c 	bl	8006c0c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005ef4:	4b10      	ldr	r3, [pc, #64]	@ (8005f38 <prvCheckTasksWaitingTermination+0x50>)
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fe fae3 	bl	80044cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <prvCheckTasksWaitingTermination+0x54>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f3c <prvCheckTasksWaitingTermination+0x54>)
 8005f0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f10:	4b0b      	ldr	r3, [pc, #44]	@ (8005f40 <prvCheckTasksWaitingTermination+0x58>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3b01      	subs	r3, #1
 8005f16:	4a0a      	ldr	r2, [pc, #40]	@ (8005f40 <prvCheckTasksWaitingTermination+0x58>)
 8005f18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f1a:	f000 fea7 	bl	8006c6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f810 	bl	8005f44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f24:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <prvCheckTasksWaitingTermination+0x58>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1e1      	bne.n	8005ef0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f2c:	bf00      	nop
 8005f2e:	bf00      	nop
 8005f30:	3708      	adds	r7, #8
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	20000f5c 	.word	0x20000f5c
 8005f3c:	20000f88 	.word	0x20000f88
 8005f40:	20000f70 	.word	0x20000f70

08005f44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3354      	adds	r3, #84	@ 0x54
 8005f50:	4618      	mov	r0, r3
 8005f52:	f001 ffbd 	bl	8007ed0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d108      	bne.n	8005f72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f64:	4618      	mov	r0, r3
 8005f66:	f001 f81b 	bl	8006fa0 <vPortFree>
				vPortFree( pxTCB );
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f001 f818 	bl	8006fa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005f70:	e019      	b.n	8005fa6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d103      	bne.n	8005f84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f001 f80f 	bl	8006fa0 <vPortFree>
	}
 8005f82:	e010      	b.n	8005fa6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d00b      	beq.n	8005fa6 <prvDeleteTCB+0x62>
	__asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60fb      	str	r3, [r7, #12]
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	e7fd      	b.n	8005fa2 <prvDeleteTCB+0x5e>
	}
 8005fa6:	bf00      	nop
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
	...

08005fb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff0 <prvResetNextTaskUnblockTime+0x40>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <prvResetNextTaskUnblockTime+0x14>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e000      	b.n	8005fc6 <prvResetNextTaskUnblockTime+0x16>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d004      	beq.n	8005fd4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005fca:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff4 <prvResetNextTaskUnblockTime+0x44>)
 8005fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005fd2:	e008      	b.n	8005fe6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fd4:	4b06      	ldr	r3, [pc, #24]	@ (8005ff0 <prvResetNextTaskUnblockTime+0x40>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	4a04      	ldr	r2, [pc, #16]	@ (8005ff4 <prvResetNextTaskUnblockTime+0x44>)
 8005fe4:	6013      	str	r3, [r2, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bc80      	pop	{r7}
 8005fee:	4770      	bx	lr
 8005ff0:	20000f40 	.word	0x20000f40
 8005ff4:	20000fa8 	.word	0x20000fa8

08005ff8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005ffe:	4b04      	ldr	r3, [pc, #16]	@ (8006010 <xTaskGetCurrentTaskHandle+0x18>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006004:	687b      	ldr	r3, [r7, #4]
	}
 8006006:	4618      	mov	r0, r3
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	20000ab4 	.word	0x20000ab4

08006014 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800601a:	4b0b      	ldr	r3, [pc, #44]	@ (8006048 <xTaskGetSchedulerState+0x34>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d102      	bne.n	8006028 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006022:	2301      	movs	r3, #1
 8006024:	607b      	str	r3, [r7, #4]
 8006026:	e008      	b.n	800603a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006028:	4b08      	ldr	r3, [pc, #32]	@ (800604c <xTaskGetSchedulerState+0x38>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006030:	2302      	movs	r3, #2
 8006032:	607b      	str	r3, [r7, #4]
 8006034:	e001      	b.n	800603a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006036:	2300      	movs	r3, #0
 8006038:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800603a:	687b      	ldr	r3, [r7, #4]
	}
 800603c:	4618      	mov	r0, r3
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	20000f94 	.word	0x20000f94
 800604c:	20000fb0 	.word	0x20000fb0

08006050 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800605c:	2300      	movs	r3, #0
 800605e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d056      	beq.n	8006114 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800606a:	4b2d      	ldr	r3, [pc, #180]	@ (8006120 <xTaskPriorityInherit+0xd0>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006070:	429a      	cmp	r2, r3
 8006072:	d246      	bcs.n	8006102 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	2b00      	cmp	r3, #0
 800607a:	db06      	blt.n	800608a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800607c:	4b28      	ldr	r3, [pc, #160]	@ (8006120 <xTaskPriorityInherit+0xd0>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006082:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	6959      	ldr	r1, [r3, #20]
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006092:	4613      	mov	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4a22      	ldr	r2, [pc, #136]	@ (8006124 <xTaskPriorityInherit+0xd4>)
 800609c:	4413      	add	r3, r2
 800609e:	4299      	cmp	r1, r3
 80060a0:	d101      	bne.n	80060a6 <xTaskPriorityInherit+0x56>
 80060a2:	2301      	movs	r3, #1
 80060a4:	e000      	b.n	80060a8 <xTaskPriorityInherit+0x58>
 80060a6:	2300      	movs	r3, #0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d022      	beq.n	80060f2 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	3304      	adds	r3, #4
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fe fa0b 	bl	80044cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006120 <xTaskPriorityInherit+0xd0>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c4:	4b18      	ldr	r3, [pc, #96]	@ (8006128 <xTaskPriorityInherit+0xd8>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d903      	bls.n	80060d4 <xTaskPriorityInherit+0x84>
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d0:	4a15      	ldr	r2, [pc, #84]	@ (8006128 <xTaskPriorityInherit+0xd8>)
 80060d2:	6013      	str	r3, [r2, #0]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060d8:	4613      	mov	r3, r2
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	4413      	add	r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	4a10      	ldr	r2, [pc, #64]	@ (8006124 <xTaskPriorityInherit+0xd4>)
 80060e2:	441a      	add	r2, r3
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	3304      	adds	r3, #4
 80060e8:	4619      	mov	r1, r3
 80060ea:	4610      	mov	r0, r2
 80060ec:	f7fe f993 	bl	8004416 <vListInsertEnd>
 80060f0:	e004      	b.n	80060fc <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006120 <xTaskPriorityInherit+0xd0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80060fc:	2301      	movs	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	e008      	b.n	8006114 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006106:	4b06      	ldr	r3, [pc, #24]	@ (8006120 <xTaskPriorityInherit+0xd0>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610c:	429a      	cmp	r2, r3
 800610e:	d201      	bcs.n	8006114 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006110:	2301      	movs	r3, #1
 8006112:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006114:	68fb      	ldr	r3, [r7, #12]
	}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	20000ab4 	.word	0x20000ab4
 8006124:	20000ab8 	.word	0x20000ab8
 8006128:	20000f90 	.word	0x20000f90

0800612c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006138:	2300      	movs	r3, #0
 800613a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d058      	beq.n	80061f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006142:	4b2f      	ldr	r3, [pc, #188]	@ (8006200 <xTaskPriorityDisinherit+0xd4>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	429a      	cmp	r2, r3
 800614a:	d00b      	beq.n	8006164 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800614c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	60fb      	str	r3, [r7, #12]
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	e7fd      	b.n	8006160 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	60bb      	str	r3, [r7, #8]
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006188:	1e5a      	subs	r2, r3, #1
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006196:	429a      	cmp	r2, r3
 8006198:	d02c      	beq.n	80061f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d128      	bne.n	80061f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fe f990 	bl	80044cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006204 <xTaskPriorityDisinherit+0xd8>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d903      	bls.n	80061d4 <xTaskPriorityDisinherit+0xa8>
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d0:	4a0c      	ldr	r2, [pc, #48]	@ (8006204 <xTaskPriorityDisinherit+0xd8>)
 80061d2:	6013      	str	r3, [r2, #0]
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d8:	4613      	mov	r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	4413      	add	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4a09      	ldr	r2, [pc, #36]	@ (8006208 <xTaskPriorityDisinherit+0xdc>)
 80061e2:	441a      	add	r2, r3
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	3304      	adds	r3, #4
 80061e8:	4619      	mov	r1, r3
 80061ea:	4610      	mov	r0, r2
 80061ec:	f7fe f913 	bl	8004416 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80061f0:	2301      	movs	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80061f4:	697b      	ldr	r3, [r7, #20]
	}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000ab4 	.word	0x20000ab4
 8006204:	20000f90 	.word	0x20000f90
 8006208:	20000ab8 	.word	0x20000ab8

0800620c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800621a:	2301      	movs	r3, #1
 800621c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d071      	beq.n	8006308 <vTaskPriorityDisinheritAfterTimeout+0xfc>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10b      	bne.n	8006244 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800622c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006230:	f383 8811 	msr	BASEPRI, r3
 8006234:	f3bf 8f6f 	isb	sy
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	60fb      	str	r3, [r7, #12]
}
 800623e:	bf00      	nop
 8006240:	bf00      	nop
 8006242:	e7fd      	b.n	8006240 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d902      	bls.n	8006254 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	61fb      	str	r3, [r7, #28]
 8006252:	e002      	b.n	800625a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006258:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625e:	69fa      	ldr	r2, [r7, #28]
 8006260:	429a      	cmp	r2, r3
 8006262:	d051      	beq.n	8006308 <vTaskPriorityDisinheritAfterTimeout+0xfc>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	429a      	cmp	r2, r3
 800626c:	d14c      	bne.n	8006308 <vTaskPriorityDisinheritAfterTimeout+0xfc>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800626e:	4b28      	ldr	r3, [pc, #160]	@ (8006310 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69ba      	ldr	r2, [r7, #24]
 8006274:	429a      	cmp	r2, r3
 8006276:	d10b      	bne.n	8006290 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	60bb      	str	r3, [r7, #8]
}
 800628a:	bf00      	nop
 800628c:	bf00      	nop
 800628e:	e7fd      	b.n	800628c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006294:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	69fa      	ldr	r2, [r7, #28]
 800629a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	db04      	blt.n	80062ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	6959      	ldr	r1, [r3, #20]
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	4613      	mov	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	4413      	add	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4a15      	ldr	r2, [pc, #84]	@ (8006314 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80062be:	4413      	add	r3, r2
 80062c0:	4299      	cmp	r1, r3
 80062c2:	d101      	bne.n	80062c8 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80062c4:	2301      	movs	r3, #1
 80062c6:	e000      	b.n	80062ca <vTaskPriorityDisinheritAfterTimeout+0xbe>
 80062c8:	2300      	movs	r3, #0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d01c      	beq.n	8006308 <vTaskPriorityDisinheritAfterTimeout+0xfc>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	3304      	adds	r3, #4
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7fe f8fa 	bl	80044cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006318 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d903      	bls.n	80062ec <vTaskPriorityDisinheritAfterTimeout+0xe0>
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006318 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062f0:	4613      	mov	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4413      	add	r3, r2
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	4a06      	ldr	r2, [pc, #24]	@ (8006314 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80062fa:	441a      	add	r2, r3
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	3304      	adds	r3, #4
 8006300:	4619      	mov	r1, r3
 8006302:	4610      	mov	r0, r2
 8006304:	f7fe f887 	bl	8004416 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006308:	bf00      	nop
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	20000ab4 	.word	0x20000ab4
 8006314:	20000ab8 	.word	0x20000ab8
 8006318:	20000f90 	.word	0x20000f90

0800631c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006320:	4b07      	ldr	r3, [pc, #28]	@ (8006340 <pvTaskIncrementMutexHeldCount+0x24>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d004      	beq.n	8006332 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006328:	4b05      	ldr	r3, [pc, #20]	@ (8006340 <pvTaskIncrementMutexHeldCount+0x24>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800632e:	3201      	adds	r2, #1
 8006330:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006332:	4b03      	ldr	r3, [pc, #12]	@ (8006340 <pvTaskIncrementMutexHeldCount+0x24>)
 8006334:	681b      	ldr	r3, [r3, #0]
	}
 8006336:	4618      	mov	r0, r3
 8006338:	46bd      	mov	sp, r7
 800633a:	bc80      	pop	{r7}
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	20000ab4 	.word	0x20000ab4

08006344 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800634e:	4b21      	ldr	r3, [pc, #132]	@ (80063d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006354:	4b20      	ldr	r3, [pc, #128]	@ (80063d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3304      	adds	r3, #4
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe f8b6 	bl	80044cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006366:	d10a      	bne.n	800637e <prvAddCurrentTaskToDelayedList+0x3a>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d007      	beq.n	800637e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800636e:	4b1a      	ldr	r3, [pc, #104]	@ (80063d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3304      	adds	r3, #4
 8006374:	4619      	mov	r1, r3
 8006376:	4819      	ldr	r0, [pc, #100]	@ (80063dc <prvAddCurrentTaskToDelayedList+0x98>)
 8006378:	f7fe f84d 	bl	8004416 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800637c:	e026      	b.n	80063cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4413      	add	r3, r2
 8006384:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006386:	4b14      	ldr	r3, [pc, #80]	@ (80063d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	429a      	cmp	r2, r3
 8006394:	d209      	bcs.n	80063aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006396:	4b12      	ldr	r3, [pc, #72]	@ (80063e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	4b0f      	ldr	r3, [pc, #60]	@ (80063d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3304      	adds	r3, #4
 80063a0:	4619      	mov	r1, r3
 80063a2:	4610      	mov	r0, r2
 80063a4:	f7fe f85a 	bl	800445c <vListInsert>
}
 80063a8:	e010      	b.n	80063cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063aa:	4b0e      	ldr	r3, [pc, #56]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	4b0a      	ldr	r3, [pc, #40]	@ (80063d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3304      	adds	r3, #4
 80063b4:	4619      	mov	r1, r3
 80063b6:	4610      	mov	r0, r2
 80063b8:	f7fe f850 	bl	800445c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80063bc:	4b0a      	ldr	r3, [pc, #40]	@ (80063e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d202      	bcs.n	80063cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80063c6:	4a08      	ldr	r2, [pc, #32]	@ (80063e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	6013      	str	r3, [r2, #0]
}
 80063cc:	bf00      	nop
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20000f8c 	.word	0x20000f8c
 80063d8:	20000ab4 	.word	0x20000ab4
 80063dc:	20000f74 	.word	0x20000f74
 80063e0:	20000f44 	.word	0x20000f44
 80063e4:	20000f40 	.word	0x20000f40
 80063e8:	20000fa8 	.word	0x20000fa8

080063ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b08a      	sub	sp, #40	@ 0x28
 80063f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80063f6:	f000 fad9 	bl	80069ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80063fa:	4b1d      	ldr	r3, [pc, #116]	@ (8006470 <xTimerCreateTimerTask+0x84>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d021      	beq.n	8006446 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006402:	2300      	movs	r3, #0
 8006404:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006406:	2300      	movs	r3, #0
 8006408:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800640a:	1d3a      	adds	r2, r7, #4
 800640c:	f107 0108 	add.w	r1, r7, #8
 8006410:	f107 030c 	add.w	r3, r7, #12
 8006414:	4618      	mov	r0, r3
 8006416:	f7fd ffb9 	bl	800438c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	9202      	str	r2, [sp, #8]
 8006422:	9301      	str	r3, [sp, #4]
 8006424:	2302      	movs	r3, #2
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	2300      	movs	r3, #0
 800642a:	460a      	mov	r2, r1
 800642c:	4911      	ldr	r1, [pc, #68]	@ (8006474 <xTimerCreateTimerTask+0x88>)
 800642e:	4812      	ldr	r0, [pc, #72]	@ (8006478 <xTimerCreateTimerTask+0x8c>)
 8006430:	f7fe ff8c 	bl	800534c <xTaskCreateStatic>
 8006434:	4603      	mov	r3, r0
 8006436:	4a11      	ldr	r2, [pc, #68]	@ (800647c <xTimerCreateTimerTask+0x90>)
 8006438:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800643a:	4b10      	ldr	r3, [pc, #64]	@ (800647c <xTimerCreateTimerTask+0x90>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006442:	2301      	movs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10b      	bne.n	8006464 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	613b      	str	r3, [r7, #16]
}
 800645e:	bf00      	nop
 8006460:	bf00      	nop
 8006462:	e7fd      	b.n	8006460 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006464:	697b      	ldr	r3, [r7, #20]
}
 8006466:	4618      	mov	r0, r3
 8006468:	3718      	adds	r7, #24
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	20000fe4 	.word	0x20000fe4
 8006474:	08009cf4 	.word	0x08009cf4
 8006478:	080065a1 	.word	0x080065a1
 800647c:	20000fe8 	.word	0x20000fe8

08006480 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	@ 0x28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800648e:	2300      	movs	r3, #0
 8006490:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10b      	bne.n	80064b0 <xTimerGenericCommand+0x30>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	623b      	str	r3, [r7, #32]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80064b0:	4b19      	ldr	r3, [pc, #100]	@ (8006518 <xTimerGenericCommand+0x98>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d02a      	beq.n	800650e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b05      	cmp	r3, #5
 80064c8:	dc18      	bgt.n	80064fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80064ca:	f7ff fda3 	bl	8006014 <xTaskGetSchedulerState>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d109      	bne.n	80064e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80064d4:	4b10      	ldr	r3, [pc, #64]	@ (8006518 <xTimerGenericCommand+0x98>)
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	f107 0110 	add.w	r1, r7, #16
 80064dc:	2300      	movs	r3, #0
 80064de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e0:	f7fe fa20 	bl	8004924 <xQueueGenericSend>
 80064e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80064e6:	e012      	b.n	800650e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80064e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006518 <xTimerGenericCommand+0x98>)
 80064ea:	6818      	ldr	r0, [r3, #0]
 80064ec:	f107 0110 	add.w	r1, r7, #16
 80064f0:	2300      	movs	r3, #0
 80064f2:	2200      	movs	r2, #0
 80064f4:	f7fe fa16 	bl	8004924 <xQueueGenericSend>
 80064f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80064fa:	e008      	b.n	800650e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80064fc:	4b06      	ldr	r3, [pc, #24]	@ (8006518 <xTimerGenericCommand+0x98>)
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	f107 0110 	add.w	r1, r7, #16
 8006504:	2300      	movs	r3, #0
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	f7fe fb0e 	bl	8004b28 <xQueueGenericSendFromISR>
 800650c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800650e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006510:	4618      	mov	r0, r3
 8006512:	3728      	adds	r7, #40	@ 0x28
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	20000fe4 	.word	0x20000fe4

0800651c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af02      	add	r7, sp, #8
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006526:	4b1d      	ldr	r3, [pc, #116]	@ (800659c <prvProcessExpiredTimer+0x80>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	3304      	adds	r3, #4
 8006534:	4618      	mov	r0, r3
 8006536:	f7fd ffc9 	bl	80044cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d123      	bne.n	800658a <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	18d1      	adds	r1, r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	6978      	ldr	r0, [r7, #20]
 8006550:	f000 f8cc 	bl	80066ec <prvInsertTimerInActiveList>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d017      	beq.n	800658a <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800655a:	2300      	movs	r3, #0
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	2300      	movs	r3, #0
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	2100      	movs	r1, #0
 8006564:	6978      	ldr	r0, [r7, #20]
 8006566:	f7ff ff8b 	bl	8006480 <xTimerGenericCommand>
 800656a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10b      	bne.n	800658a <prvProcessExpiredTimer+0x6e>
	__asm volatile
 8006572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006576:	f383 8811 	msr	BASEPRI, r3
 800657a:	f3bf 8f6f 	isb	sy
 800657e:	f3bf 8f4f 	dsb	sy
 8006582:	60fb      	str	r3, [r7, #12]
}
 8006584:	bf00      	nop
 8006586:	bf00      	nop
 8006588:	e7fd      	b.n	8006586 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658e:	6978      	ldr	r0, [r7, #20]
 8006590:	4798      	blx	r3
}
 8006592:	bf00      	nop
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000fdc 	.word	0x20000fdc

080065a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065a8:	f107 0308 	add.w	r3, r7, #8
 80065ac:	4618      	mov	r0, r3
 80065ae:	f000 f859 	bl	8006664 <prvGetNextExpireTime>
 80065b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	4619      	mov	r1, r3
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f000 f805 	bl	80065c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80065be:	f000 f8d7 	bl	8006770 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065c2:	bf00      	nop
 80065c4:	e7f0      	b.n	80065a8 <prvTimerTask+0x8>
	...

080065c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80065d2:	f7ff f915 	bl	8005800 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80065d6:	f107 0308 	add.w	r3, r7, #8
 80065da:	4618      	mov	r0, r3
 80065dc:	f000 f866 	bl	80066ac <prvSampleTimeNow>
 80065e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d130      	bne.n	800664a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10a      	bne.n	8006604 <prvProcessTimerOrBlockTask+0x3c>
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d806      	bhi.n	8006604 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80065f6:	f7ff f911 	bl	800581c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80065fa:	68f9      	ldr	r1, [r7, #12]
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7ff ff8d 	bl	800651c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006602:	e024      	b.n	800664e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d008      	beq.n	800661c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800660a:	4b13      	ldr	r3, [pc, #76]	@ (8006658 <prvProcessTimerOrBlockTask+0x90>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	bf0c      	ite	eq
 8006614:	2301      	moveq	r3, #1
 8006616:	2300      	movne	r3, #0
 8006618:	b2db      	uxtb	r3, r3
 800661a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800661c:	4b0f      	ldr	r3, [pc, #60]	@ (800665c <prvProcessTimerOrBlockTask+0x94>)
 800661e:	6818      	ldr	r0, [r3, #0]
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	683a      	ldr	r2, [r7, #0]
 8006628:	4619      	mov	r1, r3
 800662a:	f7fe fe5b 	bl	80052e4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800662e:	f7ff f8f5 	bl	800581c <xTaskResumeAll>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10a      	bne.n	800664e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006638:	4b09      	ldr	r3, [pc, #36]	@ (8006660 <prvProcessTimerOrBlockTask+0x98>)
 800663a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	f3bf 8f6f 	isb	sy
}
 8006648:	e001      	b.n	800664e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800664a:	f7ff f8e7 	bl	800581c <xTaskResumeAll>
}
 800664e:	bf00      	nop
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	20000fe0 	.word	0x20000fe0
 800665c:	20000fe4 	.word	0x20000fe4
 8006660:	e000ed04 	.word	0xe000ed04

08006664 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800666c:	4b0e      	ldr	r3, [pc, #56]	@ (80066a8 <prvGetNextExpireTime+0x44>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	bf0c      	ite	eq
 8006676:	2301      	moveq	r3, #1
 8006678:	2300      	movne	r3, #0
 800667a:	b2db      	uxtb	r3, r3
 800667c:	461a      	mov	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d105      	bne.n	8006696 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800668a:	4b07      	ldr	r3, [pc, #28]	@ (80066a8 <prvGetNextExpireTime+0x44>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	e001      	b.n	800669a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006696:	2300      	movs	r3, #0
 8006698:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800669a:	68fb      	ldr	r3, [r7, #12]
}
 800669c:	4618      	mov	r0, r3
 800669e:	3714      	adds	r7, #20
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bc80      	pop	{r7}
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	20000fdc 	.word	0x20000fdc

080066ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80066b4:	f7ff f950 	bl	8005958 <xTaskGetTickCount>
 80066b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80066ba:	4b0b      	ldr	r3, [pc, #44]	@ (80066e8 <prvSampleTimeNow+0x3c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d205      	bcs.n	80066d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80066c4:	f000 f910 	bl	80068e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	601a      	str	r2, [r3, #0]
 80066ce:	e002      	b.n	80066d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80066d6:	4a04      	ldr	r2, [pc, #16]	@ (80066e8 <prvSampleTimeNow+0x3c>)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80066dc:	68fb      	ldr	r3, [r7, #12]
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	20000fec 	.word	0x20000fec

080066ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
 80066f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	429a      	cmp	r2, r3
 8006710:	d812      	bhi.n	8006738 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	1ad2      	subs	r2, r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	429a      	cmp	r2, r3
 800671e:	d302      	bcc.n	8006726 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006720:	2301      	movs	r3, #1
 8006722:	617b      	str	r3, [r7, #20]
 8006724:	e01b      	b.n	800675e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006726:	4b10      	ldr	r3, [pc, #64]	@ (8006768 <prvInsertTimerInActiveList+0x7c>)
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	3304      	adds	r3, #4
 800672e:	4619      	mov	r1, r3
 8006730:	4610      	mov	r0, r2
 8006732:	f7fd fe93 	bl	800445c <vListInsert>
 8006736:	e012      	b.n	800675e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	429a      	cmp	r2, r3
 800673e:	d206      	bcs.n	800674e <prvInsertTimerInActiveList+0x62>
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d302      	bcc.n	800674e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006748:	2301      	movs	r3, #1
 800674a:	617b      	str	r3, [r7, #20]
 800674c:	e007      	b.n	800675e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800674e:	4b07      	ldr	r3, [pc, #28]	@ (800676c <prvInsertTimerInActiveList+0x80>)
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3304      	adds	r3, #4
 8006756:	4619      	mov	r1, r3
 8006758:	4610      	mov	r0, r2
 800675a:	f7fd fe7f 	bl	800445c <vListInsert>
		}
	}

	return xProcessTimerNow;
 800675e:	697b      	ldr	r3, [r7, #20]
}
 8006760:	4618      	mov	r0, r3
 8006762:	3718      	adds	r7, #24
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	20000fe0 	.word	0x20000fe0
 800676c:	20000fdc 	.word	0x20000fdc

08006770 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b08e      	sub	sp, #56	@ 0x38
 8006774:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006776:	e0a5      	b.n	80068c4 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	da19      	bge.n	80067b2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800677e:	1d3b      	adds	r3, r7, #4
 8006780:	3304      	adds	r3, #4
 8006782:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10b      	bne.n	80067a2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	61fb      	str	r3, [r7, #28]
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067a8:	6850      	ldr	r0, [r2, #4]
 80067aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ac:	6892      	ldr	r2, [r2, #8]
 80067ae:	4611      	mov	r1, r2
 80067b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f2c0 8085 	blt.w	80068c4 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80067be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d004      	beq.n	80067d0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c8:	3304      	adds	r3, #4
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fd fe7e 	bl	80044cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067d0:	463b      	mov	r3, r7
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7ff ff6a 	bl	80066ac <prvSampleTimeNow>
 80067d8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b09      	cmp	r3, #9
 80067de:	d86c      	bhi.n	80068ba <prvProcessReceivedCommands+0x14a>
 80067e0:	a201      	add	r2, pc, #4	@ (adr r2, 80067e8 <prvProcessReceivedCommands+0x78>)
 80067e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e6:	bf00      	nop
 80067e8:	08006811 	.word	0x08006811
 80067ec:	08006811 	.word	0x08006811
 80067f0:	08006811 	.word	0x08006811
 80067f4:	080068bb 	.word	0x080068bb
 80067f8:	0800686f 	.word	0x0800686f
 80067fc:	080068a9 	.word	0x080068a9
 8006800:	08006811 	.word	0x08006811
 8006804:	08006811 	.word	0x08006811
 8006808:	080068bb 	.word	0x080068bb
 800680c:	0800686f 	.word	0x0800686f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	18d1      	adds	r1, r2, r3
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800681c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800681e:	f7ff ff65 	bl	80066ec <prvInsertTimerInActiveList>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d04a      	beq.n	80068be <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800682e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d142      	bne.n	80068be <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	441a      	add	r2, r3
 8006840:	2300      	movs	r3, #0
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	2300      	movs	r3, #0
 8006846:	2100      	movs	r1, #0
 8006848:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800684a:	f7ff fe19 	bl	8006480 <xTimerGenericCommand>
 800684e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006850:	6a3b      	ldr	r3, [r7, #32]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d133      	bne.n	80068be <prvProcessReceivedCommands+0x14e>
	__asm volatile
 8006856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685a:	f383 8811 	msr	BASEPRI, r3
 800685e:	f3bf 8f6f 	isb	sy
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	61bb      	str	r3, [r7, #24]
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	e7fd      	b.n	800686a <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006872:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10b      	bne.n	8006894 <prvProcessReceivedCommands+0x124>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	617b      	str	r3, [r7, #20]
}
 800688e:	bf00      	nop
 8006890:	bf00      	nop
 8006892:	e7fd      	b.n	8006890 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006896:	699a      	ldr	r2, [r3, #24]
 8006898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689a:	18d1      	adds	r1, r2, r3
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068a2:	f7ff ff23 	bl	80066ec <prvInsertTimerInActiveList>
					break;
 80068a6:	e00d      	b.n	80068c4 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80068a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d107      	bne.n	80068c2 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80068b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068b4:	f000 fb74 	bl	8006fa0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80068b8:	e003      	b.n	80068c2 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 80068ba:	bf00      	nop
 80068bc:	e002      	b.n	80068c4 <prvProcessReceivedCommands+0x154>
					break;
 80068be:	bf00      	nop
 80068c0:	e000      	b.n	80068c4 <prvProcessReceivedCommands+0x154>
					break;
 80068c2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80068c4:	4b07      	ldr	r3, [pc, #28]	@ (80068e4 <prvProcessReceivedCommands+0x174>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	1d39      	adds	r1, r7, #4
 80068ca:	2200      	movs	r2, #0
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fe f9c7 	bl	8004c60 <xQueueReceive>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f47f af4f 	bne.w	8006778 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80068da:	bf00      	nop
 80068dc:	bf00      	nop
 80068de:	3730      	adds	r7, #48	@ 0x30
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	20000fe4 	.word	0x20000fe4

080068e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80068ee:	e046      	b.n	800697e <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068f0:	4b2c      	ldr	r3, [pc, #176]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068fa:	4b2a      	ldr	r3, [pc, #168]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	3304      	adds	r3, #4
 8006908:	4618      	mov	r0, r3
 800690a:	f7fd fddf 	bl	80044cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d12f      	bne.n	800697e <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4413      	add	r3, r2
 8006926:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	429a      	cmp	r2, r3
 800692e:	d90e      	bls.n	800694e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800693c:	4b19      	ldr	r3, [pc, #100]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	3304      	adds	r3, #4
 8006944:	4619      	mov	r1, r3
 8006946:	4610      	mov	r0, r2
 8006948:	f7fd fd88 	bl	800445c <vListInsert>
 800694c:	e017      	b.n	800697e <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800694e:	2300      	movs	r3, #0
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	2300      	movs	r3, #0
 8006954:	693a      	ldr	r2, [r7, #16]
 8006956:	2100      	movs	r1, #0
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff fd91 	bl	8006480 <xTimerGenericCommand>
 800695e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10b      	bne.n	800697e <prvSwitchTimerLists+0x96>
	__asm volatile
 8006966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696a:	f383 8811 	msr	BASEPRI, r3
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f3bf 8f4f 	dsb	sy
 8006976:	603b      	str	r3, [r7, #0]
}
 8006978:	bf00      	nop
 800697a:	bf00      	nop
 800697c:	e7fd      	b.n	800697a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800697e:	4b09      	ldr	r3, [pc, #36]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1b3      	bne.n	80068f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006988:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800698e:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <prvSwitchTimerLists+0xc0>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a04      	ldr	r2, [pc, #16]	@ (80069a4 <prvSwitchTimerLists+0xbc>)
 8006994:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006996:	4a04      	ldr	r2, [pc, #16]	@ (80069a8 <prvSwitchTimerLists+0xc0>)
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	6013      	str	r3, [r2, #0]
}
 800699c:	bf00      	nop
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	20000fdc 	.word	0x20000fdc
 80069a8:	20000fe0 	.word	0x20000fe0

080069ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80069b2:	f000 f92b 	bl	8006c0c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80069b6:	4b15      	ldr	r3, [pc, #84]	@ (8006a0c <prvCheckForValidListAndQueue+0x60>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d120      	bne.n	8006a00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80069be:	4814      	ldr	r0, [pc, #80]	@ (8006a10 <prvCheckForValidListAndQueue+0x64>)
 80069c0:	f7fd fcfe 	bl	80043c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80069c4:	4813      	ldr	r0, [pc, #76]	@ (8006a14 <prvCheckForValidListAndQueue+0x68>)
 80069c6:	f7fd fcfb 	bl	80043c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80069ca:	4b13      	ldr	r3, [pc, #76]	@ (8006a18 <prvCheckForValidListAndQueue+0x6c>)
 80069cc:	4a10      	ldr	r2, [pc, #64]	@ (8006a10 <prvCheckForValidListAndQueue+0x64>)
 80069ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80069d0:	4b12      	ldr	r3, [pc, #72]	@ (8006a1c <prvCheckForValidListAndQueue+0x70>)
 80069d2:	4a10      	ldr	r2, [pc, #64]	@ (8006a14 <prvCheckForValidListAndQueue+0x68>)
 80069d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80069d6:	2300      	movs	r3, #0
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	4b11      	ldr	r3, [pc, #68]	@ (8006a20 <prvCheckForValidListAndQueue+0x74>)
 80069dc:	4a11      	ldr	r2, [pc, #68]	@ (8006a24 <prvCheckForValidListAndQueue+0x78>)
 80069de:	2110      	movs	r1, #16
 80069e0:	200a      	movs	r0, #10
 80069e2:	f7fd fe07 	bl	80045f4 <xQueueGenericCreateStatic>
 80069e6:	4603      	mov	r3, r0
 80069e8:	4a08      	ldr	r2, [pc, #32]	@ (8006a0c <prvCheckForValidListAndQueue+0x60>)
 80069ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80069ec:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <prvCheckForValidListAndQueue+0x60>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d005      	beq.n	8006a00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80069f4:	4b05      	ldr	r3, [pc, #20]	@ (8006a0c <prvCheckForValidListAndQueue+0x60>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	490b      	ldr	r1, [pc, #44]	@ (8006a28 <prvCheckForValidListAndQueue+0x7c>)
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fe fc4a 	bl	8005294 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a00:	f000 f934 	bl	8006c6c <vPortExitCritical>
}
 8006a04:	bf00      	nop
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20000fe4 	.word	0x20000fe4
 8006a10:	20000fb4 	.word	0x20000fb4
 8006a14:	20000fc8 	.word	0x20000fc8
 8006a18:	20000fdc 	.word	0x20000fdc
 8006a1c:	20000fe0 	.word	0x20000fe0
 8006a20:	20001090 	.word	0x20001090
 8006a24:	20000ff0 	.word	0x20000ff0
 8006a28:	08009cfc 	.word	0x08009cfc

08006a2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	3b04      	subs	r3, #4
 8006a3c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006a44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	3b04      	subs	r3, #4
 8006a4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	f023 0201 	bic.w	r2, r3, #1
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	3b04      	subs	r3, #4
 8006a5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006a5c:	4a08      	ldr	r2, [pc, #32]	@ (8006a80 <pxPortInitialiseStack+0x54>)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	3b14      	subs	r3, #20
 8006a66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	3b20      	subs	r3, #32
 8006a72:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006a74:	68fb      	ldr	r3, [r7, #12]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr
 8006a80:	08006a85 	.word	0x08006a85

08006a84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a8e:	4b12      	ldr	r3, [pc, #72]	@ (8006ad8 <prvTaskExitError+0x54>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a96:	d00b      	beq.n	8006ab0 <prvTaskExitError+0x2c>
	__asm volatile
 8006a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a9c:	f383 8811 	msr	BASEPRI, r3
 8006aa0:	f3bf 8f6f 	isb	sy
 8006aa4:	f3bf 8f4f 	dsb	sy
 8006aa8:	60fb      	str	r3, [r7, #12]
}
 8006aaa:	bf00      	nop
 8006aac:	bf00      	nop
 8006aae:	e7fd      	b.n	8006aac <prvTaskExitError+0x28>
	__asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	60bb      	str	r3, [r7, #8]
}
 8006ac2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ac4:	bf00      	nop
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0fc      	beq.n	8006ac6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3714      	adds	r7, #20
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr
 8006ad8:	2000000c 	.word	0x2000000c
 8006adc:	00000000 	.word	0x00000000

08006ae0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ae0:	4b07      	ldr	r3, [pc, #28]	@ (8006b00 <pxCurrentTCBConst2>)
 8006ae2:	6819      	ldr	r1, [r3, #0]
 8006ae4:	6808      	ldr	r0, [r1, #0]
 8006ae6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006aea:	f380 8809 	msr	PSP, r0
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f04f 0000 	mov.w	r0, #0
 8006af6:	f380 8811 	msr	BASEPRI, r0
 8006afa:	f04e 0e0d 	orr.w	lr, lr, #13
 8006afe:	4770      	bx	lr

08006b00 <pxCurrentTCBConst2>:
 8006b00:	20000ab4 	.word	0x20000ab4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop

08006b08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006b08:	4806      	ldr	r0, [pc, #24]	@ (8006b24 <prvPortStartFirstTask+0x1c>)
 8006b0a:	6800      	ldr	r0, [r0, #0]
 8006b0c:	6800      	ldr	r0, [r0, #0]
 8006b0e:	f380 8808 	msr	MSP, r0
 8006b12:	b662      	cpsie	i
 8006b14:	b661      	cpsie	f
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	df00      	svc	0
 8006b20:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006b22:	bf00      	nop
 8006b24:	e000ed08 	.word	0xe000ed08

08006b28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006b2e:	4b32      	ldr	r3, [pc, #200]	@ (8006bf8 <xPortStartScheduler+0xd0>)
 8006b30:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	22ff      	movs	r2, #255	@ 0xff
 8006b3e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006b50:	b2da      	uxtb	r2, r3
 8006b52:	4b2a      	ldr	r3, [pc, #168]	@ (8006bfc <xPortStartScheduler+0xd4>)
 8006b54:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006b56:	4b2a      	ldr	r3, [pc, #168]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006b58:	2207      	movs	r2, #7
 8006b5a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b5c:	e009      	b.n	8006b72 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006b5e:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	4a26      	ldr	r2, [pc, #152]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006b66:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006b68:	78fb      	ldrb	r3, [r7, #3]
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	005b      	lsls	r3, r3, #1
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006b72:	78fb      	ldrb	r3, [r7, #3]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b7a:	2b80      	cmp	r3, #128	@ 0x80
 8006b7c:	d0ef      	beq.n	8006b5e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006b7e:	4b20      	ldr	r3, [pc, #128]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f1c3 0307 	rsb	r3, r3, #7
 8006b86:	2b04      	cmp	r3, #4
 8006b88:	d00b      	beq.n	8006ba2 <xPortStartScheduler+0x7a>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	60bb      	str	r3, [r7, #8]
}
 8006b9c:	bf00      	nop
 8006b9e:	bf00      	nop
 8006ba0:	e7fd      	b.n	8006b9e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ba2:	4b17      	ldr	r3, [pc, #92]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	021b      	lsls	r3, r3, #8
 8006ba8:	4a15      	ldr	r2, [pc, #84]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006baa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006bac:	4b14      	ldr	r3, [pc, #80]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006bb4:	4a12      	ldr	r2, [pc, #72]	@ (8006c00 <xPortStartScheduler+0xd8>)
 8006bb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006bc0:	4b10      	ldr	r3, [pc, #64]	@ (8006c04 <xPortStartScheduler+0xdc>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8006c04 <xPortStartScheduler+0xdc>)
 8006bc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006bca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8006c04 <xPortStartScheduler+0xdc>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8006c04 <xPortStartScheduler+0xdc>)
 8006bd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006bd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006bd8:	f000 f8b8 	bl	8006d4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8006c08 <xPortStartScheduler+0xe0>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006be2:	f7ff ff91 	bl	8006b08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006be6:	f7fe ff85 	bl	8005af4 <vTaskSwitchContext>
	prvTaskExitError();
 8006bea:	f7ff ff4b 	bl	8006a84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	e000e400 	.word	0xe000e400
 8006bfc:	200010e0 	.word	0x200010e0
 8006c00:	200010e4 	.word	0x200010e4
 8006c04:	e000ed20 	.word	0xe000ed20
 8006c08:	2000000c 	.word	0x2000000c

08006c0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
	__asm volatile
 8006c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c16:	f383 8811 	msr	BASEPRI, r3
 8006c1a:	f3bf 8f6f 	isb	sy
 8006c1e:	f3bf 8f4f 	dsb	sy
 8006c22:	607b      	str	r3, [r7, #4]
}
 8006c24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006c26:	4b0f      	ldr	r3, [pc, #60]	@ (8006c64 <vPortEnterCritical+0x58>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8006c64 <vPortEnterCritical+0x58>)
 8006c2e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006c30:	4b0c      	ldr	r3, [pc, #48]	@ (8006c64 <vPortEnterCritical+0x58>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d110      	bne.n	8006c5a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006c38:	4b0b      	ldr	r3, [pc, #44]	@ (8006c68 <vPortEnterCritical+0x5c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00b      	beq.n	8006c5a <vPortEnterCritical+0x4e>
	__asm volatile
 8006c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	603b      	str	r3, [r7, #0]
}
 8006c54:	bf00      	nop
 8006c56:	bf00      	nop
 8006c58:	e7fd      	b.n	8006c56 <vPortEnterCritical+0x4a>
	}
}
 8006c5a:	bf00      	nop
 8006c5c:	370c      	adds	r7, #12
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bc80      	pop	{r7}
 8006c62:	4770      	bx	lr
 8006c64:	2000000c 	.word	0x2000000c
 8006c68:	e000ed04 	.word	0xe000ed04

08006c6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c72:	4b12      	ldr	r3, [pc, #72]	@ (8006cbc <vPortExitCritical+0x50>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10b      	bne.n	8006c92 <vPortExitCritical+0x26>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	607b      	str	r3, [r7, #4]
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	e7fd      	b.n	8006c8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c92:	4b0a      	ldr	r3, [pc, #40]	@ (8006cbc <vPortExitCritical+0x50>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	4a08      	ldr	r2, [pc, #32]	@ (8006cbc <vPortExitCritical+0x50>)
 8006c9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c9c:	4b07      	ldr	r3, [pc, #28]	@ (8006cbc <vPortExitCritical+0x50>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d105      	bne.n	8006cb0 <vPortExitCritical+0x44>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	f383 8811 	msr	BASEPRI, r3
}
 8006cae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bc80      	pop	{r7}
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	2000000c 	.word	0x2000000c

08006cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006cc0:	f3ef 8009 	mrs	r0, PSP
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <pxCurrentTCBConst>)
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006cd0:	6010      	str	r0, [r2, #0]
 8006cd2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006cd6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006cda:	f380 8811 	msr	BASEPRI, r0
 8006cde:	f7fe ff09 	bl	8005af4 <vTaskSwitchContext>
 8006ce2:	f04f 0000 	mov.w	r0, #0
 8006ce6:	f380 8811 	msr	BASEPRI, r0
 8006cea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006cee:	6819      	ldr	r1, [r3, #0]
 8006cf0:	6808      	ldr	r0, [r1, #0]
 8006cf2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006cf6:	f380 8809 	msr	PSP, r0
 8006cfa:	f3bf 8f6f 	isb	sy
 8006cfe:	4770      	bx	lr

08006d00 <pxCurrentTCBConst>:
 8006d00:	20000ab4 	.word	0x20000ab4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop

08006d08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	607b      	str	r3, [r7, #4]
}
 8006d20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006d22:	f7fe fe27 	bl	8005974 <xTaskIncrementTick>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006d2c:	4b06      	ldr	r3, [pc, #24]	@ (8006d48 <SysTick_Handler+0x40>)
 8006d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	2300      	movs	r3, #0
 8006d36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	f383 8811 	msr	BASEPRI, r3
}
 8006d3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006d40:	bf00      	nop
 8006d42:	3708      	adds	r7, #8
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	e000ed04 	.word	0xe000ed04

08006d4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006d50:	4b0a      	ldr	r3, [pc, #40]	@ (8006d7c <vPortSetupTimerInterrupt+0x30>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006d56:	4b0a      	ldr	r3, [pc, #40]	@ (8006d80 <vPortSetupTimerInterrupt+0x34>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006d5c:	4b09      	ldr	r3, [pc, #36]	@ (8006d84 <vPortSetupTimerInterrupt+0x38>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a09      	ldr	r2, [pc, #36]	@ (8006d88 <vPortSetupTimerInterrupt+0x3c>)
 8006d62:	fba2 2303 	umull	r2, r3, r2, r3
 8006d66:	099b      	lsrs	r3, r3, #6
 8006d68:	4a08      	ldr	r2, [pc, #32]	@ (8006d8c <vPortSetupTimerInterrupt+0x40>)
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d6e:	4b03      	ldr	r3, [pc, #12]	@ (8006d7c <vPortSetupTimerInterrupt+0x30>)
 8006d70:	2207      	movs	r2, #7
 8006d72:	601a      	str	r2, [r3, #0]
}
 8006d74:	bf00      	nop
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bc80      	pop	{r7}
 8006d7a:	4770      	bx	lr
 8006d7c:	e000e010 	.word	0xe000e010
 8006d80:	e000e018 	.word	0xe000e018
 8006d84:	20000000 	.word	0x20000000
 8006d88:	10624dd3 	.word	0x10624dd3
 8006d8c:	e000e014 	.word	0xe000e014

08006d90 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d96:	f3ef 8305 	mrs	r3, IPSR
 8006d9a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2b0f      	cmp	r3, #15
 8006da0:	d915      	bls.n	8006dce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006da2:	4a17      	ldr	r2, [pc, #92]	@ (8006e00 <vPortValidateInterruptPriority+0x70>)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	4413      	add	r3, r2
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006dac:	4b15      	ldr	r3, [pc, #84]	@ (8006e04 <vPortValidateInterruptPriority+0x74>)
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	7afa      	ldrb	r2, [r7, #11]
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d20b      	bcs.n	8006dce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dba:	f383 8811 	msr	BASEPRI, r3
 8006dbe:	f3bf 8f6f 	isb	sy
 8006dc2:	f3bf 8f4f 	dsb	sy
 8006dc6:	607b      	str	r3, [r7, #4]
}
 8006dc8:	bf00      	nop
 8006dca:	bf00      	nop
 8006dcc:	e7fd      	b.n	8006dca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006dce:	4b0e      	ldr	r3, [pc, #56]	@ (8006e08 <vPortValidateInterruptPriority+0x78>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e0c <vPortValidateInterruptPriority+0x7c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d90b      	bls.n	8006df6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	603b      	str	r3, [r7, #0]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <vPortValidateInterruptPriority+0x62>
	}
 8006df6:	bf00      	nop
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bc80      	pop	{r7}
 8006dfe:	4770      	bx	lr
 8006e00:	e000e3f0 	.word	0xe000e3f0
 8006e04:	200010e0 	.word	0x200010e0
 8006e08:	e000ed0c 	.word	0xe000ed0c
 8006e0c:	200010e4 	.word	0x200010e4

08006e10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08a      	sub	sp, #40	@ 0x28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006e1c:	f7fe fcf0 	bl	8005800 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006e20:	4b5a      	ldr	r3, [pc, #360]	@ (8006f8c <pvPortMalloc+0x17c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006e28:	f000 f916 	bl	8007058 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006e2c:	4b58      	ldr	r3, [pc, #352]	@ (8006f90 <pvPortMalloc+0x180>)
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4013      	ands	r3, r2
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f040 8090 	bne.w	8006f5a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01e      	beq.n	8006e7e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006e40:	2208      	movs	r2, #8
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4413      	add	r3, r2
 8006e46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f003 0307 	and.w	r3, r3, #7
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d015      	beq.n	8006e7e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f023 0307 	bic.w	r3, r3, #7
 8006e58:	3308      	adds	r3, #8
 8006e5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00b      	beq.n	8006e7e <pvPortMalloc+0x6e>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	617b      	str	r3, [r7, #20]
}
 8006e78:	bf00      	nop
 8006e7a:	bf00      	nop
 8006e7c:	e7fd      	b.n	8006e7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d06a      	beq.n	8006f5a <pvPortMalloc+0x14a>
 8006e84:	4b43      	ldr	r3, [pc, #268]	@ (8006f94 <pvPortMalloc+0x184>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d865      	bhi.n	8006f5a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e8e:	4b42      	ldr	r3, [pc, #264]	@ (8006f98 <pvPortMalloc+0x188>)
 8006e90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e92:	4b41      	ldr	r3, [pc, #260]	@ (8006f98 <pvPortMalloc+0x188>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e98:	e004      	b.n	8006ea4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d903      	bls.n	8006eb6 <pvPortMalloc+0xa6>
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1f1      	bne.n	8006e9a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006eb6:	4b35      	ldr	r3, [pc, #212]	@ (8006f8c <pvPortMalloc+0x17c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d04c      	beq.n	8006f5a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ec0:	6a3b      	ldr	r3, [r7, #32]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	4413      	add	r3, r2
 8006ec8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	1ad2      	subs	r2, r2, r3
 8006eda:	2308      	movs	r3, #8
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d920      	bls.n	8006f24 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	f003 0307 	and.w	r3, r3, #7
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00b      	beq.n	8006f0c <pvPortMalloc+0xfc>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	613b      	str	r3, [r7, #16]
}
 8006f06:	bf00      	nop
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0e:	685a      	ldr	r2, [r3, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	1ad2      	subs	r2, r2, r3
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006f1e:	69b8      	ldr	r0, [r7, #24]
 8006f20:	f000 f8fc 	bl	800711c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006f24:	4b1b      	ldr	r3, [pc, #108]	@ (8006f94 <pvPortMalloc+0x184>)
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	4a19      	ldr	r2, [pc, #100]	@ (8006f94 <pvPortMalloc+0x184>)
 8006f30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006f32:	4b18      	ldr	r3, [pc, #96]	@ (8006f94 <pvPortMalloc+0x184>)
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	4b19      	ldr	r3, [pc, #100]	@ (8006f9c <pvPortMalloc+0x18c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d203      	bcs.n	8006f46 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006f3e:	4b15      	ldr	r3, [pc, #84]	@ (8006f94 <pvPortMalloc+0x184>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a16      	ldr	r2, [pc, #88]	@ (8006f9c <pvPortMalloc+0x18c>)
 8006f44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	685a      	ldr	r2, [r3, #4]
 8006f4a:	4b11      	ldr	r3, [pc, #68]	@ (8006f90 <pvPortMalloc+0x180>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	431a      	orrs	r2, r3
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f56:	2200      	movs	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006f5a:	f7fe fc5f 	bl	800581c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	f003 0307 	and.w	r3, r3, #7
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00b      	beq.n	8006f80 <pvPortMalloc+0x170>
	__asm volatile
 8006f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6c:	f383 8811 	msr	BASEPRI, r3
 8006f70:	f3bf 8f6f 	isb	sy
 8006f74:	f3bf 8f4f 	dsb	sy
 8006f78:	60fb      	str	r3, [r7, #12]
}
 8006f7a:	bf00      	nop
 8006f7c:	bf00      	nop
 8006f7e:	e7fd      	b.n	8006f7c <pvPortMalloc+0x16c>
	return pvReturn;
 8006f80:	69fb      	ldr	r3, [r7, #28]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3728      	adds	r7, #40	@ 0x28
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20001cf0 	.word	0x20001cf0
 8006f90:	20001cfc 	.word	0x20001cfc
 8006f94:	20001cf4 	.word	0x20001cf4
 8006f98:	20001ce8 	.word	0x20001ce8
 8006f9c:	20001cf8 	.word	0x20001cf8

08006fa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d04a      	beq.n	8007048 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006fb2:	2308      	movs	r3, #8
 8006fb4:	425b      	negs	r3, r3
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	4413      	add	r3, r2
 8006fba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	4b22      	ldr	r3, [pc, #136]	@ (8007050 <vPortFree+0xb0>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10b      	bne.n	8006fe6 <vPortFree+0x46>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	60fb      	str	r3, [r7, #12]
}
 8006fe0:	bf00      	nop
 8006fe2:	bf00      	nop
 8006fe4:	e7fd      	b.n	8006fe2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00b      	beq.n	8007006 <vPortFree+0x66>
	__asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	60bb      	str	r3, [r7, #8]
}
 8007000:	bf00      	nop
 8007002:	bf00      	nop
 8007004:	e7fd      	b.n	8007002 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	685a      	ldr	r2, [r3, #4]
 800700a:	4b11      	ldr	r3, [pc, #68]	@ (8007050 <vPortFree+0xb0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4013      	ands	r3, r2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d019      	beq.n	8007048 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d115      	bne.n	8007048 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <vPortFree+0xb0>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	43db      	mvns	r3, r3
 8007026:	401a      	ands	r2, r3
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800702c:	f7fe fbe8 	bl	8005800 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	4b07      	ldr	r3, [pc, #28]	@ (8007054 <vPortFree+0xb4>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4413      	add	r3, r2
 800703a:	4a06      	ldr	r2, [pc, #24]	@ (8007054 <vPortFree+0xb4>)
 800703c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800703e:	6938      	ldr	r0, [r7, #16]
 8007040:	f000 f86c 	bl	800711c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007044:	f7fe fbea 	bl	800581c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007048:	bf00      	nop
 800704a:	3718      	adds	r7, #24
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	20001cfc 	.word	0x20001cfc
 8007054:	20001cf4 	.word	0x20001cf4

08007058 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800705e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007062:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007064:	4b27      	ldr	r3, [pc, #156]	@ (8007104 <prvHeapInit+0xac>)
 8007066:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00c      	beq.n	800708c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	3307      	adds	r3, #7
 8007076:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f023 0307 	bic.w	r3, r3, #7
 800707e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	4a1f      	ldr	r2, [pc, #124]	@ (8007104 <prvHeapInit+0xac>)
 8007088:	4413      	add	r3, r2
 800708a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007090:	4a1d      	ldr	r2, [pc, #116]	@ (8007108 <prvHeapInit+0xb0>)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007096:	4b1c      	ldr	r3, [pc, #112]	@ (8007108 <prvHeapInit+0xb0>)
 8007098:	2200      	movs	r2, #0
 800709a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68ba      	ldr	r2, [r7, #8]
 80070a0:	4413      	add	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80070a4:	2208      	movs	r2, #8
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	1a9b      	subs	r3, r3, r2
 80070aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f023 0307 	bic.w	r3, r3, #7
 80070b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4a15      	ldr	r2, [pc, #84]	@ (800710c <prvHeapInit+0xb4>)
 80070b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80070ba:	4b14      	ldr	r3, [pc, #80]	@ (800710c <prvHeapInit+0xb4>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2200      	movs	r2, #0
 80070c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80070c2:	4b12      	ldr	r3, [pc, #72]	@ (800710c <prvHeapInit+0xb4>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2200      	movs	r2, #0
 80070c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	1ad2      	subs	r2, r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80070d8:	4b0c      	ldr	r3, [pc, #48]	@ (800710c <prvHeapInit+0xb4>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007110 <prvHeapInit+0xb8>)
 80070e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	4a09      	ldr	r2, [pc, #36]	@ (8007114 <prvHeapInit+0xbc>)
 80070ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80070f0:	4b09      	ldr	r3, [pc, #36]	@ (8007118 <prvHeapInit+0xc0>)
 80070f2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80070f6:	601a      	str	r2, [r3, #0]
}
 80070f8:	bf00      	nop
 80070fa:	3714      	adds	r7, #20
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bc80      	pop	{r7}
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	200010e8 	.word	0x200010e8
 8007108:	20001ce8 	.word	0x20001ce8
 800710c:	20001cf0 	.word	0x20001cf0
 8007110:	20001cf8 	.word	0x20001cf8
 8007114:	20001cf4 	.word	0x20001cf4
 8007118:	20001cfc 	.word	0x20001cfc

0800711c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007124:	4b27      	ldr	r3, [pc, #156]	@ (80071c4 <prvInsertBlockIntoFreeList+0xa8>)
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	e002      	b.n	8007130 <prvInsertBlockIntoFreeList+0x14>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	60fb      	str	r3, [r7, #12]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	429a      	cmp	r2, r3
 8007138:	d8f7      	bhi.n	800712a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	4413      	add	r3, r2
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	429a      	cmp	r2, r3
 800714a:	d108      	bne.n	800715e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	441a      	add	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	441a      	add	r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d118      	bne.n	80071a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	4b14      	ldr	r3, [pc, #80]	@ (80071c8 <prvInsertBlockIntoFreeList+0xac>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	429a      	cmp	r2, r3
 800717c:	d00d      	beq.n	800719a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	441a      	add	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	601a      	str	r2, [r3, #0]
 8007198:	e008      	b.n	80071ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800719a:	4b0b      	ldr	r3, [pc, #44]	@ (80071c8 <prvInsertBlockIntoFreeList+0xac>)
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	601a      	str	r2, [r3, #0]
 80071a2:	e003      	b.n	80071ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d002      	beq.n	80071ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071ba:	bf00      	nop
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	20001ce8 	.word	0x20001ce8
 80071c8:	20001cf0 	.word	0x20001cf0

080071cc <__cvt>:
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071d2:	461d      	mov	r5, r3
 80071d4:	bfbb      	ittet	lt
 80071d6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80071da:	461d      	movlt	r5, r3
 80071dc:	2300      	movge	r3, #0
 80071de:	232d      	movlt	r3, #45	@ 0x2d
 80071e0:	b088      	sub	sp, #32
 80071e2:	4614      	mov	r4, r2
 80071e4:	bfb8      	it	lt
 80071e6:	4614      	movlt	r4, r2
 80071e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071ea:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80071ec:	7013      	strb	r3, [r2, #0]
 80071ee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071f0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80071f4:	f023 0820 	bic.w	r8, r3, #32
 80071f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071fc:	d005      	beq.n	800720a <__cvt+0x3e>
 80071fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007202:	d100      	bne.n	8007206 <__cvt+0x3a>
 8007204:	3601      	adds	r6, #1
 8007206:	2302      	movs	r3, #2
 8007208:	e000      	b.n	800720c <__cvt+0x40>
 800720a:	2303      	movs	r3, #3
 800720c:	aa07      	add	r2, sp, #28
 800720e:	9204      	str	r2, [sp, #16]
 8007210:	aa06      	add	r2, sp, #24
 8007212:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007216:	e9cd 3600 	strd	r3, r6, [sp]
 800721a:	4622      	mov	r2, r4
 800721c:	462b      	mov	r3, r5
 800721e:	f000 ffb7 	bl	8008190 <_dtoa_r>
 8007222:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007226:	4607      	mov	r7, r0
 8007228:	d119      	bne.n	800725e <__cvt+0x92>
 800722a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800722c:	07db      	lsls	r3, r3, #31
 800722e:	d50e      	bpl.n	800724e <__cvt+0x82>
 8007230:	eb00 0906 	add.w	r9, r0, r6
 8007234:	2200      	movs	r2, #0
 8007236:	2300      	movs	r3, #0
 8007238:	4620      	mov	r0, r4
 800723a:	4629      	mov	r1, r5
 800723c:	f7f9 fbb4 	bl	80009a8 <__aeabi_dcmpeq>
 8007240:	b108      	cbz	r0, 8007246 <__cvt+0x7a>
 8007242:	f8cd 901c 	str.w	r9, [sp, #28]
 8007246:	2230      	movs	r2, #48	@ 0x30
 8007248:	9b07      	ldr	r3, [sp, #28]
 800724a:	454b      	cmp	r3, r9
 800724c:	d31e      	bcc.n	800728c <__cvt+0xc0>
 800724e:	4638      	mov	r0, r7
 8007250:	9b07      	ldr	r3, [sp, #28]
 8007252:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007254:	1bdb      	subs	r3, r3, r7
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	b008      	add	sp, #32
 800725a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800725e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007262:	eb00 0906 	add.w	r9, r0, r6
 8007266:	d1e5      	bne.n	8007234 <__cvt+0x68>
 8007268:	7803      	ldrb	r3, [r0, #0]
 800726a:	2b30      	cmp	r3, #48	@ 0x30
 800726c:	d10a      	bne.n	8007284 <__cvt+0xb8>
 800726e:	2200      	movs	r2, #0
 8007270:	2300      	movs	r3, #0
 8007272:	4620      	mov	r0, r4
 8007274:	4629      	mov	r1, r5
 8007276:	f7f9 fb97 	bl	80009a8 <__aeabi_dcmpeq>
 800727a:	b918      	cbnz	r0, 8007284 <__cvt+0xb8>
 800727c:	f1c6 0601 	rsb	r6, r6, #1
 8007280:	f8ca 6000 	str.w	r6, [sl]
 8007284:	f8da 3000 	ldr.w	r3, [sl]
 8007288:	4499      	add	r9, r3
 800728a:	e7d3      	b.n	8007234 <__cvt+0x68>
 800728c:	1c59      	adds	r1, r3, #1
 800728e:	9107      	str	r1, [sp, #28]
 8007290:	701a      	strb	r2, [r3, #0]
 8007292:	e7d9      	b.n	8007248 <__cvt+0x7c>

08007294 <__exponent>:
 8007294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007296:	2900      	cmp	r1, #0
 8007298:	bfb6      	itet	lt
 800729a:	232d      	movlt	r3, #45	@ 0x2d
 800729c:	232b      	movge	r3, #43	@ 0x2b
 800729e:	4249      	neglt	r1, r1
 80072a0:	2909      	cmp	r1, #9
 80072a2:	7002      	strb	r2, [r0, #0]
 80072a4:	7043      	strb	r3, [r0, #1]
 80072a6:	dd29      	ble.n	80072fc <__exponent+0x68>
 80072a8:	f10d 0307 	add.w	r3, sp, #7
 80072ac:	461d      	mov	r5, r3
 80072ae:	270a      	movs	r7, #10
 80072b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80072b4:	461a      	mov	r2, r3
 80072b6:	fb07 1416 	mls	r4, r7, r6, r1
 80072ba:	3430      	adds	r4, #48	@ 0x30
 80072bc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80072c0:	460c      	mov	r4, r1
 80072c2:	2c63      	cmp	r4, #99	@ 0x63
 80072c4:	4631      	mov	r1, r6
 80072c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80072ca:	dcf1      	bgt.n	80072b0 <__exponent+0x1c>
 80072cc:	3130      	adds	r1, #48	@ 0x30
 80072ce:	1e94      	subs	r4, r2, #2
 80072d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80072d4:	4623      	mov	r3, r4
 80072d6:	1c41      	adds	r1, r0, #1
 80072d8:	42ab      	cmp	r3, r5
 80072da:	d30a      	bcc.n	80072f2 <__exponent+0x5e>
 80072dc:	f10d 0309 	add.w	r3, sp, #9
 80072e0:	1a9b      	subs	r3, r3, r2
 80072e2:	42ac      	cmp	r4, r5
 80072e4:	bf88      	it	hi
 80072e6:	2300      	movhi	r3, #0
 80072e8:	3302      	adds	r3, #2
 80072ea:	4403      	add	r3, r0
 80072ec:	1a18      	subs	r0, r3, r0
 80072ee:	b003      	add	sp, #12
 80072f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80072f6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80072fa:	e7ed      	b.n	80072d8 <__exponent+0x44>
 80072fc:	2330      	movs	r3, #48	@ 0x30
 80072fe:	3130      	adds	r1, #48	@ 0x30
 8007300:	7083      	strb	r3, [r0, #2]
 8007302:	70c1      	strb	r1, [r0, #3]
 8007304:	1d03      	adds	r3, r0, #4
 8007306:	e7f1      	b.n	80072ec <__exponent+0x58>

08007308 <_printf_float>:
 8007308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730c:	b091      	sub	sp, #68	@ 0x44
 800730e:	460c      	mov	r4, r1
 8007310:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007314:	4616      	mov	r6, r2
 8007316:	461f      	mov	r7, r3
 8007318:	4605      	mov	r5, r0
 800731a:	f000 fdc5 	bl	8007ea8 <_localeconv_r>
 800731e:	6803      	ldr	r3, [r0, #0]
 8007320:	4618      	mov	r0, r3
 8007322:	9308      	str	r3, [sp, #32]
 8007324:	f7f8 ff14 	bl	8000150 <strlen>
 8007328:	2300      	movs	r3, #0
 800732a:	930e      	str	r3, [sp, #56]	@ 0x38
 800732c:	f8d8 3000 	ldr.w	r3, [r8]
 8007330:	9009      	str	r0, [sp, #36]	@ 0x24
 8007332:	3307      	adds	r3, #7
 8007334:	f023 0307 	bic.w	r3, r3, #7
 8007338:	f103 0208 	add.w	r2, r3, #8
 800733c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007340:	f8d4 b000 	ldr.w	fp, [r4]
 8007344:	f8c8 2000 	str.w	r2, [r8]
 8007348:	e9d3 8900 	ldrd	r8, r9, [r3]
 800734c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007352:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007356:	f04f 32ff 	mov.w	r2, #4294967295
 800735a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800735e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007362:	4b9c      	ldr	r3, [pc, #624]	@ (80075d4 <_printf_float+0x2cc>)
 8007364:	f7f9 fb52 	bl	8000a0c <__aeabi_dcmpun>
 8007368:	bb70      	cbnz	r0, 80073c8 <_printf_float+0xc0>
 800736a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800736e:	f04f 32ff 	mov.w	r2, #4294967295
 8007372:	4b98      	ldr	r3, [pc, #608]	@ (80075d4 <_printf_float+0x2cc>)
 8007374:	f7f9 fb2c 	bl	80009d0 <__aeabi_dcmple>
 8007378:	bb30      	cbnz	r0, 80073c8 <_printf_float+0xc0>
 800737a:	2200      	movs	r2, #0
 800737c:	2300      	movs	r3, #0
 800737e:	4640      	mov	r0, r8
 8007380:	4649      	mov	r1, r9
 8007382:	f7f9 fb1b 	bl	80009bc <__aeabi_dcmplt>
 8007386:	b110      	cbz	r0, 800738e <_printf_float+0x86>
 8007388:	232d      	movs	r3, #45	@ 0x2d
 800738a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800738e:	4a92      	ldr	r2, [pc, #584]	@ (80075d8 <_printf_float+0x2d0>)
 8007390:	4b92      	ldr	r3, [pc, #584]	@ (80075dc <_printf_float+0x2d4>)
 8007392:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007396:	bf94      	ite	ls
 8007398:	4690      	movls	r8, r2
 800739a:	4698      	movhi	r8, r3
 800739c:	2303      	movs	r3, #3
 800739e:	f04f 0900 	mov.w	r9, #0
 80073a2:	6123      	str	r3, [r4, #16]
 80073a4:	f02b 0304 	bic.w	r3, fp, #4
 80073a8:	6023      	str	r3, [r4, #0]
 80073aa:	4633      	mov	r3, r6
 80073ac:	4621      	mov	r1, r4
 80073ae:	4628      	mov	r0, r5
 80073b0:	9700      	str	r7, [sp, #0]
 80073b2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80073b4:	f000 f9d4 	bl	8007760 <_printf_common>
 80073b8:	3001      	adds	r0, #1
 80073ba:	f040 8090 	bne.w	80074de <_printf_float+0x1d6>
 80073be:	f04f 30ff 	mov.w	r0, #4294967295
 80073c2:	b011      	add	sp, #68	@ 0x44
 80073c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c8:	4642      	mov	r2, r8
 80073ca:	464b      	mov	r3, r9
 80073cc:	4640      	mov	r0, r8
 80073ce:	4649      	mov	r1, r9
 80073d0:	f7f9 fb1c 	bl	8000a0c <__aeabi_dcmpun>
 80073d4:	b148      	cbz	r0, 80073ea <_printf_float+0xe2>
 80073d6:	464b      	mov	r3, r9
 80073d8:	2b00      	cmp	r3, #0
 80073da:	bfb8      	it	lt
 80073dc:	232d      	movlt	r3, #45	@ 0x2d
 80073de:	4a80      	ldr	r2, [pc, #512]	@ (80075e0 <_printf_float+0x2d8>)
 80073e0:	bfb8      	it	lt
 80073e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80073e6:	4b7f      	ldr	r3, [pc, #508]	@ (80075e4 <_printf_float+0x2dc>)
 80073e8:	e7d3      	b.n	8007392 <_printf_float+0x8a>
 80073ea:	6863      	ldr	r3, [r4, #4]
 80073ec:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80073f0:	1c5a      	adds	r2, r3, #1
 80073f2:	d13f      	bne.n	8007474 <_printf_float+0x16c>
 80073f4:	2306      	movs	r3, #6
 80073f6:	6063      	str	r3, [r4, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80073fe:	6023      	str	r3, [r4, #0]
 8007400:	9206      	str	r2, [sp, #24]
 8007402:	aa0e      	add	r2, sp, #56	@ 0x38
 8007404:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007408:	aa0d      	add	r2, sp, #52	@ 0x34
 800740a:	9203      	str	r2, [sp, #12]
 800740c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007410:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007414:	6863      	ldr	r3, [r4, #4]
 8007416:	4642      	mov	r2, r8
 8007418:	9300      	str	r3, [sp, #0]
 800741a:	4628      	mov	r0, r5
 800741c:	464b      	mov	r3, r9
 800741e:	910a      	str	r1, [sp, #40]	@ 0x28
 8007420:	f7ff fed4 	bl	80071cc <__cvt>
 8007424:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007426:	4680      	mov	r8, r0
 8007428:	2947      	cmp	r1, #71	@ 0x47
 800742a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800742c:	d128      	bne.n	8007480 <_printf_float+0x178>
 800742e:	1cc8      	adds	r0, r1, #3
 8007430:	db02      	blt.n	8007438 <_printf_float+0x130>
 8007432:	6863      	ldr	r3, [r4, #4]
 8007434:	4299      	cmp	r1, r3
 8007436:	dd40      	ble.n	80074ba <_printf_float+0x1b2>
 8007438:	f1aa 0a02 	sub.w	sl, sl, #2
 800743c:	fa5f fa8a 	uxtb.w	sl, sl
 8007440:	4652      	mov	r2, sl
 8007442:	3901      	subs	r1, #1
 8007444:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007448:	910d      	str	r1, [sp, #52]	@ 0x34
 800744a:	f7ff ff23 	bl	8007294 <__exponent>
 800744e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007450:	4681      	mov	r9, r0
 8007452:	1813      	adds	r3, r2, r0
 8007454:	2a01      	cmp	r2, #1
 8007456:	6123      	str	r3, [r4, #16]
 8007458:	dc02      	bgt.n	8007460 <_printf_float+0x158>
 800745a:	6822      	ldr	r2, [r4, #0]
 800745c:	07d2      	lsls	r2, r2, #31
 800745e:	d501      	bpl.n	8007464 <_printf_float+0x15c>
 8007460:	3301      	adds	r3, #1
 8007462:	6123      	str	r3, [r4, #16]
 8007464:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007468:	2b00      	cmp	r3, #0
 800746a:	d09e      	beq.n	80073aa <_printf_float+0xa2>
 800746c:	232d      	movs	r3, #45	@ 0x2d
 800746e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007472:	e79a      	b.n	80073aa <_printf_float+0xa2>
 8007474:	2947      	cmp	r1, #71	@ 0x47
 8007476:	d1bf      	bne.n	80073f8 <_printf_float+0xf0>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1bd      	bne.n	80073f8 <_printf_float+0xf0>
 800747c:	2301      	movs	r3, #1
 800747e:	e7ba      	b.n	80073f6 <_printf_float+0xee>
 8007480:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007484:	d9dc      	bls.n	8007440 <_printf_float+0x138>
 8007486:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800748a:	d118      	bne.n	80074be <_printf_float+0x1b6>
 800748c:	2900      	cmp	r1, #0
 800748e:	6863      	ldr	r3, [r4, #4]
 8007490:	dd0b      	ble.n	80074aa <_printf_float+0x1a2>
 8007492:	6121      	str	r1, [r4, #16]
 8007494:	b913      	cbnz	r3, 800749c <_printf_float+0x194>
 8007496:	6822      	ldr	r2, [r4, #0]
 8007498:	07d0      	lsls	r0, r2, #31
 800749a:	d502      	bpl.n	80074a2 <_printf_float+0x19a>
 800749c:	3301      	adds	r3, #1
 800749e:	440b      	add	r3, r1
 80074a0:	6123      	str	r3, [r4, #16]
 80074a2:	f04f 0900 	mov.w	r9, #0
 80074a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80074a8:	e7dc      	b.n	8007464 <_printf_float+0x15c>
 80074aa:	b913      	cbnz	r3, 80074b2 <_printf_float+0x1aa>
 80074ac:	6822      	ldr	r2, [r4, #0]
 80074ae:	07d2      	lsls	r2, r2, #31
 80074b0:	d501      	bpl.n	80074b6 <_printf_float+0x1ae>
 80074b2:	3302      	adds	r3, #2
 80074b4:	e7f4      	b.n	80074a0 <_printf_float+0x198>
 80074b6:	2301      	movs	r3, #1
 80074b8:	e7f2      	b.n	80074a0 <_printf_float+0x198>
 80074ba:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80074be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074c0:	4299      	cmp	r1, r3
 80074c2:	db05      	blt.n	80074d0 <_printf_float+0x1c8>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	6121      	str	r1, [r4, #16]
 80074c8:	07d8      	lsls	r0, r3, #31
 80074ca:	d5ea      	bpl.n	80074a2 <_printf_float+0x19a>
 80074cc:	1c4b      	adds	r3, r1, #1
 80074ce:	e7e7      	b.n	80074a0 <_printf_float+0x198>
 80074d0:	2900      	cmp	r1, #0
 80074d2:	bfcc      	ite	gt
 80074d4:	2201      	movgt	r2, #1
 80074d6:	f1c1 0202 	rsble	r2, r1, #2
 80074da:	4413      	add	r3, r2
 80074dc:	e7e0      	b.n	80074a0 <_printf_float+0x198>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	055a      	lsls	r2, r3, #21
 80074e2:	d407      	bmi.n	80074f4 <_printf_float+0x1ec>
 80074e4:	6923      	ldr	r3, [r4, #16]
 80074e6:	4642      	mov	r2, r8
 80074e8:	4631      	mov	r1, r6
 80074ea:	4628      	mov	r0, r5
 80074ec:	47b8      	blx	r7
 80074ee:	3001      	adds	r0, #1
 80074f0:	d12b      	bne.n	800754a <_printf_float+0x242>
 80074f2:	e764      	b.n	80073be <_printf_float+0xb6>
 80074f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80074f8:	f240 80dc 	bls.w	80076b4 <_printf_float+0x3ac>
 80074fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007500:	2200      	movs	r2, #0
 8007502:	2300      	movs	r3, #0
 8007504:	f7f9 fa50 	bl	80009a8 <__aeabi_dcmpeq>
 8007508:	2800      	cmp	r0, #0
 800750a:	d033      	beq.n	8007574 <_printf_float+0x26c>
 800750c:	2301      	movs	r3, #1
 800750e:	4631      	mov	r1, r6
 8007510:	4628      	mov	r0, r5
 8007512:	4a35      	ldr	r2, [pc, #212]	@ (80075e8 <_printf_float+0x2e0>)
 8007514:	47b8      	blx	r7
 8007516:	3001      	adds	r0, #1
 8007518:	f43f af51 	beq.w	80073be <_printf_float+0xb6>
 800751c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007520:	4543      	cmp	r3, r8
 8007522:	db02      	blt.n	800752a <_printf_float+0x222>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	07d8      	lsls	r0, r3, #31
 8007528:	d50f      	bpl.n	800754a <_printf_float+0x242>
 800752a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800752e:	4631      	mov	r1, r6
 8007530:	4628      	mov	r0, r5
 8007532:	47b8      	blx	r7
 8007534:	3001      	adds	r0, #1
 8007536:	f43f af42 	beq.w	80073be <_printf_float+0xb6>
 800753a:	f04f 0900 	mov.w	r9, #0
 800753e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007542:	f104 0a1a 	add.w	sl, r4, #26
 8007546:	45c8      	cmp	r8, r9
 8007548:	dc09      	bgt.n	800755e <_printf_float+0x256>
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	079b      	lsls	r3, r3, #30
 800754e:	f100 8102 	bmi.w	8007756 <_printf_float+0x44e>
 8007552:	68e0      	ldr	r0, [r4, #12]
 8007554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007556:	4298      	cmp	r0, r3
 8007558:	bfb8      	it	lt
 800755a:	4618      	movlt	r0, r3
 800755c:	e731      	b.n	80073c2 <_printf_float+0xba>
 800755e:	2301      	movs	r3, #1
 8007560:	4652      	mov	r2, sl
 8007562:	4631      	mov	r1, r6
 8007564:	4628      	mov	r0, r5
 8007566:	47b8      	blx	r7
 8007568:	3001      	adds	r0, #1
 800756a:	f43f af28 	beq.w	80073be <_printf_float+0xb6>
 800756e:	f109 0901 	add.w	r9, r9, #1
 8007572:	e7e8      	b.n	8007546 <_printf_float+0x23e>
 8007574:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007576:	2b00      	cmp	r3, #0
 8007578:	dc38      	bgt.n	80075ec <_printf_float+0x2e4>
 800757a:	2301      	movs	r3, #1
 800757c:	4631      	mov	r1, r6
 800757e:	4628      	mov	r0, r5
 8007580:	4a19      	ldr	r2, [pc, #100]	@ (80075e8 <_printf_float+0x2e0>)
 8007582:	47b8      	blx	r7
 8007584:	3001      	adds	r0, #1
 8007586:	f43f af1a 	beq.w	80073be <_printf_float+0xb6>
 800758a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800758e:	ea59 0303 	orrs.w	r3, r9, r3
 8007592:	d102      	bne.n	800759a <_printf_float+0x292>
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	07d9      	lsls	r1, r3, #31
 8007598:	d5d7      	bpl.n	800754a <_printf_float+0x242>
 800759a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800759e:	4631      	mov	r1, r6
 80075a0:	4628      	mov	r0, r5
 80075a2:	47b8      	blx	r7
 80075a4:	3001      	adds	r0, #1
 80075a6:	f43f af0a 	beq.w	80073be <_printf_float+0xb6>
 80075aa:	f04f 0a00 	mov.w	sl, #0
 80075ae:	f104 0b1a 	add.w	fp, r4, #26
 80075b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075b4:	425b      	negs	r3, r3
 80075b6:	4553      	cmp	r3, sl
 80075b8:	dc01      	bgt.n	80075be <_printf_float+0x2b6>
 80075ba:	464b      	mov	r3, r9
 80075bc:	e793      	b.n	80074e6 <_printf_float+0x1de>
 80075be:	2301      	movs	r3, #1
 80075c0:	465a      	mov	r2, fp
 80075c2:	4631      	mov	r1, r6
 80075c4:	4628      	mov	r0, r5
 80075c6:	47b8      	blx	r7
 80075c8:	3001      	adds	r0, #1
 80075ca:	f43f aef8 	beq.w	80073be <_printf_float+0xb6>
 80075ce:	f10a 0a01 	add.w	sl, sl, #1
 80075d2:	e7ee      	b.n	80075b2 <_printf_float+0x2aa>
 80075d4:	7fefffff 	.word	0x7fefffff
 80075d8:	08009d86 	.word	0x08009d86
 80075dc:	08009d8a 	.word	0x08009d8a
 80075e0:	08009d8e 	.word	0x08009d8e
 80075e4:	08009d92 	.word	0x08009d92
 80075e8:	08009d96 	.word	0x08009d96
 80075ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075ee:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80075f2:	4553      	cmp	r3, sl
 80075f4:	bfa8      	it	ge
 80075f6:	4653      	movge	r3, sl
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	4699      	mov	r9, r3
 80075fc:	dc36      	bgt.n	800766c <_printf_float+0x364>
 80075fe:	f04f 0b00 	mov.w	fp, #0
 8007602:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007606:	f104 021a 	add.w	r2, r4, #26
 800760a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800760c:	930a      	str	r3, [sp, #40]	@ 0x28
 800760e:	eba3 0309 	sub.w	r3, r3, r9
 8007612:	455b      	cmp	r3, fp
 8007614:	dc31      	bgt.n	800767a <_printf_float+0x372>
 8007616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007618:	459a      	cmp	sl, r3
 800761a:	dc3a      	bgt.n	8007692 <_printf_float+0x38a>
 800761c:	6823      	ldr	r3, [r4, #0]
 800761e:	07da      	lsls	r2, r3, #31
 8007620:	d437      	bmi.n	8007692 <_printf_float+0x38a>
 8007622:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007624:	ebaa 0903 	sub.w	r9, sl, r3
 8007628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800762a:	ebaa 0303 	sub.w	r3, sl, r3
 800762e:	4599      	cmp	r9, r3
 8007630:	bfa8      	it	ge
 8007632:	4699      	movge	r9, r3
 8007634:	f1b9 0f00 	cmp.w	r9, #0
 8007638:	dc33      	bgt.n	80076a2 <_printf_float+0x39a>
 800763a:	f04f 0800 	mov.w	r8, #0
 800763e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007642:	f104 0b1a 	add.w	fp, r4, #26
 8007646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007648:	ebaa 0303 	sub.w	r3, sl, r3
 800764c:	eba3 0309 	sub.w	r3, r3, r9
 8007650:	4543      	cmp	r3, r8
 8007652:	f77f af7a 	ble.w	800754a <_printf_float+0x242>
 8007656:	2301      	movs	r3, #1
 8007658:	465a      	mov	r2, fp
 800765a:	4631      	mov	r1, r6
 800765c:	4628      	mov	r0, r5
 800765e:	47b8      	blx	r7
 8007660:	3001      	adds	r0, #1
 8007662:	f43f aeac 	beq.w	80073be <_printf_float+0xb6>
 8007666:	f108 0801 	add.w	r8, r8, #1
 800766a:	e7ec      	b.n	8007646 <_printf_float+0x33e>
 800766c:	4642      	mov	r2, r8
 800766e:	4631      	mov	r1, r6
 8007670:	4628      	mov	r0, r5
 8007672:	47b8      	blx	r7
 8007674:	3001      	adds	r0, #1
 8007676:	d1c2      	bne.n	80075fe <_printf_float+0x2f6>
 8007678:	e6a1      	b.n	80073be <_printf_float+0xb6>
 800767a:	2301      	movs	r3, #1
 800767c:	4631      	mov	r1, r6
 800767e:	4628      	mov	r0, r5
 8007680:	920a      	str	r2, [sp, #40]	@ 0x28
 8007682:	47b8      	blx	r7
 8007684:	3001      	adds	r0, #1
 8007686:	f43f ae9a 	beq.w	80073be <_printf_float+0xb6>
 800768a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800768c:	f10b 0b01 	add.w	fp, fp, #1
 8007690:	e7bb      	b.n	800760a <_printf_float+0x302>
 8007692:	4631      	mov	r1, r6
 8007694:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007698:	4628      	mov	r0, r5
 800769a:	47b8      	blx	r7
 800769c:	3001      	adds	r0, #1
 800769e:	d1c0      	bne.n	8007622 <_printf_float+0x31a>
 80076a0:	e68d      	b.n	80073be <_printf_float+0xb6>
 80076a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076a4:	464b      	mov	r3, r9
 80076a6:	4631      	mov	r1, r6
 80076a8:	4628      	mov	r0, r5
 80076aa:	4442      	add	r2, r8
 80076ac:	47b8      	blx	r7
 80076ae:	3001      	adds	r0, #1
 80076b0:	d1c3      	bne.n	800763a <_printf_float+0x332>
 80076b2:	e684      	b.n	80073be <_printf_float+0xb6>
 80076b4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80076b8:	f1ba 0f01 	cmp.w	sl, #1
 80076bc:	dc01      	bgt.n	80076c2 <_printf_float+0x3ba>
 80076be:	07db      	lsls	r3, r3, #31
 80076c0:	d536      	bpl.n	8007730 <_printf_float+0x428>
 80076c2:	2301      	movs	r3, #1
 80076c4:	4642      	mov	r2, r8
 80076c6:	4631      	mov	r1, r6
 80076c8:	4628      	mov	r0, r5
 80076ca:	47b8      	blx	r7
 80076cc:	3001      	adds	r0, #1
 80076ce:	f43f ae76 	beq.w	80073be <_printf_float+0xb6>
 80076d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80076d6:	4631      	mov	r1, r6
 80076d8:	4628      	mov	r0, r5
 80076da:	47b8      	blx	r7
 80076dc:	3001      	adds	r0, #1
 80076de:	f43f ae6e 	beq.w	80073be <_printf_float+0xb6>
 80076e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076e6:	2200      	movs	r2, #0
 80076e8:	2300      	movs	r3, #0
 80076ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076ee:	f7f9 f95b 	bl	80009a8 <__aeabi_dcmpeq>
 80076f2:	b9c0      	cbnz	r0, 8007726 <_printf_float+0x41e>
 80076f4:	4653      	mov	r3, sl
 80076f6:	f108 0201 	add.w	r2, r8, #1
 80076fa:	4631      	mov	r1, r6
 80076fc:	4628      	mov	r0, r5
 80076fe:	47b8      	blx	r7
 8007700:	3001      	adds	r0, #1
 8007702:	d10c      	bne.n	800771e <_printf_float+0x416>
 8007704:	e65b      	b.n	80073be <_printf_float+0xb6>
 8007706:	2301      	movs	r3, #1
 8007708:	465a      	mov	r2, fp
 800770a:	4631      	mov	r1, r6
 800770c:	4628      	mov	r0, r5
 800770e:	47b8      	blx	r7
 8007710:	3001      	adds	r0, #1
 8007712:	f43f ae54 	beq.w	80073be <_printf_float+0xb6>
 8007716:	f108 0801 	add.w	r8, r8, #1
 800771a:	45d0      	cmp	r8, sl
 800771c:	dbf3      	blt.n	8007706 <_printf_float+0x3fe>
 800771e:	464b      	mov	r3, r9
 8007720:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007724:	e6e0      	b.n	80074e8 <_printf_float+0x1e0>
 8007726:	f04f 0800 	mov.w	r8, #0
 800772a:	f104 0b1a 	add.w	fp, r4, #26
 800772e:	e7f4      	b.n	800771a <_printf_float+0x412>
 8007730:	2301      	movs	r3, #1
 8007732:	4642      	mov	r2, r8
 8007734:	e7e1      	b.n	80076fa <_printf_float+0x3f2>
 8007736:	2301      	movs	r3, #1
 8007738:	464a      	mov	r2, r9
 800773a:	4631      	mov	r1, r6
 800773c:	4628      	mov	r0, r5
 800773e:	47b8      	blx	r7
 8007740:	3001      	adds	r0, #1
 8007742:	f43f ae3c 	beq.w	80073be <_printf_float+0xb6>
 8007746:	f108 0801 	add.w	r8, r8, #1
 800774a:	68e3      	ldr	r3, [r4, #12]
 800774c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800774e:	1a5b      	subs	r3, r3, r1
 8007750:	4543      	cmp	r3, r8
 8007752:	dcf0      	bgt.n	8007736 <_printf_float+0x42e>
 8007754:	e6fd      	b.n	8007552 <_printf_float+0x24a>
 8007756:	f04f 0800 	mov.w	r8, #0
 800775a:	f104 0919 	add.w	r9, r4, #25
 800775e:	e7f4      	b.n	800774a <_printf_float+0x442>

08007760 <_printf_common>:
 8007760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007764:	4616      	mov	r6, r2
 8007766:	4698      	mov	r8, r3
 8007768:	688a      	ldr	r2, [r1, #8]
 800776a:	690b      	ldr	r3, [r1, #16]
 800776c:	4607      	mov	r7, r0
 800776e:	4293      	cmp	r3, r2
 8007770:	bfb8      	it	lt
 8007772:	4613      	movlt	r3, r2
 8007774:	6033      	str	r3, [r6, #0]
 8007776:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800777a:	460c      	mov	r4, r1
 800777c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007780:	b10a      	cbz	r2, 8007786 <_printf_common+0x26>
 8007782:	3301      	adds	r3, #1
 8007784:	6033      	str	r3, [r6, #0]
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	0699      	lsls	r1, r3, #26
 800778a:	bf42      	ittt	mi
 800778c:	6833      	ldrmi	r3, [r6, #0]
 800778e:	3302      	addmi	r3, #2
 8007790:	6033      	strmi	r3, [r6, #0]
 8007792:	6825      	ldr	r5, [r4, #0]
 8007794:	f015 0506 	ands.w	r5, r5, #6
 8007798:	d106      	bne.n	80077a8 <_printf_common+0x48>
 800779a:	f104 0a19 	add.w	sl, r4, #25
 800779e:	68e3      	ldr	r3, [r4, #12]
 80077a0:	6832      	ldr	r2, [r6, #0]
 80077a2:	1a9b      	subs	r3, r3, r2
 80077a4:	42ab      	cmp	r3, r5
 80077a6:	dc2b      	bgt.n	8007800 <_printf_common+0xa0>
 80077a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077ac:	6822      	ldr	r2, [r4, #0]
 80077ae:	3b00      	subs	r3, #0
 80077b0:	bf18      	it	ne
 80077b2:	2301      	movne	r3, #1
 80077b4:	0692      	lsls	r2, r2, #26
 80077b6:	d430      	bmi.n	800781a <_printf_common+0xba>
 80077b8:	4641      	mov	r1, r8
 80077ba:	4638      	mov	r0, r7
 80077bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077c0:	47c8      	blx	r9
 80077c2:	3001      	adds	r0, #1
 80077c4:	d023      	beq.n	800780e <_printf_common+0xae>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	6922      	ldr	r2, [r4, #16]
 80077ca:	f003 0306 	and.w	r3, r3, #6
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	bf14      	ite	ne
 80077d2:	2500      	movne	r5, #0
 80077d4:	6833      	ldreq	r3, [r6, #0]
 80077d6:	f04f 0600 	mov.w	r6, #0
 80077da:	bf08      	it	eq
 80077dc:	68e5      	ldreq	r5, [r4, #12]
 80077de:	f104 041a 	add.w	r4, r4, #26
 80077e2:	bf08      	it	eq
 80077e4:	1aed      	subeq	r5, r5, r3
 80077e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80077ea:	bf08      	it	eq
 80077ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077f0:	4293      	cmp	r3, r2
 80077f2:	bfc4      	itt	gt
 80077f4:	1a9b      	subgt	r3, r3, r2
 80077f6:	18ed      	addgt	r5, r5, r3
 80077f8:	42b5      	cmp	r5, r6
 80077fa:	d11a      	bne.n	8007832 <_printf_common+0xd2>
 80077fc:	2000      	movs	r0, #0
 80077fe:	e008      	b.n	8007812 <_printf_common+0xb2>
 8007800:	2301      	movs	r3, #1
 8007802:	4652      	mov	r2, sl
 8007804:	4641      	mov	r1, r8
 8007806:	4638      	mov	r0, r7
 8007808:	47c8      	blx	r9
 800780a:	3001      	adds	r0, #1
 800780c:	d103      	bne.n	8007816 <_printf_common+0xb6>
 800780e:	f04f 30ff 	mov.w	r0, #4294967295
 8007812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007816:	3501      	adds	r5, #1
 8007818:	e7c1      	b.n	800779e <_printf_common+0x3e>
 800781a:	2030      	movs	r0, #48	@ 0x30
 800781c:	18e1      	adds	r1, r4, r3
 800781e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007828:	4422      	add	r2, r4
 800782a:	3302      	adds	r3, #2
 800782c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007830:	e7c2      	b.n	80077b8 <_printf_common+0x58>
 8007832:	2301      	movs	r3, #1
 8007834:	4622      	mov	r2, r4
 8007836:	4641      	mov	r1, r8
 8007838:	4638      	mov	r0, r7
 800783a:	47c8      	blx	r9
 800783c:	3001      	adds	r0, #1
 800783e:	d0e6      	beq.n	800780e <_printf_common+0xae>
 8007840:	3601      	adds	r6, #1
 8007842:	e7d9      	b.n	80077f8 <_printf_common+0x98>

08007844 <_printf_i>:
 8007844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007848:	7e0f      	ldrb	r7, [r1, #24]
 800784a:	4691      	mov	r9, r2
 800784c:	2f78      	cmp	r7, #120	@ 0x78
 800784e:	4680      	mov	r8, r0
 8007850:	460c      	mov	r4, r1
 8007852:	469a      	mov	sl, r3
 8007854:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007856:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800785a:	d807      	bhi.n	800786c <_printf_i+0x28>
 800785c:	2f62      	cmp	r7, #98	@ 0x62
 800785e:	d80a      	bhi.n	8007876 <_printf_i+0x32>
 8007860:	2f00      	cmp	r7, #0
 8007862:	f000 80d3 	beq.w	8007a0c <_printf_i+0x1c8>
 8007866:	2f58      	cmp	r7, #88	@ 0x58
 8007868:	f000 80ba 	beq.w	80079e0 <_printf_i+0x19c>
 800786c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007870:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007874:	e03a      	b.n	80078ec <_printf_i+0xa8>
 8007876:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800787a:	2b15      	cmp	r3, #21
 800787c:	d8f6      	bhi.n	800786c <_printf_i+0x28>
 800787e:	a101      	add	r1, pc, #4	@ (adr r1, 8007884 <_printf_i+0x40>)
 8007880:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007884:	080078dd 	.word	0x080078dd
 8007888:	080078f1 	.word	0x080078f1
 800788c:	0800786d 	.word	0x0800786d
 8007890:	0800786d 	.word	0x0800786d
 8007894:	0800786d 	.word	0x0800786d
 8007898:	0800786d 	.word	0x0800786d
 800789c:	080078f1 	.word	0x080078f1
 80078a0:	0800786d 	.word	0x0800786d
 80078a4:	0800786d 	.word	0x0800786d
 80078a8:	0800786d 	.word	0x0800786d
 80078ac:	0800786d 	.word	0x0800786d
 80078b0:	080079f3 	.word	0x080079f3
 80078b4:	0800791b 	.word	0x0800791b
 80078b8:	080079ad 	.word	0x080079ad
 80078bc:	0800786d 	.word	0x0800786d
 80078c0:	0800786d 	.word	0x0800786d
 80078c4:	08007a15 	.word	0x08007a15
 80078c8:	0800786d 	.word	0x0800786d
 80078cc:	0800791b 	.word	0x0800791b
 80078d0:	0800786d 	.word	0x0800786d
 80078d4:	0800786d 	.word	0x0800786d
 80078d8:	080079b5 	.word	0x080079b5
 80078dc:	6833      	ldr	r3, [r6, #0]
 80078de:	1d1a      	adds	r2, r3, #4
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	6032      	str	r2, [r6, #0]
 80078e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078ec:	2301      	movs	r3, #1
 80078ee:	e09e      	b.n	8007a2e <_printf_i+0x1ea>
 80078f0:	6833      	ldr	r3, [r6, #0]
 80078f2:	6820      	ldr	r0, [r4, #0]
 80078f4:	1d19      	adds	r1, r3, #4
 80078f6:	6031      	str	r1, [r6, #0]
 80078f8:	0606      	lsls	r6, r0, #24
 80078fa:	d501      	bpl.n	8007900 <_printf_i+0xbc>
 80078fc:	681d      	ldr	r5, [r3, #0]
 80078fe:	e003      	b.n	8007908 <_printf_i+0xc4>
 8007900:	0645      	lsls	r5, r0, #25
 8007902:	d5fb      	bpl.n	80078fc <_printf_i+0xb8>
 8007904:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007908:	2d00      	cmp	r5, #0
 800790a:	da03      	bge.n	8007914 <_printf_i+0xd0>
 800790c:	232d      	movs	r3, #45	@ 0x2d
 800790e:	426d      	negs	r5, r5
 8007910:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007914:	230a      	movs	r3, #10
 8007916:	4859      	ldr	r0, [pc, #356]	@ (8007a7c <_printf_i+0x238>)
 8007918:	e011      	b.n	800793e <_printf_i+0xfa>
 800791a:	6821      	ldr	r1, [r4, #0]
 800791c:	6833      	ldr	r3, [r6, #0]
 800791e:	0608      	lsls	r0, r1, #24
 8007920:	f853 5b04 	ldr.w	r5, [r3], #4
 8007924:	d402      	bmi.n	800792c <_printf_i+0xe8>
 8007926:	0649      	lsls	r1, r1, #25
 8007928:	bf48      	it	mi
 800792a:	b2ad      	uxthmi	r5, r5
 800792c:	2f6f      	cmp	r7, #111	@ 0x6f
 800792e:	6033      	str	r3, [r6, #0]
 8007930:	bf14      	ite	ne
 8007932:	230a      	movne	r3, #10
 8007934:	2308      	moveq	r3, #8
 8007936:	4851      	ldr	r0, [pc, #324]	@ (8007a7c <_printf_i+0x238>)
 8007938:	2100      	movs	r1, #0
 800793a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800793e:	6866      	ldr	r6, [r4, #4]
 8007940:	2e00      	cmp	r6, #0
 8007942:	bfa8      	it	ge
 8007944:	6821      	ldrge	r1, [r4, #0]
 8007946:	60a6      	str	r6, [r4, #8]
 8007948:	bfa4      	itt	ge
 800794a:	f021 0104 	bicge.w	r1, r1, #4
 800794e:	6021      	strge	r1, [r4, #0]
 8007950:	b90d      	cbnz	r5, 8007956 <_printf_i+0x112>
 8007952:	2e00      	cmp	r6, #0
 8007954:	d04b      	beq.n	80079ee <_printf_i+0x1aa>
 8007956:	4616      	mov	r6, r2
 8007958:	fbb5 f1f3 	udiv	r1, r5, r3
 800795c:	fb03 5711 	mls	r7, r3, r1, r5
 8007960:	5dc7      	ldrb	r7, [r0, r7]
 8007962:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007966:	462f      	mov	r7, r5
 8007968:	42bb      	cmp	r3, r7
 800796a:	460d      	mov	r5, r1
 800796c:	d9f4      	bls.n	8007958 <_printf_i+0x114>
 800796e:	2b08      	cmp	r3, #8
 8007970:	d10b      	bne.n	800798a <_printf_i+0x146>
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	07df      	lsls	r7, r3, #31
 8007976:	d508      	bpl.n	800798a <_printf_i+0x146>
 8007978:	6923      	ldr	r3, [r4, #16]
 800797a:	6861      	ldr	r1, [r4, #4]
 800797c:	4299      	cmp	r1, r3
 800797e:	bfde      	ittt	le
 8007980:	2330      	movle	r3, #48	@ 0x30
 8007982:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007986:	f106 36ff 	addle.w	r6, r6, #4294967295
 800798a:	1b92      	subs	r2, r2, r6
 800798c:	6122      	str	r2, [r4, #16]
 800798e:	464b      	mov	r3, r9
 8007990:	4621      	mov	r1, r4
 8007992:	4640      	mov	r0, r8
 8007994:	f8cd a000 	str.w	sl, [sp]
 8007998:	aa03      	add	r2, sp, #12
 800799a:	f7ff fee1 	bl	8007760 <_printf_common>
 800799e:	3001      	adds	r0, #1
 80079a0:	d14a      	bne.n	8007a38 <_printf_i+0x1f4>
 80079a2:	f04f 30ff 	mov.w	r0, #4294967295
 80079a6:	b004      	add	sp, #16
 80079a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	f043 0320 	orr.w	r3, r3, #32
 80079b2:	6023      	str	r3, [r4, #0]
 80079b4:	2778      	movs	r7, #120	@ 0x78
 80079b6:	4832      	ldr	r0, [pc, #200]	@ (8007a80 <_printf_i+0x23c>)
 80079b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	6831      	ldr	r1, [r6, #0]
 80079c0:	061f      	lsls	r7, r3, #24
 80079c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80079c6:	d402      	bmi.n	80079ce <_printf_i+0x18a>
 80079c8:	065f      	lsls	r7, r3, #25
 80079ca:	bf48      	it	mi
 80079cc:	b2ad      	uxthmi	r5, r5
 80079ce:	6031      	str	r1, [r6, #0]
 80079d0:	07d9      	lsls	r1, r3, #31
 80079d2:	bf44      	itt	mi
 80079d4:	f043 0320 	orrmi.w	r3, r3, #32
 80079d8:	6023      	strmi	r3, [r4, #0]
 80079da:	b11d      	cbz	r5, 80079e4 <_printf_i+0x1a0>
 80079dc:	2310      	movs	r3, #16
 80079de:	e7ab      	b.n	8007938 <_printf_i+0xf4>
 80079e0:	4826      	ldr	r0, [pc, #152]	@ (8007a7c <_printf_i+0x238>)
 80079e2:	e7e9      	b.n	80079b8 <_printf_i+0x174>
 80079e4:	6823      	ldr	r3, [r4, #0]
 80079e6:	f023 0320 	bic.w	r3, r3, #32
 80079ea:	6023      	str	r3, [r4, #0]
 80079ec:	e7f6      	b.n	80079dc <_printf_i+0x198>
 80079ee:	4616      	mov	r6, r2
 80079f0:	e7bd      	b.n	800796e <_printf_i+0x12a>
 80079f2:	6833      	ldr	r3, [r6, #0]
 80079f4:	6825      	ldr	r5, [r4, #0]
 80079f6:	1d18      	adds	r0, r3, #4
 80079f8:	6961      	ldr	r1, [r4, #20]
 80079fa:	6030      	str	r0, [r6, #0]
 80079fc:	062e      	lsls	r6, r5, #24
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	d501      	bpl.n	8007a06 <_printf_i+0x1c2>
 8007a02:	6019      	str	r1, [r3, #0]
 8007a04:	e002      	b.n	8007a0c <_printf_i+0x1c8>
 8007a06:	0668      	lsls	r0, r5, #25
 8007a08:	d5fb      	bpl.n	8007a02 <_printf_i+0x1be>
 8007a0a:	8019      	strh	r1, [r3, #0]
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	4616      	mov	r6, r2
 8007a10:	6123      	str	r3, [r4, #16]
 8007a12:	e7bc      	b.n	800798e <_printf_i+0x14a>
 8007a14:	6833      	ldr	r3, [r6, #0]
 8007a16:	2100      	movs	r1, #0
 8007a18:	1d1a      	adds	r2, r3, #4
 8007a1a:	6032      	str	r2, [r6, #0]
 8007a1c:	681e      	ldr	r6, [r3, #0]
 8007a1e:	6862      	ldr	r2, [r4, #4]
 8007a20:	4630      	mov	r0, r6
 8007a22:	f000 fb0e 	bl	8008042 <memchr>
 8007a26:	b108      	cbz	r0, 8007a2c <_printf_i+0x1e8>
 8007a28:	1b80      	subs	r0, r0, r6
 8007a2a:	6060      	str	r0, [r4, #4]
 8007a2c:	6863      	ldr	r3, [r4, #4]
 8007a2e:	6123      	str	r3, [r4, #16]
 8007a30:	2300      	movs	r3, #0
 8007a32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a36:	e7aa      	b.n	800798e <_printf_i+0x14a>
 8007a38:	4632      	mov	r2, r6
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	6923      	ldr	r3, [r4, #16]
 8007a40:	47d0      	blx	sl
 8007a42:	3001      	adds	r0, #1
 8007a44:	d0ad      	beq.n	80079a2 <_printf_i+0x15e>
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	079b      	lsls	r3, r3, #30
 8007a4a:	d413      	bmi.n	8007a74 <_printf_i+0x230>
 8007a4c:	68e0      	ldr	r0, [r4, #12]
 8007a4e:	9b03      	ldr	r3, [sp, #12]
 8007a50:	4298      	cmp	r0, r3
 8007a52:	bfb8      	it	lt
 8007a54:	4618      	movlt	r0, r3
 8007a56:	e7a6      	b.n	80079a6 <_printf_i+0x162>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	4632      	mov	r2, r6
 8007a5c:	4649      	mov	r1, r9
 8007a5e:	4640      	mov	r0, r8
 8007a60:	47d0      	blx	sl
 8007a62:	3001      	adds	r0, #1
 8007a64:	d09d      	beq.n	80079a2 <_printf_i+0x15e>
 8007a66:	3501      	adds	r5, #1
 8007a68:	68e3      	ldr	r3, [r4, #12]
 8007a6a:	9903      	ldr	r1, [sp, #12]
 8007a6c:	1a5b      	subs	r3, r3, r1
 8007a6e:	42ab      	cmp	r3, r5
 8007a70:	dcf2      	bgt.n	8007a58 <_printf_i+0x214>
 8007a72:	e7eb      	b.n	8007a4c <_printf_i+0x208>
 8007a74:	2500      	movs	r5, #0
 8007a76:	f104 0619 	add.w	r6, r4, #25
 8007a7a:	e7f5      	b.n	8007a68 <_printf_i+0x224>
 8007a7c:	08009d98 	.word	0x08009d98
 8007a80:	08009da9 	.word	0x08009da9

08007a84 <std>:
 8007a84:	2300      	movs	r3, #0
 8007a86:	b510      	push	{r4, lr}
 8007a88:	4604      	mov	r4, r0
 8007a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8007a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a92:	6083      	str	r3, [r0, #8]
 8007a94:	8181      	strh	r1, [r0, #12]
 8007a96:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a98:	81c2      	strh	r2, [r0, #14]
 8007a9a:	6183      	str	r3, [r0, #24]
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	2208      	movs	r2, #8
 8007aa0:	305c      	adds	r0, #92	@ 0x5c
 8007aa2:	f000 f9f9 	bl	8007e98 <memset>
 8007aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8007adc <std+0x58>)
 8007aa8:	6224      	str	r4, [r4, #32]
 8007aaa:	6263      	str	r3, [r4, #36]	@ 0x24
 8007aac:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae0 <std+0x5c>)
 8007aae:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae4 <std+0x60>)
 8007ab2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae8 <std+0x64>)
 8007ab6:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8007aec <std+0x68>)
 8007aba:	429c      	cmp	r4, r3
 8007abc:	d006      	beq.n	8007acc <std+0x48>
 8007abe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ac2:	4294      	cmp	r4, r2
 8007ac4:	d002      	beq.n	8007acc <std+0x48>
 8007ac6:	33d0      	adds	r3, #208	@ 0xd0
 8007ac8:	429c      	cmp	r4, r3
 8007aca:	d105      	bne.n	8007ad8 <std+0x54>
 8007acc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ad4:	f000 bab2 	b.w	800803c <__retarget_lock_init_recursive>
 8007ad8:	bd10      	pop	{r4, pc}
 8007ada:	bf00      	nop
 8007adc:	08007ce9 	.word	0x08007ce9
 8007ae0:	08007d0b 	.word	0x08007d0b
 8007ae4:	08007d43 	.word	0x08007d43
 8007ae8:	08007d67 	.word	0x08007d67
 8007aec:	20001d00 	.word	0x20001d00

08007af0 <stdio_exit_handler>:
 8007af0:	4a02      	ldr	r2, [pc, #8]	@ (8007afc <stdio_exit_handler+0xc>)
 8007af2:	4903      	ldr	r1, [pc, #12]	@ (8007b00 <stdio_exit_handler+0x10>)
 8007af4:	4803      	ldr	r0, [pc, #12]	@ (8007b04 <stdio_exit_handler+0x14>)
 8007af6:	f000 b869 	b.w	8007bcc <_fwalk_sglue>
 8007afa:	bf00      	nop
 8007afc:	20000010 	.word	0x20000010
 8007b00:	0800999d 	.word	0x0800999d
 8007b04:	20000020 	.word	0x20000020

08007b08 <cleanup_stdio>:
 8007b08:	6841      	ldr	r1, [r0, #4]
 8007b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b3c <cleanup_stdio+0x34>)
 8007b0c:	b510      	push	{r4, lr}
 8007b0e:	4299      	cmp	r1, r3
 8007b10:	4604      	mov	r4, r0
 8007b12:	d001      	beq.n	8007b18 <cleanup_stdio+0x10>
 8007b14:	f001 ff42 	bl	800999c <_fflush_r>
 8007b18:	68a1      	ldr	r1, [r4, #8]
 8007b1a:	4b09      	ldr	r3, [pc, #36]	@ (8007b40 <cleanup_stdio+0x38>)
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	d002      	beq.n	8007b26 <cleanup_stdio+0x1e>
 8007b20:	4620      	mov	r0, r4
 8007b22:	f001 ff3b 	bl	800999c <_fflush_r>
 8007b26:	68e1      	ldr	r1, [r4, #12]
 8007b28:	4b06      	ldr	r3, [pc, #24]	@ (8007b44 <cleanup_stdio+0x3c>)
 8007b2a:	4299      	cmp	r1, r3
 8007b2c:	d004      	beq.n	8007b38 <cleanup_stdio+0x30>
 8007b2e:	4620      	mov	r0, r4
 8007b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b34:	f001 bf32 	b.w	800999c <_fflush_r>
 8007b38:	bd10      	pop	{r4, pc}
 8007b3a:	bf00      	nop
 8007b3c:	20001d00 	.word	0x20001d00
 8007b40:	20001d68 	.word	0x20001d68
 8007b44:	20001dd0 	.word	0x20001dd0

08007b48 <global_stdio_init.part.0>:
 8007b48:	b510      	push	{r4, lr}
 8007b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8007b78 <global_stdio_init.part.0+0x30>)
 8007b4c:	4c0b      	ldr	r4, [pc, #44]	@ (8007b7c <global_stdio_init.part.0+0x34>)
 8007b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8007b80 <global_stdio_init.part.0+0x38>)
 8007b50:	4620      	mov	r0, r4
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	2104      	movs	r1, #4
 8007b56:	2200      	movs	r2, #0
 8007b58:	f7ff ff94 	bl	8007a84 <std>
 8007b5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b60:	2201      	movs	r2, #1
 8007b62:	2109      	movs	r1, #9
 8007b64:	f7ff ff8e 	bl	8007a84 <std>
 8007b68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b72:	2112      	movs	r1, #18
 8007b74:	f7ff bf86 	b.w	8007a84 <std>
 8007b78:	20001e38 	.word	0x20001e38
 8007b7c:	20001d00 	.word	0x20001d00
 8007b80:	08007af1 	.word	0x08007af1

08007b84 <__sfp_lock_acquire>:
 8007b84:	4801      	ldr	r0, [pc, #4]	@ (8007b8c <__sfp_lock_acquire+0x8>)
 8007b86:	f000 ba5a 	b.w	800803e <__retarget_lock_acquire_recursive>
 8007b8a:	bf00      	nop
 8007b8c:	20001e41 	.word	0x20001e41

08007b90 <__sfp_lock_release>:
 8007b90:	4801      	ldr	r0, [pc, #4]	@ (8007b98 <__sfp_lock_release+0x8>)
 8007b92:	f000 ba55 	b.w	8008040 <__retarget_lock_release_recursive>
 8007b96:	bf00      	nop
 8007b98:	20001e41 	.word	0x20001e41

08007b9c <__sinit>:
 8007b9c:	b510      	push	{r4, lr}
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	f7ff fff0 	bl	8007b84 <__sfp_lock_acquire>
 8007ba4:	6a23      	ldr	r3, [r4, #32]
 8007ba6:	b11b      	cbz	r3, 8007bb0 <__sinit+0x14>
 8007ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bac:	f7ff bff0 	b.w	8007b90 <__sfp_lock_release>
 8007bb0:	4b04      	ldr	r3, [pc, #16]	@ (8007bc4 <__sinit+0x28>)
 8007bb2:	6223      	str	r3, [r4, #32]
 8007bb4:	4b04      	ldr	r3, [pc, #16]	@ (8007bc8 <__sinit+0x2c>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1f5      	bne.n	8007ba8 <__sinit+0xc>
 8007bbc:	f7ff ffc4 	bl	8007b48 <global_stdio_init.part.0>
 8007bc0:	e7f2      	b.n	8007ba8 <__sinit+0xc>
 8007bc2:	bf00      	nop
 8007bc4:	08007b09 	.word	0x08007b09
 8007bc8:	20001e38 	.word	0x20001e38

08007bcc <_fwalk_sglue>:
 8007bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	4688      	mov	r8, r1
 8007bd4:	4614      	mov	r4, r2
 8007bd6:	2600      	movs	r6, #0
 8007bd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007bdc:	f1b9 0901 	subs.w	r9, r9, #1
 8007be0:	d505      	bpl.n	8007bee <_fwalk_sglue+0x22>
 8007be2:	6824      	ldr	r4, [r4, #0]
 8007be4:	2c00      	cmp	r4, #0
 8007be6:	d1f7      	bne.n	8007bd8 <_fwalk_sglue+0xc>
 8007be8:	4630      	mov	r0, r6
 8007bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bee:	89ab      	ldrh	r3, [r5, #12]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d907      	bls.n	8007c04 <_fwalk_sglue+0x38>
 8007bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	d003      	beq.n	8007c04 <_fwalk_sglue+0x38>
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	4638      	mov	r0, r7
 8007c00:	47c0      	blx	r8
 8007c02:	4306      	orrs	r6, r0
 8007c04:	3568      	adds	r5, #104	@ 0x68
 8007c06:	e7e9      	b.n	8007bdc <_fwalk_sglue+0x10>

08007c08 <iprintf>:
 8007c08:	b40f      	push	{r0, r1, r2, r3}
 8007c0a:	b507      	push	{r0, r1, r2, lr}
 8007c0c:	4906      	ldr	r1, [pc, #24]	@ (8007c28 <iprintf+0x20>)
 8007c0e:	ab04      	add	r3, sp, #16
 8007c10:	6808      	ldr	r0, [r1, #0]
 8007c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c16:	6881      	ldr	r1, [r0, #8]
 8007c18:	9301      	str	r3, [sp, #4]
 8007c1a:	f001 fd27 	bl	800966c <_vfiprintf_r>
 8007c1e:	b003      	add	sp, #12
 8007c20:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c24:	b004      	add	sp, #16
 8007c26:	4770      	bx	lr
 8007c28:	2000001c 	.word	0x2000001c

08007c2c <_puts_r>:
 8007c2c:	6a03      	ldr	r3, [r0, #32]
 8007c2e:	b570      	push	{r4, r5, r6, lr}
 8007c30:	4605      	mov	r5, r0
 8007c32:	460e      	mov	r6, r1
 8007c34:	6884      	ldr	r4, [r0, #8]
 8007c36:	b90b      	cbnz	r3, 8007c3c <_puts_r+0x10>
 8007c38:	f7ff ffb0 	bl	8007b9c <__sinit>
 8007c3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c3e:	07db      	lsls	r3, r3, #31
 8007c40:	d405      	bmi.n	8007c4e <_puts_r+0x22>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	0598      	lsls	r0, r3, #22
 8007c46:	d402      	bmi.n	8007c4e <_puts_r+0x22>
 8007c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c4a:	f000 f9f8 	bl	800803e <__retarget_lock_acquire_recursive>
 8007c4e:	89a3      	ldrh	r3, [r4, #12]
 8007c50:	0719      	lsls	r1, r3, #28
 8007c52:	d502      	bpl.n	8007c5a <_puts_r+0x2e>
 8007c54:	6923      	ldr	r3, [r4, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d135      	bne.n	8007cc6 <_puts_r+0x9a>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 f8c5 	bl	8007dec <__swsetup_r>
 8007c62:	b380      	cbz	r0, 8007cc6 <_puts_r+0x9a>
 8007c64:	f04f 35ff 	mov.w	r5, #4294967295
 8007c68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c6a:	07da      	lsls	r2, r3, #31
 8007c6c:	d405      	bmi.n	8007c7a <_puts_r+0x4e>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	059b      	lsls	r3, r3, #22
 8007c72:	d402      	bmi.n	8007c7a <_puts_r+0x4e>
 8007c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c76:	f000 f9e3 	bl	8008040 <__retarget_lock_release_recursive>
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	bd70      	pop	{r4, r5, r6, pc}
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	da04      	bge.n	8007c8c <_puts_r+0x60>
 8007c82:	69a2      	ldr	r2, [r4, #24]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	dc17      	bgt.n	8007cb8 <_puts_r+0x8c>
 8007c88:	290a      	cmp	r1, #10
 8007c8a:	d015      	beq.n	8007cb8 <_puts_r+0x8c>
 8007c8c:	6823      	ldr	r3, [r4, #0]
 8007c8e:	1c5a      	adds	r2, r3, #1
 8007c90:	6022      	str	r2, [r4, #0]
 8007c92:	7019      	strb	r1, [r3, #0]
 8007c94:	68a3      	ldr	r3, [r4, #8]
 8007c96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	60a3      	str	r3, [r4, #8]
 8007c9e:	2900      	cmp	r1, #0
 8007ca0:	d1ed      	bne.n	8007c7e <_puts_r+0x52>
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	da11      	bge.n	8007cca <_puts_r+0x9e>
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	210a      	movs	r1, #10
 8007caa:	4628      	mov	r0, r5
 8007cac:	f000 f85f 	bl	8007d6e <__swbuf_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d0d7      	beq.n	8007c64 <_puts_r+0x38>
 8007cb4:	250a      	movs	r5, #10
 8007cb6:	e7d7      	b.n	8007c68 <_puts_r+0x3c>
 8007cb8:	4622      	mov	r2, r4
 8007cba:	4628      	mov	r0, r5
 8007cbc:	f000 f857 	bl	8007d6e <__swbuf_r>
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d1e7      	bne.n	8007c94 <_puts_r+0x68>
 8007cc4:	e7ce      	b.n	8007c64 <_puts_r+0x38>
 8007cc6:	3e01      	subs	r6, #1
 8007cc8:	e7e4      	b.n	8007c94 <_puts_r+0x68>
 8007cca:	6823      	ldr	r3, [r4, #0]
 8007ccc:	1c5a      	adds	r2, r3, #1
 8007cce:	6022      	str	r2, [r4, #0]
 8007cd0:	220a      	movs	r2, #10
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e7ee      	b.n	8007cb4 <_puts_r+0x88>
	...

08007cd8 <puts>:
 8007cd8:	4b02      	ldr	r3, [pc, #8]	@ (8007ce4 <puts+0xc>)
 8007cda:	4601      	mov	r1, r0
 8007cdc:	6818      	ldr	r0, [r3, #0]
 8007cde:	f7ff bfa5 	b.w	8007c2c <_puts_r>
 8007ce2:	bf00      	nop
 8007ce4:	2000001c 	.word	0x2000001c

08007ce8 <__sread>:
 8007ce8:	b510      	push	{r4, lr}
 8007cea:	460c      	mov	r4, r1
 8007cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf0:	f000 f956 	bl	8007fa0 <_read_r>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	bfab      	itete	ge
 8007cf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007cfa:	89a3      	ldrhlt	r3, [r4, #12]
 8007cfc:	181b      	addge	r3, r3, r0
 8007cfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d02:	bfac      	ite	ge
 8007d04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d06:	81a3      	strhlt	r3, [r4, #12]
 8007d08:	bd10      	pop	{r4, pc}

08007d0a <__swrite>:
 8007d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d0e:	461f      	mov	r7, r3
 8007d10:	898b      	ldrh	r3, [r1, #12]
 8007d12:	4605      	mov	r5, r0
 8007d14:	05db      	lsls	r3, r3, #23
 8007d16:	460c      	mov	r4, r1
 8007d18:	4616      	mov	r6, r2
 8007d1a:	d505      	bpl.n	8007d28 <__swrite+0x1e>
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d24:	f000 f92a 	bl	8007f7c <_lseek_r>
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	4632      	mov	r2, r6
 8007d2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	4628      	mov	r0, r5
 8007d34:	463b      	mov	r3, r7
 8007d36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3e:	f000 b941 	b.w	8007fc4 <_write_r>

08007d42 <__sseek>:
 8007d42:	b510      	push	{r4, lr}
 8007d44:	460c      	mov	r4, r1
 8007d46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d4a:	f000 f917 	bl	8007f7c <_lseek_r>
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	89a3      	ldrh	r3, [r4, #12]
 8007d52:	bf15      	itete	ne
 8007d54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d5e:	81a3      	strheq	r3, [r4, #12]
 8007d60:	bf18      	it	ne
 8007d62:	81a3      	strhne	r3, [r4, #12]
 8007d64:	bd10      	pop	{r4, pc}

08007d66 <__sclose>:
 8007d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d6a:	f000 b8a1 	b.w	8007eb0 <_close_r>

08007d6e <__swbuf_r>:
 8007d6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d70:	460e      	mov	r6, r1
 8007d72:	4614      	mov	r4, r2
 8007d74:	4605      	mov	r5, r0
 8007d76:	b118      	cbz	r0, 8007d80 <__swbuf_r+0x12>
 8007d78:	6a03      	ldr	r3, [r0, #32]
 8007d7a:	b90b      	cbnz	r3, 8007d80 <__swbuf_r+0x12>
 8007d7c:	f7ff ff0e 	bl	8007b9c <__sinit>
 8007d80:	69a3      	ldr	r3, [r4, #24]
 8007d82:	60a3      	str	r3, [r4, #8]
 8007d84:	89a3      	ldrh	r3, [r4, #12]
 8007d86:	071a      	lsls	r2, r3, #28
 8007d88:	d501      	bpl.n	8007d8e <__swbuf_r+0x20>
 8007d8a:	6923      	ldr	r3, [r4, #16]
 8007d8c:	b943      	cbnz	r3, 8007da0 <__swbuf_r+0x32>
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4628      	mov	r0, r5
 8007d92:	f000 f82b 	bl	8007dec <__swsetup_r>
 8007d96:	b118      	cbz	r0, 8007da0 <__swbuf_r+0x32>
 8007d98:	f04f 37ff 	mov.w	r7, #4294967295
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	6922      	ldr	r2, [r4, #16]
 8007da4:	b2f6      	uxtb	r6, r6
 8007da6:	1a98      	subs	r0, r3, r2
 8007da8:	6963      	ldr	r3, [r4, #20]
 8007daa:	4637      	mov	r7, r6
 8007dac:	4283      	cmp	r3, r0
 8007dae:	dc05      	bgt.n	8007dbc <__swbuf_r+0x4e>
 8007db0:	4621      	mov	r1, r4
 8007db2:	4628      	mov	r0, r5
 8007db4:	f001 fdf2 	bl	800999c <_fflush_r>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	d1ed      	bne.n	8007d98 <__swbuf_r+0x2a>
 8007dbc:	68a3      	ldr	r3, [r4, #8]
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	60a3      	str	r3, [r4, #8]
 8007dc2:	6823      	ldr	r3, [r4, #0]
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	6022      	str	r2, [r4, #0]
 8007dc8:	701e      	strb	r6, [r3, #0]
 8007dca:	6962      	ldr	r2, [r4, #20]
 8007dcc:	1c43      	adds	r3, r0, #1
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d004      	beq.n	8007ddc <__swbuf_r+0x6e>
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	07db      	lsls	r3, r3, #31
 8007dd6:	d5e1      	bpl.n	8007d9c <__swbuf_r+0x2e>
 8007dd8:	2e0a      	cmp	r6, #10
 8007dda:	d1df      	bne.n	8007d9c <__swbuf_r+0x2e>
 8007ddc:	4621      	mov	r1, r4
 8007dde:	4628      	mov	r0, r5
 8007de0:	f001 fddc 	bl	800999c <_fflush_r>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	d0d9      	beq.n	8007d9c <__swbuf_r+0x2e>
 8007de8:	e7d6      	b.n	8007d98 <__swbuf_r+0x2a>
	...

08007dec <__swsetup_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <__swsetup_r+0xa8>)
 8007df0:	4605      	mov	r5, r0
 8007df2:	6818      	ldr	r0, [r3, #0]
 8007df4:	460c      	mov	r4, r1
 8007df6:	b118      	cbz	r0, 8007e00 <__swsetup_r+0x14>
 8007df8:	6a03      	ldr	r3, [r0, #32]
 8007dfa:	b90b      	cbnz	r3, 8007e00 <__swsetup_r+0x14>
 8007dfc:	f7ff fece 	bl	8007b9c <__sinit>
 8007e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e04:	0719      	lsls	r1, r3, #28
 8007e06:	d422      	bmi.n	8007e4e <__swsetup_r+0x62>
 8007e08:	06da      	lsls	r2, r3, #27
 8007e0a:	d407      	bmi.n	8007e1c <__swsetup_r+0x30>
 8007e0c:	2209      	movs	r2, #9
 8007e0e:	602a      	str	r2, [r5, #0]
 8007e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e14:	f04f 30ff 	mov.w	r0, #4294967295
 8007e18:	81a3      	strh	r3, [r4, #12]
 8007e1a:	e033      	b.n	8007e84 <__swsetup_r+0x98>
 8007e1c:	0758      	lsls	r0, r3, #29
 8007e1e:	d512      	bpl.n	8007e46 <__swsetup_r+0x5a>
 8007e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e22:	b141      	cbz	r1, 8007e36 <__swsetup_r+0x4a>
 8007e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	d002      	beq.n	8007e32 <__swsetup_r+0x46>
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 ff77 	bl	8008d20 <_free_r>
 8007e32:	2300      	movs	r3, #0
 8007e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e3c:	81a3      	strh	r3, [r4, #12]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	6023      	str	r3, [r4, #0]
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f043 0308 	orr.w	r3, r3, #8
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	b94b      	cbnz	r3, 8007e66 <__swsetup_r+0x7a>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e5c:	d003      	beq.n	8007e66 <__swsetup_r+0x7a>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4628      	mov	r0, r5
 8007e62:	f001 fde8 	bl	8009a36 <__smakebuf_r>
 8007e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e6a:	f013 0201 	ands.w	r2, r3, #1
 8007e6e:	d00a      	beq.n	8007e86 <__swsetup_r+0x9a>
 8007e70:	2200      	movs	r2, #0
 8007e72:	60a2      	str	r2, [r4, #8]
 8007e74:	6962      	ldr	r2, [r4, #20]
 8007e76:	4252      	negs	r2, r2
 8007e78:	61a2      	str	r2, [r4, #24]
 8007e7a:	6922      	ldr	r2, [r4, #16]
 8007e7c:	b942      	cbnz	r2, 8007e90 <__swsetup_r+0xa4>
 8007e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e82:	d1c5      	bne.n	8007e10 <__swsetup_r+0x24>
 8007e84:	bd38      	pop	{r3, r4, r5, pc}
 8007e86:	0799      	lsls	r1, r3, #30
 8007e88:	bf58      	it	pl
 8007e8a:	6962      	ldrpl	r2, [r4, #20]
 8007e8c:	60a2      	str	r2, [r4, #8]
 8007e8e:	e7f4      	b.n	8007e7a <__swsetup_r+0x8e>
 8007e90:	2000      	movs	r0, #0
 8007e92:	e7f7      	b.n	8007e84 <__swsetup_r+0x98>
 8007e94:	2000001c 	.word	0x2000001c

08007e98 <memset>:
 8007e98:	4603      	mov	r3, r0
 8007e9a:	4402      	add	r2, r0
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d100      	bne.n	8007ea2 <memset+0xa>
 8007ea0:	4770      	bx	lr
 8007ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ea6:	e7f9      	b.n	8007e9c <memset+0x4>

08007ea8 <_localeconv_r>:
 8007ea8:	4800      	ldr	r0, [pc, #0]	@ (8007eac <_localeconv_r+0x4>)
 8007eaa:	4770      	bx	lr
 8007eac:	2000015c 	.word	0x2000015c

08007eb0 <_close_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	4d05      	ldr	r5, [pc, #20]	@ (8007ecc <_close_r+0x1c>)
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	4608      	mov	r0, r1
 8007eba:	602b      	str	r3, [r5, #0]
 8007ebc:	f7f9 fc13 	bl	80016e6 <_close>
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	d102      	bne.n	8007eca <_close_r+0x1a>
 8007ec4:	682b      	ldr	r3, [r5, #0]
 8007ec6:	b103      	cbz	r3, 8007eca <_close_r+0x1a>
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	20001e3c 	.word	0x20001e3c

08007ed0 <_reclaim_reent>:
 8007ed0:	4b29      	ldr	r3, [pc, #164]	@ (8007f78 <_reclaim_reent+0xa8>)
 8007ed2:	b570      	push	{r4, r5, r6, lr}
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4283      	cmp	r3, r0
 8007eda:	d04b      	beq.n	8007f74 <_reclaim_reent+0xa4>
 8007edc:	69c3      	ldr	r3, [r0, #28]
 8007ede:	b1ab      	cbz	r3, 8007f0c <_reclaim_reent+0x3c>
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	b16b      	cbz	r3, 8007f00 <_reclaim_reent+0x30>
 8007ee4:	2500      	movs	r5, #0
 8007ee6:	69e3      	ldr	r3, [r4, #28]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	5959      	ldr	r1, [r3, r5]
 8007eec:	2900      	cmp	r1, #0
 8007eee:	d13b      	bne.n	8007f68 <_reclaim_reent+0x98>
 8007ef0:	3504      	adds	r5, #4
 8007ef2:	2d80      	cmp	r5, #128	@ 0x80
 8007ef4:	d1f7      	bne.n	8007ee6 <_reclaim_reent+0x16>
 8007ef6:	69e3      	ldr	r3, [r4, #28]
 8007ef8:	4620      	mov	r0, r4
 8007efa:	68d9      	ldr	r1, [r3, #12]
 8007efc:	f000 ff10 	bl	8008d20 <_free_r>
 8007f00:	69e3      	ldr	r3, [r4, #28]
 8007f02:	6819      	ldr	r1, [r3, #0]
 8007f04:	b111      	cbz	r1, 8007f0c <_reclaim_reent+0x3c>
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 ff0a 	bl	8008d20 <_free_r>
 8007f0c:	6961      	ldr	r1, [r4, #20]
 8007f0e:	b111      	cbz	r1, 8007f16 <_reclaim_reent+0x46>
 8007f10:	4620      	mov	r0, r4
 8007f12:	f000 ff05 	bl	8008d20 <_free_r>
 8007f16:	69e1      	ldr	r1, [r4, #28]
 8007f18:	b111      	cbz	r1, 8007f20 <_reclaim_reent+0x50>
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 ff00 	bl	8008d20 <_free_r>
 8007f20:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f22:	b111      	cbz	r1, 8007f2a <_reclaim_reent+0x5a>
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fefb 	bl	8008d20 <_free_r>
 8007f2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f2c:	b111      	cbz	r1, 8007f34 <_reclaim_reent+0x64>
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f000 fef6 	bl	8008d20 <_free_r>
 8007f34:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007f36:	b111      	cbz	r1, 8007f3e <_reclaim_reent+0x6e>
 8007f38:	4620      	mov	r0, r4
 8007f3a:	f000 fef1 	bl	8008d20 <_free_r>
 8007f3e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007f40:	b111      	cbz	r1, 8007f48 <_reclaim_reent+0x78>
 8007f42:	4620      	mov	r0, r4
 8007f44:	f000 feec 	bl	8008d20 <_free_r>
 8007f48:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007f4a:	b111      	cbz	r1, 8007f52 <_reclaim_reent+0x82>
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f000 fee7 	bl	8008d20 <_free_r>
 8007f52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007f54:	b111      	cbz	r1, 8007f5c <_reclaim_reent+0x8c>
 8007f56:	4620      	mov	r0, r4
 8007f58:	f000 fee2 	bl	8008d20 <_free_r>
 8007f5c:	6a23      	ldr	r3, [r4, #32]
 8007f5e:	b14b      	cbz	r3, 8007f74 <_reclaim_reent+0xa4>
 8007f60:	4620      	mov	r0, r4
 8007f62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f66:	4718      	bx	r3
 8007f68:	680e      	ldr	r6, [r1, #0]
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f000 fed8 	bl	8008d20 <_free_r>
 8007f70:	4631      	mov	r1, r6
 8007f72:	e7bb      	b.n	8007eec <_reclaim_reent+0x1c>
 8007f74:	bd70      	pop	{r4, r5, r6, pc}
 8007f76:	bf00      	nop
 8007f78:	2000001c 	.word	0x2000001c

08007f7c <_lseek_r>:
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4604      	mov	r4, r0
 8007f80:	4608      	mov	r0, r1
 8007f82:	4611      	mov	r1, r2
 8007f84:	2200      	movs	r2, #0
 8007f86:	4d05      	ldr	r5, [pc, #20]	@ (8007f9c <_lseek_r+0x20>)
 8007f88:	602a      	str	r2, [r5, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	f7f9 fbcf 	bl	800172e <_lseek>
 8007f90:	1c43      	adds	r3, r0, #1
 8007f92:	d102      	bne.n	8007f9a <_lseek_r+0x1e>
 8007f94:	682b      	ldr	r3, [r5, #0]
 8007f96:	b103      	cbz	r3, 8007f9a <_lseek_r+0x1e>
 8007f98:	6023      	str	r3, [r4, #0]
 8007f9a:	bd38      	pop	{r3, r4, r5, pc}
 8007f9c:	20001e3c 	.word	0x20001e3c

08007fa0 <_read_r>:
 8007fa0:	b538      	push	{r3, r4, r5, lr}
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	4611      	mov	r1, r2
 8007fa8:	2200      	movs	r2, #0
 8007faa:	4d05      	ldr	r5, [pc, #20]	@ (8007fc0 <_read_r+0x20>)
 8007fac:	602a      	str	r2, [r5, #0]
 8007fae:	461a      	mov	r2, r3
 8007fb0:	f7f9 fb60 	bl	8001674 <_read>
 8007fb4:	1c43      	adds	r3, r0, #1
 8007fb6:	d102      	bne.n	8007fbe <_read_r+0x1e>
 8007fb8:	682b      	ldr	r3, [r5, #0]
 8007fba:	b103      	cbz	r3, 8007fbe <_read_r+0x1e>
 8007fbc:	6023      	str	r3, [r4, #0]
 8007fbe:	bd38      	pop	{r3, r4, r5, pc}
 8007fc0:	20001e3c 	.word	0x20001e3c

08007fc4 <_write_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	4608      	mov	r0, r1
 8007fca:	4611      	mov	r1, r2
 8007fcc:	2200      	movs	r2, #0
 8007fce:	4d05      	ldr	r5, [pc, #20]	@ (8007fe4 <_write_r+0x20>)
 8007fd0:	602a      	str	r2, [r5, #0]
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	f7f9 fb6b 	bl	80016ae <_write>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d102      	bne.n	8007fe2 <_write_r+0x1e>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	b103      	cbz	r3, 8007fe2 <_write_r+0x1e>
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	bd38      	pop	{r3, r4, r5, pc}
 8007fe4:	20001e3c 	.word	0x20001e3c

08007fe8 <__errno>:
 8007fe8:	4b01      	ldr	r3, [pc, #4]	@ (8007ff0 <__errno+0x8>)
 8007fea:	6818      	ldr	r0, [r3, #0]
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	2000001c 	.word	0x2000001c

08007ff4 <__libc_init_array>:
 8007ff4:	b570      	push	{r4, r5, r6, lr}
 8007ff6:	2600      	movs	r6, #0
 8007ff8:	4d0c      	ldr	r5, [pc, #48]	@ (800802c <__libc_init_array+0x38>)
 8007ffa:	4c0d      	ldr	r4, [pc, #52]	@ (8008030 <__libc_init_array+0x3c>)
 8007ffc:	1b64      	subs	r4, r4, r5
 8007ffe:	10a4      	asrs	r4, r4, #2
 8008000:	42a6      	cmp	r6, r4
 8008002:	d109      	bne.n	8008018 <__libc_init_array+0x24>
 8008004:	f001 fe36 	bl	8009c74 <_init>
 8008008:	2600      	movs	r6, #0
 800800a:	4d0a      	ldr	r5, [pc, #40]	@ (8008034 <__libc_init_array+0x40>)
 800800c:	4c0a      	ldr	r4, [pc, #40]	@ (8008038 <__libc_init_array+0x44>)
 800800e:	1b64      	subs	r4, r4, r5
 8008010:	10a4      	asrs	r4, r4, #2
 8008012:	42a6      	cmp	r6, r4
 8008014:	d105      	bne.n	8008022 <__libc_init_array+0x2e>
 8008016:	bd70      	pop	{r4, r5, r6, pc}
 8008018:	f855 3b04 	ldr.w	r3, [r5], #4
 800801c:	4798      	blx	r3
 800801e:	3601      	adds	r6, #1
 8008020:	e7ee      	b.n	8008000 <__libc_init_array+0xc>
 8008022:	f855 3b04 	ldr.w	r3, [r5], #4
 8008026:	4798      	blx	r3
 8008028:	3601      	adds	r6, #1
 800802a:	e7f2      	b.n	8008012 <__libc_init_array+0x1e>
 800802c:	0800a100 	.word	0x0800a100
 8008030:	0800a100 	.word	0x0800a100
 8008034:	0800a100 	.word	0x0800a100
 8008038:	0800a104 	.word	0x0800a104

0800803c <__retarget_lock_init_recursive>:
 800803c:	4770      	bx	lr

0800803e <__retarget_lock_acquire_recursive>:
 800803e:	4770      	bx	lr

08008040 <__retarget_lock_release_recursive>:
 8008040:	4770      	bx	lr

08008042 <memchr>:
 8008042:	4603      	mov	r3, r0
 8008044:	b510      	push	{r4, lr}
 8008046:	b2c9      	uxtb	r1, r1
 8008048:	4402      	add	r2, r0
 800804a:	4293      	cmp	r3, r2
 800804c:	4618      	mov	r0, r3
 800804e:	d101      	bne.n	8008054 <memchr+0x12>
 8008050:	2000      	movs	r0, #0
 8008052:	e003      	b.n	800805c <memchr+0x1a>
 8008054:	7804      	ldrb	r4, [r0, #0]
 8008056:	3301      	adds	r3, #1
 8008058:	428c      	cmp	r4, r1
 800805a:	d1f6      	bne.n	800804a <memchr+0x8>
 800805c:	bd10      	pop	{r4, pc}

0800805e <memcpy>:
 800805e:	440a      	add	r2, r1
 8008060:	4291      	cmp	r1, r2
 8008062:	f100 33ff 	add.w	r3, r0, #4294967295
 8008066:	d100      	bne.n	800806a <memcpy+0xc>
 8008068:	4770      	bx	lr
 800806a:	b510      	push	{r4, lr}
 800806c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008070:	4291      	cmp	r1, r2
 8008072:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008076:	d1f9      	bne.n	800806c <memcpy+0xe>
 8008078:	bd10      	pop	{r4, pc}

0800807a <quorem>:
 800807a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800807e:	6903      	ldr	r3, [r0, #16]
 8008080:	690c      	ldr	r4, [r1, #16]
 8008082:	4607      	mov	r7, r0
 8008084:	42a3      	cmp	r3, r4
 8008086:	db7e      	blt.n	8008186 <quorem+0x10c>
 8008088:	3c01      	subs	r4, #1
 800808a:	00a3      	lsls	r3, r4, #2
 800808c:	f100 0514 	add.w	r5, r0, #20
 8008090:	f101 0814 	add.w	r8, r1, #20
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800809a:	9301      	str	r3, [sp, #4]
 800809c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080a4:	3301      	adds	r3, #1
 80080a6:	429a      	cmp	r2, r3
 80080a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080b0:	d32e      	bcc.n	8008110 <quorem+0x96>
 80080b2:	f04f 0a00 	mov.w	sl, #0
 80080b6:	46c4      	mov	ip, r8
 80080b8:	46ae      	mov	lr, r5
 80080ba:	46d3      	mov	fp, sl
 80080bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080c0:	b298      	uxth	r0, r3
 80080c2:	fb06 a000 	mla	r0, r6, r0, sl
 80080c6:	0c1b      	lsrs	r3, r3, #16
 80080c8:	0c02      	lsrs	r2, r0, #16
 80080ca:	fb06 2303 	mla	r3, r6, r3, r2
 80080ce:	f8de 2000 	ldr.w	r2, [lr]
 80080d2:	b280      	uxth	r0, r0
 80080d4:	b292      	uxth	r2, r2
 80080d6:	1a12      	subs	r2, r2, r0
 80080d8:	445a      	add	r2, fp
 80080da:	f8de 0000 	ldr.w	r0, [lr]
 80080de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080e8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080ec:	b292      	uxth	r2, r2
 80080ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080f2:	45e1      	cmp	r9, ip
 80080f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080f8:	f84e 2b04 	str.w	r2, [lr], #4
 80080fc:	d2de      	bcs.n	80080bc <quorem+0x42>
 80080fe:	9b00      	ldr	r3, [sp, #0]
 8008100:	58eb      	ldr	r3, [r5, r3]
 8008102:	b92b      	cbnz	r3, 8008110 <quorem+0x96>
 8008104:	9b01      	ldr	r3, [sp, #4]
 8008106:	3b04      	subs	r3, #4
 8008108:	429d      	cmp	r5, r3
 800810a:	461a      	mov	r2, r3
 800810c:	d32f      	bcc.n	800816e <quorem+0xf4>
 800810e:	613c      	str	r4, [r7, #16]
 8008110:	4638      	mov	r0, r7
 8008112:	f001 f97b 	bl	800940c <__mcmp>
 8008116:	2800      	cmp	r0, #0
 8008118:	db25      	blt.n	8008166 <quorem+0xec>
 800811a:	4629      	mov	r1, r5
 800811c:	2000      	movs	r0, #0
 800811e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008122:	f8d1 c000 	ldr.w	ip, [r1]
 8008126:	fa1f fe82 	uxth.w	lr, r2
 800812a:	fa1f f38c 	uxth.w	r3, ip
 800812e:	eba3 030e 	sub.w	r3, r3, lr
 8008132:	4403      	add	r3, r0
 8008134:	0c12      	lsrs	r2, r2, #16
 8008136:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800813a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800813e:	b29b      	uxth	r3, r3
 8008140:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008144:	45c1      	cmp	r9, r8
 8008146:	ea4f 4022 	mov.w	r0, r2, asr #16
 800814a:	f841 3b04 	str.w	r3, [r1], #4
 800814e:	d2e6      	bcs.n	800811e <quorem+0xa4>
 8008150:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008154:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008158:	b922      	cbnz	r2, 8008164 <quorem+0xea>
 800815a:	3b04      	subs	r3, #4
 800815c:	429d      	cmp	r5, r3
 800815e:	461a      	mov	r2, r3
 8008160:	d30b      	bcc.n	800817a <quorem+0x100>
 8008162:	613c      	str	r4, [r7, #16]
 8008164:	3601      	adds	r6, #1
 8008166:	4630      	mov	r0, r6
 8008168:	b003      	add	sp, #12
 800816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816e:	6812      	ldr	r2, [r2, #0]
 8008170:	3b04      	subs	r3, #4
 8008172:	2a00      	cmp	r2, #0
 8008174:	d1cb      	bne.n	800810e <quorem+0x94>
 8008176:	3c01      	subs	r4, #1
 8008178:	e7c6      	b.n	8008108 <quorem+0x8e>
 800817a:	6812      	ldr	r2, [r2, #0]
 800817c:	3b04      	subs	r3, #4
 800817e:	2a00      	cmp	r2, #0
 8008180:	d1ef      	bne.n	8008162 <quorem+0xe8>
 8008182:	3c01      	subs	r4, #1
 8008184:	e7ea      	b.n	800815c <quorem+0xe2>
 8008186:	2000      	movs	r0, #0
 8008188:	e7ee      	b.n	8008168 <quorem+0xee>
 800818a:	0000      	movs	r0, r0
 800818c:	0000      	movs	r0, r0
	...

08008190 <_dtoa_r>:
 8008190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008194:	4614      	mov	r4, r2
 8008196:	461d      	mov	r5, r3
 8008198:	69c7      	ldr	r7, [r0, #28]
 800819a:	b097      	sub	sp, #92	@ 0x5c
 800819c:	4683      	mov	fp, r0
 800819e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80081a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80081a4:	b97f      	cbnz	r7, 80081c6 <_dtoa_r+0x36>
 80081a6:	2010      	movs	r0, #16
 80081a8:	f000 fe02 	bl	8008db0 <malloc>
 80081ac:	4602      	mov	r2, r0
 80081ae:	f8cb 001c 	str.w	r0, [fp, #28]
 80081b2:	b920      	cbnz	r0, 80081be <_dtoa_r+0x2e>
 80081b4:	21ef      	movs	r1, #239	@ 0xef
 80081b6:	4ba8      	ldr	r3, [pc, #672]	@ (8008458 <_dtoa_r+0x2c8>)
 80081b8:	48a8      	ldr	r0, [pc, #672]	@ (800845c <_dtoa_r+0x2cc>)
 80081ba:	f001 fcab 	bl	8009b14 <__assert_func>
 80081be:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081c2:	6007      	str	r7, [r0, #0]
 80081c4:	60c7      	str	r7, [r0, #12]
 80081c6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081ca:	6819      	ldr	r1, [r3, #0]
 80081cc:	b159      	cbz	r1, 80081e6 <_dtoa_r+0x56>
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	2301      	movs	r3, #1
 80081d2:	4093      	lsls	r3, r2
 80081d4:	604a      	str	r2, [r1, #4]
 80081d6:	608b      	str	r3, [r1, #8]
 80081d8:	4658      	mov	r0, fp
 80081da:	f000 fedf 	bl	8008f9c <_Bfree>
 80081de:	2200      	movs	r2, #0
 80081e0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	1e2b      	subs	r3, r5, #0
 80081e8:	bfaf      	iteee	ge
 80081ea:	2300      	movge	r3, #0
 80081ec:	2201      	movlt	r2, #1
 80081ee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081f2:	9303      	strlt	r3, [sp, #12]
 80081f4:	bfa8      	it	ge
 80081f6:	6033      	strge	r3, [r6, #0]
 80081f8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80081fc:	4b98      	ldr	r3, [pc, #608]	@ (8008460 <_dtoa_r+0x2d0>)
 80081fe:	bfb8      	it	lt
 8008200:	6032      	strlt	r2, [r6, #0]
 8008202:	ea33 0308 	bics.w	r3, r3, r8
 8008206:	d112      	bne.n	800822e <_dtoa_r+0x9e>
 8008208:	f242 730f 	movw	r3, #9999	@ 0x270f
 800820c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008214:	4323      	orrs	r3, r4
 8008216:	f000 8550 	beq.w	8008cba <_dtoa_r+0xb2a>
 800821a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800821c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8008464 <_dtoa_r+0x2d4>
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 8552 	beq.w	8008cca <_dtoa_r+0xb3a>
 8008226:	f10a 0303 	add.w	r3, sl, #3
 800822a:	f000 bd4c 	b.w	8008cc6 <_dtoa_r+0xb36>
 800822e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008232:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008236:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800823a:	2200      	movs	r2, #0
 800823c:	2300      	movs	r3, #0
 800823e:	f7f8 fbb3 	bl	80009a8 <__aeabi_dcmpeq>
 8008242:	4607      	mov	r7, r0
 8008244:	b158      	cbz	r0, 800825e <_dtoa_r+0xce>
 8008246:	2301      	movs	r3, #1
 8008248:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800824a:	6013      	str	r3, [r2, #0]
 800824c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800824e:	b113      	cbz	r3, 8008256 <_dtoa_r+0xc6>
 8008250:	4b85      	ldr	r3, [pc, #532]	@ (8008468 <_dtoa_r+0x2d8>)
 8008252:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800846c <_dtoa_r+0x2dc>
 800825a:	f000 bd36 	b.w	8008cca <_dtoa_r+0xb3a>
 800825e:	ab14      	add	r3, sp, #80	@ 0x50
 8008260:	9301      	str	r3, [sp, #4]
 8008262:	ab15      	add	r3, sp, #84	@ 0x54
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	4658      	mov	r0, fp
 8008268:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800826c:	f001 f97e 	bl	800956c <__d2b>
 8008270:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008274:	4681      	mov	r9, r0
 8008276:	2e00      	cmp	r6, #0
 8008278:	d077      	beq.n	800836a <_dtoa_r+0x1da>
 800827a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800827e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008280:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008288:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800828c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008290:	9712      	str	r7, [sp, #72]	@ 0x48
 8008292:	4619      	mov	r1, r3
 8008294:	2200      	movs	r2, #0
 8008296:	4b76      	ldr	r3, [pc, #472]	@ (8008470 <_dtoa_r+0x2e0>)
 8008298:	f7f7 ff66 	bl	8000168 <__aeabi_dsub>
 800829c:	a368      	add	r3, pc, #416	@ (adr r3, 8008440 <_dtoa_r+0x2b0>)
 800829e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a2:	f7f8 f919 	bl	80004d8 <__aeabi_dmul>
 80082a6:	a368      	add	r3, pc, #416	@ (adr r3, 8008448 <_dtoa_r+0x2b8>)
 80082a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ac:	f7f7 ff5e 	bl	800016c <__adddf3>
 80082b0:	4604      	mov	r4, r0
 80082b2:	4630      	mov	r0, r6
 80082b4:	460d      	mov	r5, r1
 80082b6:	f7f8 f8a5 	bl	8000404 <__aeabi_i2d>
 80082ba:	a365      	add	r3, pc, #404	@ (adr r3, 8008450 <_dtoa_r+0x2c0>)
 80082bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c0:	f7f8 f90a 	bl	80004d8 <__aeabi_dmul>
 80082c4:	4602      	mov	r2, r0
 80082c6:	460b      	mov	r3, r1
 80082c8:	4620      	mov	r0, r4
 80082ca:	4629      	mov	r1, r5
 80082cc:	f7f7 ff4e 	bl	800016c <__adddf3>
 80082d0:	4604      	mov	r4, r0
 80082d2:	460d      	mov	r5, r1
 80082d4:	f7f8 fbb0 	bl	8000a38 <__aeabi_d2iz>
 80082d8:	2200      	movs	r2, #0
 80082da:	4607      	mov	r7, r0
 80082dc:	2300      	movs	r3, #0
 80082de:	4620      	mov	r0, r4
 80082e0:	4629      	mov	r1, r5
 80082e2:	f7f8 fb6b 	bl	80009bc <__aeabi_dcmplt>
 80082e6:	b140      	cbz	r0, 80082fa <_dtoa_r+0x16a>
 80082e8:	4638      	mov	r0, r7
 80082ea:	f7f8 f88b 	bl	8000404 <__aeabi_i2d>
 80082ee:	4622      	mov	r2, r4
 80082f0:	462b      	mov	r3, r5
 80082f2:	f7f8 fb59 	bl	80009a8 <__aeabi_dcmpeq>
 80082f6:	b900      	cbnz	r0, 80082fa <_dtoa_r+0x16a>
 80082f8:	3f01      	subs	r7, #1
 80082fa:	2f16      	cmp	r7, #22
 80082fc:	d853      	bhi.n	80083a6 <_dtoa_r+0x216>
 80082fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008302:	4b5c      	ldr	r3, [pc, #368]	@ (8008474 <_dtoa_r+0x2e4>)
 8008304:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	f7f8 fb56 	bl	80009bc <__aeabi_dcmplt>
 8008310:	2800      	cmp	r0, #0
 8008312:	d04a      	beq.n	80083aa <_dtoa_r+0x21a>
 8008314:	2300      	movs	r3, #0
 8008316:	3f01      	subs	r7, #1
 8008318:	930f      	str	r3, [sp, #60]	@ 0x3c
 800831a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800831c:	1b9b      	subs	r3, r3, r6
 800831e:	1e5a      	subs	r2, r3, #1
 8008320:	bf46      	itte	mi
 8008322:	f1c3 0801 	rsbmi	r8, r3, #1
 8008326:	2300      	movmi	r3, #0
 8008328:	f04f 0800 	movpl.w	r8, #0
 800832c:	9209      	str	r2, [sp, #36]	@ 0x24
 800832e:	bf48      	it	mi
 8008330:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008332:	2f00      	cmp	r7, #0
 8008334:	db3b      	blt.n	80083ae <_dtoa_r+0x21e>
 8008336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008338:	970e      	str	r7, [sp, #56]	@ 0x38
 800833a:	443b      	add	r3, r7
 800833c:	9309      	str	r3, [sp, #36]	@ 0x24
 800833e:	2300      	movs	r3, #0
 8008340:	930a      	str	r3, [sp, #40]	@ 0x28
 8008342:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008344:	2b09      	cmp	r3, #9
 8008346:	d866      	bhi.n	8008416 <_dtoa_r+0x286>
 8008348:	2b05      	cmp	r3, #5
 800834a:	bfc4      	itt	gt
 800834c:	3b04      	subgt	r3, #4
 800834e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008350:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008352:	bfc8      	it	gt
 8008354:	2400      	movgt	r4, #0
 8008356:	f1a3 0302 	sub.w	r3, r3, #2
 800835a:	bfd8      	it	le
 800835c:	2401      	movle	r4, #1
 800835e:	2b03      	cmp	r3, #3
 8008360:	d864      	bhi.n	800842c <_dtoa_r+0x29c>
 8008362:	e8df f003 	tbb	[pc, r3]
 8008366:	382b      	.short	0x382b
 8008368:	5636      	.short	0x5636
 800836a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800836e:	441e      	add	r6, r3
 8008370:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008374:	2b20      	cmp	r3, #32
 8008376:	bfc1      	itttt	gt
 8008378:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800837c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008380:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008384:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008388:	bfd6      	itet	le
 800838a:	f1c3 0320 	rsble	r3, r3, #32
 800838e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008392:	fa04 f003 	lslle.w	r0, r4, r3
 8008396:	f7f8 f825 	bl	80003e4 <__aeabi_ui2d>
 800839a:	2201      	movs	r2, #1
 800839c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80083a0:	3e01      	subs	r6, #1
 80083a2:	9212      	str	r2, [sp, #72]	@ 0x48
 80083a4:	e775      	b.n	8008292 <_dtoa_r+0x102>
 80083a6:	2301      	movs	r3, #1
 80083a8:	e7b6      	b.n	8008318 <_dtoa_r+0x188>
 80083aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80083ac:	e7b5      	b.n	800831a <_dtoa_r+0x18a>
 80083ae:	427b      	negs	r3, r7
 80083b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b2:	2300      	movs	r3, #0
 80083b4:	eba8 0807 	sub.w	r8, r8, r7
 80083b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80083ba:	e7c2      	b.n	8008342 <_dtoa_r+0x1b2>
 80083bc:	2300      	movs	r3, #0
 80083be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	dc35      	bgt.n	8008432 <_dtoa_r+0x2a2>
 80083c6:	2301      	movs	r3, #1
 80083c8:	461a      	mov	r2, r3
 80083ca:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80083ce:	9221      	str	r2, [sp, #132]	@ 0x84
 80083d0:	e00b      	b.n	80083ea <_dtoa_r+0x25a>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e7f3      	b.n	80083be <_dtoa_r+0x22e>
 80083d6:	2300      	movs	r3, #0
 80083d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083dc:	18fb      	adds	r3, r7, r3
 80083de:	9308      	str	r3, [sp, #32]
 80083e0:	3301      	adds	r3, #1
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	9307      	str	r3, [sp, #28]
 80083e6:	bfb8      	it	lt
 80083e8:	2301      	movlt	r3, #1
 80083ea:	2100      	movs	r1, #0
 80083ec:	2204      	movs	r2, #4
 80083ee:	f8db 001c 	ldr.w	r0, [fp, #28]
 80083f2:	f102 0514 	add.w	r5, r2, #20
 80083f6:	429d      	cmp	r5, r3
 80083f8:	d91f      	bls.n	800843a <_dtoa_r+0x2aa>
 80083fa:	6041      	str	r1, [r0, #4]
 80083fc:	4658      	mov	r0, fp
 80083fe:	f000 fd8d 	bl	8008f1c <_Balloc>
 8008402:	4682      	mov	sl, r0
 8008404:	2800      	cmp	r0, #0
 8008406:	d139      	bne.n	800847c <_dtoa_r+0x2ec>
 8008408:	4602      	mov	r2, r0
 800840a:	f240 11af 	movw	r1, #431	@ 0x1af
 800840e:	4b1a      	ldr	r3, [pc, #104]	@ (8008478 <_dtoa_r+0x2e8>)
 8008410:	e6d2      	b.n	80081b8 <_dtoa_r+0x28>
 8008412:	2301      	movs	r3, #1
 8008414:	e7e0      	b.n	80083d8 <_dtoa_r+0x248>
 8008416:	2401      	movs	r4, #1
 8008418:	2300      	movs	r3, #0
 800841a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800841c:	9320      	str	r3, [sp, #128]	@ 0x80
 800841e:	f04f 33ff 	mov.w	r3, #4294967295
 8008422:	2200      	movs	r2, #0
 8008424:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008428:	2312      	movs	r3, #18
 800842a:	e7d0      	b.n	80083ce <_dtoa_r+0x23e>
 800842c:	2301      	movs	r3, #1
 800842e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008430:	e7f5      	b.n	800841e <_dtoa_r+0x28e>
 8008432:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008434:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008438:	e7d7      	b.n	80083ea <_dtoa_r+0x25a>
 800843a:	3101      	adds	r1, #1
 800843c:	0052      	lsls	r2, r2, #1
 800843e:	e7d8      	b.n	80083f2 <_dtoa_r+0x262>
 8008440:	636f4361 	.word	0x636f4361
 8008444:	3fd287a7 	.word	0x3fd287a7
 8008448:	8b60c8b3 	.word	0x8b60c8b3
 800844c:	3fc68a28 	.word	0x3fc68a28
 8008450:	509f79fb 	.word	0x509f79fb
 8008454:	3fd34413 	.word	0x3fd34413
 8008458:	08009dc7 	.word	0x08009dc7
 800845c:	08009dde 	.word	0x08009dde
 8008460:	7ff00000 	.word	0x7ff00000
 8008464:	08009dc3 	.word	0x08009dc3
 8008468:	08009d97 	.word	0x08009d97
 800846c:	08009d96 	.word	0x08009d96
 8008470:	3ff80000 	.word	0x3ff80000
 8008474:	08009ed8 	.word	0x08009ed8
 8008478:	08009e36 	.word	0x08009e36
 800847c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008480:	6018      	str	r0, [r3, #0]
 8008482:	9b07      	ldr	r3, [sp, #28]
 8008484:	2b0e      	cmp	r3, #14
 8008486:	f200 80a4 	bhi.w	80085d2 <_dtoa_r+0x442>
 800848a:	2c00      	cmp	r4, #0
 800848c:	f000 80a1 	beq.w	80085d2 <_dtoa_r+0x442>
 8008490:	2f00      	cmp	r7, #0
 8008492:	dd33      	ble.n	80084fc <_dtoa_r+0x36c>
 8008494:	4b86      	ldr	r3, [pc, #536]	@ (80086b0 <_dtoa_r+0x520>)
 8008496:	f007 020f 	and.w	r2, r7, #15
 800849a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800849e:	05f8      	lsls	r0, r7, #23
 80084a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80084a4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80084a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80084ac:	d516      	bpl.n	80084dc <_dtoa_r+0x34c>
 80084ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084b2:	4b80      	ldr	r3, [pc, #512]	@ (80086b4 <_dtoa_r+0x524>)
 80084b4:	2603      	movs	r6, #3
 80084b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084ba:	f7f8 f937 	bl	800072c <__aeabi_ddiv>
 80084be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084c2:	f004 040f 	and.w	r4, r4, #15
 80084c6:	4d7b      	ldr	r5, [pc, #492]	@ (80086b4 <_dtoa_r+0x524>)
 80084c8:	b954      	cbnz	r4, 80084e0 <_dtoa_r+0x350>
 80084ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d2:	f7f8 f92b 	bl	800072c <__aeabi_ddiv>
 80084d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084da:	e028      	b.n	800852e <_dtoa_r+0x39e>
 80084dc:	2602      	movs	r6, #2
 80084de:	e7f2      	b.n	80084c6 <_dtoa_r+0x336>
 80084e0:	07e1      	lsls	r1, r4, #31
 80084e2:	d508      	bpl.n	80084f6 <_dtoa_r+0x366>
 80084e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084ec:	f7f7 fff4 	bl	80004d8 <__aeabi_dmul>
 80084f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084f4:	3601      	adds	r6, #1
 80084f6:	1064      	asrs	r4, r4, #1
 80084f8:	3508      	adds	r5, #8
 80084fa:	e7e5      	b.n	80084c8 <_dtoa_r+0x338>
 80084fc:	f000 80d2 	beq.w	80086a4 <_dtoa_r+0x514>
 8008500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008504:	427c      	negs	r4, r7
 8008506:	4b6a      	ldr	r3, [pc, #424]	@ (80086b0 <_dtoa_r+0x520>)
 8008508:	f004 020f 	and.w	r2, r4, #15
 800850c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008514:	f7f7 ffe0 	bl	80004d8 <__aeabi_dmul>
 8008518:	2602      	movs	r6, #2
 800851a:	2300      	movs	r3, #0
 800851c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008520:	4d64      	ldr	r5, [pc, #400]	@ (80086b4 <_dtoa_r+0x524>)
 8008522:	1124      	asrs	r4, r4, #4
 8008524:	2c00      	cmp	r4, #0
 8008526:	f040 80b2 	bne.w	800868e <_dtoa_r+0x4fe>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1d3      	bne.n	80084d6 <_dtoa_r+0x346>
 800852e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80b7 	beq.w	80086a8 <_dtoa_r+0x518>
 800853a:	2200      	movs	r2, #0
 800853c:	4620      	mov	r0, r4
 800853e:	4629      	mov	r1, r5
 8008540:	4b5d      	ldr	r3, [pc, #372]	@ (80086b8 <_dtoa_r+0x528>)
 8008542:	f7f8 fa3b 	bl	80009bc <__aeabi_dcmplt>
 8008546:	2800      	cmp	r0, #0
 8008548:	f000 80ae 	beq.w	80086a8 <_dtoa_r+0x518>
 800854c:	9b07      	ldr	r3, [sp, #28]
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 80aa 	beq.w	80086a8 <_dtoa_r+0x518>
 8008554:	9b08      	ldr	r3, [sp, #32]
 8008556:	2b00      	cmp	r3, #0
 8008558:	dd37      	ble.n	80085ca <_dtoa_r+0x43a>
 800855a:	1e7b      	subs	r3, r7, #1
 800855c:	4620      	mov	r0, r4
 800855e:	9304      	str	r3, [sp, #16]
 8008560:	2200      	movs	r2, #0
 8008562:	4629      	mov	r1, r5
 8008564:	4b55      	ldr	r3, [pc, #340]	@ (80086bc <_dtoa_r+0x52c>)
 8008566:	f7f7 ffb7 	bl	80004d8 <__aeabi_dmul>
 800856a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800856e:	9c08      	ldr	r4, [sp, #32]
 8008570:	3601      	adds	r6, #1
 8008572:	4630      	mov	r0, r6
 8008574:	f7f7 ff46 	bl	8000404 <__aeabi_i2d>
 8008578:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800857c:	f7f7 ffac 	bl	80004d8 <__aeabi_dmul>
 8008580:	2200      	movs	r2, #0
 8008582:	4b4f      	ldr	r3, [pc, #316]	@ (80086c0 <_dtoa_r+0x530>)
 8008584:	f7f7 fdf2 	bl	800016c <__adddf3>
 8008588:	4605      	mov	r5, r0
 800858a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800858e:	2c00      	cmp	r4, #0
 8008590:	f040 809a 	bne.w	80086c8 <_dtoa_r+0x538>
 8008594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008598:	2200      	movs	r2, #0
 800859a:	4b4a      	ldr	r3, [pc, #296]	@ (80086c4 <_dtoa_r+0x534>)
 800859c:	f7f7 fde4 	bl	8000168 <__aeabi_dsub>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085a8:	462a      	mov	r2, r5
 80085aa:	4633      	mov	r3, r6
 80085ac:	f7f8 fa24 	bl	80009f8 <__aeabi_dcmpgt>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f040 828e 	bne.w	8008ad2 <_dtoa_r+0x942>
 80085b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085ba:	462a      	mov	r2, r5
 80085bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085c0:	f7f8 f9fc 	bl	80009bc <__aeabi_dcmplt>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	f040 8127 	bne.w	8008818 <_dtoa_r+0x688>
 80085ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80085ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80085d2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f2c0 8163 	blt.w	80088a0 <_dtoa_r+0x710>
 80085da:	2f0e      	cmp	r7, #14
 80085dc:	f300 8160 	bgt.w	80088a0 <_dtoa_r+0x710>
 80085e0:	4b33      	ldr	r3, [pc, #204]	@ (80086b0 <_dtoa_r+0x520>)
 80085e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80085ea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80085ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	da03      	bge.n	80085fc <_dtoa_r+0x46c>
 80085f4:	9b07      	ldr	r3, [sp, #28]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f340 8100 	ble.w	80087fc <_dtoa_r+0x66c>
 80085fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008600:	4656      	mov	r6, sl
 8008602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008606:	4620      	mov	r0, r4
 8008608:	4629      	mov	r1, r5
 800860a:	f7f8 f88f 	bl	800072c <__aeabi_ddiv>
 800860e:	f7f8 fa13 	bl	8000a38 <__aeabi_d2iz>
 8008612:	4680      	mov	r8, r0
 8008614:	f7f7 fef6 	bl	8000404 <__aeabi_i2d>
 8008618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800861c:	f7f7 ff5c 	bl	80004d8 <__aeabi_dmul>
 8008620:	4602      	mov	r2, r0
 8008622:	460b      	mov	r3, r1
 8008624:	4620      	mov	r0, r4
 8008626:	4629      	mov	r1, r5
 8008628:	f7f7 fd9e 	bl	8000168 <__aeabi_dsub>
 800862c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008630:	9d07      	ldr	r5, [sp, #28]
 8008632:	f806 4b01 	strb.w	r4, [r6], #1
 8008636:	eba6 040a 	sub.w	r4, r6, sl
 800863a:	42a5      	cmp	r5, r4
 800863c:	4602      	mov	r2, r0
 800863e:	460b      	mov	r3, r1
 8008640:	f040 8116 	bne.w	8008870 <_dtoa_r+0x6e0>
 8008644:	f7f7 fd92 	bl	800016c <__adddf3>
 8008648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800864c:	4604      	mov	r4, r0
 800864e:	460d      	mov	r5, r1
 8008650:	f7f8 f9d2 	bl	80009f8 <__aeabi_dcmpgt>
 8008654:	2800      	cmp	r0, #0
 8008656:	f040 80f8 	bne.w	800884a <_dtoa_r+0x6ba>
 800865a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800865e:	4620      	mov	r0, r4
 8008660:	4629      	mov	r1, r5
 8008662:	f7f8 f9a1 	bl	80009a8 <__aeabi_dcmpeq>
 8008666:	b118      	cbz	r0, 8008670 <_dtoa_r+0x4e0>
 8008668:	f018 0f01 	tst.w	r8, #1
 800866c:	f040 80ed 	bne.w	800884a <_dtoa_r+0x6ba>
 8008670:	4649      	mov	r1, r9
 8008672:	4658      	mov	r0, fp
 8008674:	f000 fc92 	bl	8008f9c <_Bfree>
 8008678:	2300      	movs	r3, #0
 800867a:	7033      	strb	r3, [r6, #0]
 800867c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800867e:	3701      	adds	r7, #1
 8008680:	601f      	str	r7, [r3, #0]
 8008682:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 8320 	beq.w	8008cca <_dtoa_r+0xb3a>
 800868a:	601e      	str	r6, [r3, #0]
 800868c:	e31d      	b.n	8008cca <_dtoa_r+0xb3a>
 800868e:	07e2      	lsls	r2, r4, #31
 8008690:	d505      	bpl.n	800869e <_dtoa_r+0x50e>
 8008692:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008696:	f7f7 ff1f 	bl	80004d8 <__aeabi_dmul>
 800869a:	2301      	movs	r3, #1
 800869c:	3601      	adds	r6, #1
 800869e:	1064      	asrs	r4, r4, #1
 80086a0:	3508      	adds	r5, #8
 80086a2:	e73f      	b.n	8008524 <_dtoa_r+0x394>
 80086a4:	2602      	movs	r6, #2
 80086a6:	e742      	b.n	800852e <_dtoa_r+0x39e>
 80086a8:	9c07      	ldr	r4, [sp, #28]
 80086aa:	9704      	str	r7, [sp, #16]
 80086ac:	e761      	b.n	8008572 <_dtoa_r+0x3e2>
 80086ae:	bf00      	nop
 80086b0:	08009ed8 	.word	0x08009ed8
 80086b4:	08009eb0 	.word	0x08009eb0
 80086b8:	3ff00000 	.word	0x3ff00000
 80086bc:	40240000 	.word	0x40240000
 80086c0:	401c0000 	.word	0x401c0000
 80086c4:	40140000 	.word	0x40140000
 80086c8:	4b70      	ldr	r3, [pc, #448]	@ (800888c <_dtoa_r+0x6fc>)
 80086ca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086d4:	4454      	add	r4, sl
 80086d6:	2900      	cmp	r1, #0
 80086d8:	d045      	beq.n	8008766 <_dtoa_r+0x5d6>
 80086da:	2000      	movs	r0, #0
 80086dc:	496c      	ldr	r1, [pc, #432]	@ (8008890 <_dtoa_r+0x700>)
 80086de:	f7f8 f825 	bl	800072c <__aeabi_ddiv>
 80086e2:	4633      	mov	r3, r6
 80086e4:	462a      	mov	r2, r5
 80086e6:	f7f7 fd3f 	bl	8000168 <__aeabi_dsub>
 80086ea:	4656      	mov	r6, sl
 80086ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086f4:	f7f8 f9a0 	bl	8000a38 <__aeabi_d2iz>
 80086f8:	4605      	mov	r5, r0
 80086fa:	f7f7 fe83 	bl	8000404 <__aeabi_i2d>
 80086fe:	4602      	mov	r2, r0
 8008700:	460b      	mov	r3, r1
 8008702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008706:	f7f7 fd2f 	bl	8000168 <__aeabi_dsub>
 800870a:	4602      	mov	r2, r0
 800870c:	460b      	mov	r3, r1
 800870e:	3530      	adds	r5, #48	@ 0x30
 8008710:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008714:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008718:	f806 5b01 	strb.w	r5, [r6], #1
 800871c:	f7f8 f94e 	bl	80009bc <__aeabi_dcmplt>
 8008720:	2800      	cmp	r0, #0
 8008722:	d163      	bne.n	80087ec <_dtoa_r+0x65c>
 8008724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008728:	2000      	movs	r0, #0
 800872a:	495a      	ldr	r1, [pc, #360]	@ (8008894 <_dtoa_r+0x704>)
 800872c:	f7f7 fd1c 	bl	8000168 <__aeabi_dsub>
 8008730:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008734:	f7f8 f942 	bl	80009bc <__aeabi_dcmplt>
 8008738:	2800      	cmp	r0, #0
 800873a:	f040 8087 	bne.w	800884c <_dtoa_r+0x6bc>
 800873e:	42a6      	cmp	r6, r4
 8008740:	f43f af43 	beq.w	80085ca <_dtoa_r+0x43a>
 8008744:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008748:	2200      	movs	r2, #0
 800874a:	4b53      	ldr	r3, [pc, #332]	@ (8008898 <_dtoa_r+0x708>)
 800874c:	f7f7 fec4 	bl	80004d8 <__aeabi_dmul>
 8008750:	2200      	movs	r2, #0
 8008752:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800875a:	4b4f      	ldr	r3, [pc, #316]	@ (8008898 <_dtoa_r+0x708>)
 800875c:	f7f7 febc 	bl	80004d8 <__aeabi_dmul>
 8008760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008764:	e7c4      	b.n	80086f0 <_dtoa_r+0x560>
 8008766:	4631      	mov	r1, r6
 8008768:	4628      	mov	r0, r5
 800876a:	f7f7 feb5 	bl	80004d8 <__aeabi_dmul>
 800876e:	4656      	mov	r6, sl
 8008770:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008774:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800877a:	f7f8 f95d 	bl	8000a38 <__aeabi_d2iz>
 800877e:	4605      	mov	r5, r0
 8008780:	f7f7 fe40 	bl	8000404 <__aeabi_i2d>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800878c:	f7f7 fcec 	bl	8000168 <__aeabi_dsub>
 8008790:	4602      	mov	r2, r0
 8008792:	460b      	mov	r3, r1
 8008794:	3530      	adds	r5, #48	@ 0x30
 8008796:	f806 5b01 	strb.w	r5, [r6], #1
 800879a:	42a6      	cmp	r6, r4
 800879c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087a0:	f04f 0200 	mov.w	r2, #0
 80087a4:	d124      	bne.n	80087f0 <_dtoa_r+0x660>
 80087a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087aa:	4b39      	ldr	r3, [pc, #228]	@ (8008890 <_dtoa_r+0x700>)
 80087ac:	f7f7 fcde 	bl	800016c <__adddf3>
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087b8:	f7f8 f91e 	bl	80009f8 <__aeabi_dcmpgt>
 80087bc:	2800      	cmp	r0, #0
 80087be:	d145      	bne.n	800884c <_dtoa_r+0x6bc>
 80087c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087c4:	2000      	movs	r0, #0
 80087c6:	4932      	ldr	r1, [pc, #200]	@ (8008890 <_dtoa_r+0x700>)
 80087c8:	f7f7 fcce 	bl	8000168 <__aeabi_dsub>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087d4:	f7f8 f8f2 	bl	80009bc <__aeabi_dcmplt>
 80087d8:	2800      	cmp	r0, #0
 80087da:	f43f aef6 	beq.w	80085ca <_dtoa_r+0x43a>
 80087de:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80087e0:	1e73      	subs	r3, r6, #1
 80087e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80087e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087e8:	2b30      	cmp	r3, #48	@ 0x30
 80087ea:	d0f8      	beq.n	80087de <_dtoa_r+0x64e>
 80087ec:	9f04      	ldr	r7, [sp, #16]
 80087ee:	e73f      	b.n	8008670 <_dtoa_r+0x4e0>
 80087f0:	4b29      	ldr	r3, [pc, #164]	@ (8008898 <_dtoa_r+0x708>)
 80087f2:	f7f7 fe71 	bl	80004d8 <__aeabi_dmul>
 80087f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087fa:	e7bc      	b.n	8008776 <_dtoa_r+0x5e6>
 80087fc:	d10c      	bne.n	8008818 <_dtoa_r+0x688>
 80087fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008802:	2200      	movs	r2, #0
 8008804:	4b25      	ldr	r3, [pc, #148]	@ (800889c <_dtoa_r+0x70c>)
 8008806:	f7f7 fe67 	bl	80004d8 <__aeabi_dmul>
 800880a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800880e:	f7f8 f8e9 	bl	80009e4 <__aeabi_dcmpge>
 8008812:	2800      	cmp	r0, #0
 8008814:	f000 815b 	beq.w	8008ace <_dtoa_r+0x93e>
 8008818:	2400      	movs	r4, #0
 800881a:	4625      	mov	r5, r4
 800881c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800881e:	4656      	mov	r6, sl
 8008820:	43db      	mvns	r3, r3
 8008822:	9304      	str	r3, [sp, #16]
 8008824:	2700      	movs	r7, #0
 8008826:	4621      	mov	r1, r4
 8008828:	4658      	mov	r0, fp
 800882a:	f000 fbb7 	bl	8008f9c <_Bfree>
 800882e:	2d00      	cmp	r5, #0
 8008830:	d0dc      	beq.n	80087ec <_dtoa_r+0x65c>
 8008832:	b12f      	cbz	r7, 8008840 <_dtoa_r+0x6b0>
 8008834:	42af      	cmp	r7, r5
 8008836:	d003      	beq.n	8008840 <_dtoa_r+0x6b0>
 8008838:	4639      	mov	r1, r7
 800883a:	4658      	mov	r0, fp
 800883c:	f000 fbae 	bl	8008f9c <_Bfree>
 8008840:	4629      	mov	r1, r5
 8008842:	4658      	mov	r0, fp
 8008844:	f000 fbaa 	bl	8008f9c <_Bfree>
 8008848:	e7d0      	b.n	80087ec <_dtoa_r+0x65c>
 800884a:	9704      	str	r7, [sp, #16]
 800884c:	4633      	mov	r3, r6
 800884e:	461e      	mov	r6, r3
 8008850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008854:	2a39      	cmp	r2, #57	@ 0x39
 8008856:	d107      	bne.n	8008868 <_dtoa_r+0x6d8>
 8008858:	459a      	cmp	sl, r3
 800885a:	d1f8      	bne.n	800884e <_dtoa_r+0x6be>
 800885c:	9a04      	ldr	r2, [sp, #16]
 800885e:	3201      	adds	r2, #1
 8008860:	9204      	str	r2, [sp, #16]
 8008862:	2230      	movs	r2, #48	@ 0x30
 8008864:	f88a 2000 	strb.w	r2, [sl]
 8008868:	781a      	ldrb	r2, [r3, #0]
 800886a:	3201      	adds	r2, #1
 800886c:	701a      	strb	r2, [r3, #0]
 800886e:	e7bd      	b.n	80087ec <_dtoa_r+0x65c>
 8008870:	2200      	movs	r2, #0
 8008872:	4b09      	ldr	r3, [pc, #36]	@ (8008898 <_dtoa_r+0x708>)
 8008874:	f7f7 fe30 	bl	80004d8 <__aeabi_dmul>
 8008878:	2200      	movs	r2, #0
 800887a:	2300      	movs	r3, #0
 800887c:	4604      	mov	r4, r0
 800887e:	460d      	mov	r5, r1
 8008880:	f7f8 f892 	bl	80009a8 <__aeabi_dcmpeq>
 8008884:	2800      	cmp	r0, #0
 8008886:	f43f aebc 	beq.w	8008602 <_dtoa_r+0x472>
 800888a:	e6f1      	b.n	8008670 <_dtoa_r+0x4e0>
 800888c:	08009ed8 	.word	0x08009ed8
 8008890:	3fe00000 	.word	0x3fe00000
 8008894:	3ff00000 	.word	0x3ff00000
 8008898:	40240000 	.word	0x40240000
 800889c:	40140000 	.word	0x40140000
 80088a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088a2:	2a00      	cmp	r2, #0
 80088a4:	f000 80db 	beq.w	8008a5e <_dtoa_r+0x8ce>
 80088a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80088aa:	2a01      	cmp	r2, #1
 80088ac:	f300 80bf 	bgt.w	8008a2e <_dtoa_r+0x89e>
 80088b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80088b2:	2a00      	cmp	r2, #0
 80088b4:	f000 80b7 	beq.w	8008a26 <_dtoa_r+0x896>
 80088b8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80088bc:	4646      	mov	r6, r8
 80088be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088c2:	2101      	movs	r1, #1
 80088c4:	441a      	add	r2, r3
 80088c6:	4658      	mov	r0, fp
 80088c8:	4498      	add	r8, r3
 80088ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80088cc:	f000 fc1a 	bl	8009104 <__i2b>
 80088d0:	4605      	mov	r5, r0
 80088d2:	b15e      	cbz	r6, 80088ec <_dtoa_r+0x75c>
 80088d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	dd08      	ble.n	80088ec <_dtoa_r+0x75c>
 80088da:	42b3      	cmp	r3, r6
 80088dc:	bfa8      	it	ge
 80088de:	4633      	movge	r3, r6
 80088e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088e2:	eba8 0803 	sub.w	r8, r8, r3
 80088e6:	1af6      	subs	r6, r6, r3
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088ee:	b1f3      	cbz	r3, 800892e <_dtoa_r+0x79e>
 80088f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f000 80b7 	beq.w	8008a66 <_dtoa_r+0x8d6>
 80088f8:	b18c      	cbz	r4, 800891e <_dtoa_r+0x78e>
 80088fa:	4629      	mov	r1, r5
 80088fc:	4622      	mov	r2, r4
 80088fe:	4658      	mov	r0, fp
 8008900:	f000 fcbe 	bl	8009280 <__pow5mult>
 8008904:	464a      	mov	r2, r9
 8008906:	4601      	mov	r1, r0
 8008908:	4605      	mov	r5, r0
 800890a:	4658      	mov	r0, fp
 800890c:	f000 fc10 	bl	8009130 <__multiply>
 8008910:	4649      	mov	r1, r9
 8008912:	9004      	str	r0, [sp, #16]
 8008914:	4658      	mov	r0, fp
 8008916:	f000 fb41 	bl	8008f9c <_Bfree>
 800891a:	9b04      	ldr	r3, [sp, #16]
 800891c:	4699      	mov	r9, r3
 800891e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008920:	1b1a      	subs	r2, r3, r4
 8008922:	d004      	beq.n	800892e <_dtoa_r+0x79e>
 8008924:	4649      	mov	r1, r9
 8008926:	4658      	mov	r0, fp
 8008928:	f000 fcaa 	bl	8009280 <__pow5mult>
 800892c:	4681      	mov	r9, r0
 800892e:	2101      	movs	r1, #1
 8008930:	4658      	mov	r0, fp
 8008932:	f000 fbe7 	bl	8009104 <__i2b>
 8008936:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008938:	4604      	mov	r4, r0
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 81c9 	beq.w	8008cd2 <_dtoa_r+0xb42>
 8008940:	461a      	mov	r2, r3
 8008942:	4601      	mov	r1, r0
 8008944:	4658      	mov	r0, fp
 8008946:	f000 fc9b 	bl	8009280 <__pow5mult>
 800894a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800894c:	4604      	mov	r4, r0
 800894e:	2b01      	cmp	r3, #1
 8008950:	f300 808f 	bgt.w	8008a72 <_dtoa_r+0x8e2>
 8008954:	9b02      	ldr	r3, [sp, #8]
 8008956:	2b00      	cmp	r3, #0
 8008958:	f040 8087 	bne.w	8008a6a <_dtoa_r+0x8da>
 800895c:	9b03      	ldr	r3, [sp, #12]
 800895e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008962:	2b00      	cmp	r3, #0
 8008964:	f040 8083 	bne.w	8008a6e <_dtoa_r+0x8de>
 8008968:	9b03      	ldr	r3, [sp, #12]
 800896a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800896e:	0d1b      	lsrs	r3, r3, #20
 8008970:	051b      	lsls	r3, r3, #20
 8008972:	b12b      	cbz	r3, 8008980 <_dtoa_r+0x7f0>
 8008974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008976:	f108 0801 	add.w	r8, r8, #1
 800897a:	3301      	adds	r3, #1
 800897c:	9309      	str	r3, [sp, #36]	@ 0x24
 800897e:	2301      	movs	r3, #1
 8008980:	930a      	str	r3, [sp, #40]	@ 0x28
 8008982:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 81aa 	beq.w	8008cde <_dtoa_r+0xb4e>
 800898a:	6923      	ldr	r3, [r4, #16]
 800898c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008990:	6918      	ldr	r0, [r3, #16]
 8008992:	f000 fb6b 	bl	800906c <__hi0bits>
 8008996:	f1c0 0020 	rsb	r0, r0, #32
 800899a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800899c:	4418      	add	r0, r3
 800899e:	f010 001f 	ands.w	r0, r0, #31
 80089a2:	d071      	beq.n	8008a88 <_dtoa_r+0x8f8>
 80089a4:	f1c0 0320 	rsb	r3, r0, #32
 80089a8:	2b04      	cmp	r3, #4
 80089aa:	dd65      	ble.n	8008a78 <_dtoa_r+0x8e8>
 80089ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ae:	f1c0 001c 	rsb	r0, r0, #28
 80089b2:	4403      	add	r3, r0
 80089b4:	4480      	add	r8, r0
 80089b6:	4406      	add	r6, r0
 80089b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ba:	f1b8 0f00 	cmp.w	r8, #0
 80089be:	dd05      	ble.n	80089cc <_dtoa_r+0x83c>
 80089c0:	4649      	mov	r1, r9
 80089c2:	4642      	mov	r2, r8
 80089c4:	4658      	mov	r0, fp
 80089c6:	f000 fcb5 	bl	8009334 <__lshift>
 80089ca:	4681      	mov	r9, r0
 80089cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	dd05      	ble.n	80089de <_dtoa_r+0x84e>
 80089d2:	4621      	mov	r1, r4
 80089d4:	461a      	mov	r2, r3
 80089d6:	4658      	mov	r0, fp
 80089d8:	f000 fcac 	bl	8009334 <__lshift>
 80089dc:	4604      	mov	r4, r0
 80089de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d053      	beq.n	8008a8c <_dtoa_r+0x8fc>
 80089e4:	4621      	mov	r1, r4
 80089e6:	4648      	mov	r0, r9
 80089e8:	f000 fd10 	bl	800940c <__mcmp>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	da4d      	bge.n	8008a8c <_dtoa_r+0x8fc>
 80089f0:	1e7b      	subs	r3, r7, #1
 80089f2:	4649      	mov	r1, r9
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	220a      	movs	r2, #10
 80089f8:	2300      	movs	r3, #0
 80089fa:	4658      	mov	r0, fp
 80089fc:	f000 faf0 	bl	8008fe0 <__multadd>
 8008a00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a02:	4681      	mov	r9, r0
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 816c 	beq.w	8008ce2 <_dtoa_r+0xb52>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	220a      	movs	r2, #10
 8008a10:	4658      	mov	r0, fp
 8008a12:	f000 fae5 	bl	8008fe0 <__multadd>
 8008a16:	9b08      	ldr	r3, [sp, #32]
 8008a18:	4605      	mov	r5, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	dc61      	bgt.n	8008ae2 <_dtoa_r+0x952>
 8008a1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	dc3b      	bgt.n	8008a9c <_dtoa_r+0x90c>
 8008a24:	e05d      	b.n	8008ae2 <_dtoa_r+0x952>
 8008a26:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a28:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a2c:	e746      	b.n	80088bc <_dtoa_r+0x72c>
 8008a2e:	9b07      	ldr	r3, [sp, #28]
 8008a30:	1e5c      	subs	r4, r3, #1
 8008a32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a34:	42a3      	cmp	r3, r4
 8008a36:	bfbf      	itttt	lt
 8008a38:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a3a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008a3c:	1ae3      	sublt	r3, r4, r3
 8008a3e:	18d2      	addlt	r2, r2, r3
 8008a40:	bfa8      	it	ge
 8008a42:	1b1c      	subge	r4, r3, r4
 8008a44:	9b07      	ldr	r3, [sp, #28]
 8008a46:	bfbe      	ittt	lt
 8008a48:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a4a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008a4c:	2400      	movlt	r4, #0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfb5      	itete	lt
 8008a52:	eba8 0603 	sublt.w	r6, r8, r3
 8008a56:	4646      	movge	r6, r8
 8008a58:	2300      	movlt	r3, #0
 8008a5a:	9b07      	ldrge	r3, [sp, #28]
 8008a5c:	e730      	b.n	80088c0 <_dtoa_r+0x730>
 8008a5e:	4646      	mov	r6, r8
 8008a60:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a62:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a64:	e735      	b.n	80088d2 <_dtoa_r+0x742>
 8008a66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a68:	e75c      	b.n	8008924 <_dtoa_r+0x794>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e788      	b.n	8008980 <_dtoa_r+0x7f0>
 8008a6e:	9b02      	ldr	r3, [sp, #8]
 8008a70:	e786      	b.n	8008980 <_dtoa_r+0x7f0>
 8008a72:	2300      	movs	r3, #0
 8008a74:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a76:	e788      	b.n	800898a <_dtoa_r+0x7fa>
 8008a78:	d09f      	beq.n	80089ba <_dtoa_r+0x82a>
 8008a7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a7c:	331c      	adds	r3, #28
 8008a7e:	441a      	add	r2, r3
 8008a80:	4498      	add	r8, r3
 8008a82:	441e      	add	r6, r3
 8008a84:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a86:	e798      	b.n	80089ba <_dtoa_r+0x82a>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	e7f6      	b.n	8008a7a <_dtoa_r+0x8ea>
 8008a8c:	9b07      	ldr	r3, [sp, #28]
 8008a8e:	9704      	str	r7, [sp, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	dc20      	bgt.n	8008ad6 <_dtoa_r+0x946>
 8008a94:	9308      	str	r3, [sp, #32]
 8008a96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	dd1e      	ble.n	8008ada <_dtoa_r+0x94a>
 8008a9c:	9b08      	ldr	r3, [sp, #32]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f47f aebc 	bne.w	800881c <_dtoa_r+0x68c>
 8008aa4:	4621      	mov	r1, r4
 8008aa6:	2205      	movs	r2, #5
 8008aa8:	4658      	mov	r0, fp
 8008aaa:	f000 fa99 	bl	8008fe0 <__multadd>
 8008aae:	4601      	mov	r1, r0
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	4648      	mov	r0, r9
 8008ab4:	f000 fcaa 	bl	800940c <__mcmp>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f77f aeaf 	ble.w	800881c <_dtoa_r+0x68c>
 8008abe:	2331      	movs	r3, #49	@ 0x31
 8008ac0:	4656      	mov	r6, sl
 8008ac2:	f806 3b01 	strb.w	r3, [r6], #1
 8008ac6:	9b04      	ldr	r3, [sp, #16]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	9304      	str	r3, [sp, #16]
 8008acc:	e6aa      	b.n	8008824 <_dtoa_r+0x694>
 8008ace:	9c07      	ldr	r4, [sp, #28]
 8008ad0:	9704      	str	r7, [sp, #16]
 8008ad2:	4625      	mov	r5, r4
 8008ad4:	e7f3      	b.n	8008abe <_dtoa_r+0x92e>
 8008ad6:	9b07      	ldr	r3, [sp, #28]
 8008ad8:	9308      	str	r3, [sp, #32]
 8008ada:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f000 8104 	beq.w	8008cea <_dtoa_r+0xb5a>
 8008ae2:	2e00      	cmp	r6, #0
 8008ae4:	dd05      	ble.n	8008af2 <_dtoa_r+0x962>
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	4632      	mov	r2, r6
 8008aea:	4658      	mov	r0, fp
 8008aec:	f000 fc22 	bl	8009334 <__lshift>
 8008af0:	4605      	mov	r5, r0
 8008af2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d05a      	beq.n	8008bae <_dtoa_r+0xa1e>
 8008af8:	4658      	mov	r0, fp
 8008afa:	6869      	ldr	r1, [r5, #4]
 8008afc:	f000 fa0e 	bl	8008f1c <_Balloc>
 8008b00:	4606      	mov	r6, r0
 8008b02:	b928      	cbnz	r0, 8008b10 <_dtoa_r+0x980>
 8008b04:	4602      	mov	r2, r0
 8008b06:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b0a:	4b83      	ldr	r3, [pc, #524]	@ (8008d18 <_dtoa_r+0xb88>)
 8008b0c:	f7ff bb54 	b.w	80081b8 <_dtoa_r+0x28>
 8008b10:	692a      	ldr	r2, [r5, #16]
 8008b12:	f105 010c 	add.w	r1, r5, #12
 8008b16:	3202      	adds	r2, #2
 8008b18:	0092      	lsls	r2, r2, #2
 8008b1a:	300c      	adds	r0, #12
 8008b1c:	f7ff fa9f 	bl	800805e <memcpy>
 8008b20:	2201      	movs	r2, #1
 8008b22:	4631      	mov	r1, r6
 8008b24:	4658      	mov	r0, fp
 8008b26:	f000 fc05 	bl	8009334 <__lshift>
 8008b2a:	462f      	mov	r7, r5
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	f10a 0301 	add.w	r3, sl, #1
 8008b32:	9307      	str	r3, [sp, #28]
 8008b34:	9b08      	ldr	r3, [sp, #32]
 8008b36:	4453      	add	r3, sl
 8008b38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b3a:	9b02      	ldr	r3, [sp, #8]
 8008b3c:	f003 0301 	and.w	r3, r3, #1
 8008b40:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b42:	9b07      	ldr	r3, [sp, #28]
 8008b44:	4621      	mov	r1, r4
 8008b46:	3b01      	subs	r3, #1
 8008b48:	4648      	mov	r0, r9
 8008b4a:	9302      	str	r3, [sp, #8]
 8008b4c:	f7ff fa95 	bl	800807a <quorem>
 8008b50:	4639      	mov	r1, r7
 8008b52:	9008      	str	r0, [sp, #32]
 8008b54:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b58:	4648      	mov	r0, r9
 8008b5a:	f000 fc57 	bl	800940c <__mcmp>
 8008b5e:	462a      	mov	r2, r5
 8008b60:	9009      	str	r0, [sp, #36]	@ 0x24
 8008b62:	4621      	mov	r1, r4
 8008b64:	4658      	mov	r0, fp
 8008b66:	f000 fc6d 	bl	8009444 <__mdiff>
 8008b6a:	68c2      	ldr	r2, [r0, #12]
 8008b6c:	4606      	mov	r6, r0
 8008b6e:	bb02      	cbnz	r2, 8008bb2 <_dtoa_r+0xa22>
 8008b70:	4601      	mov	r1, r0
 8008b72:	4648      	mov	r0, r9
 8008b74:	f000 fc4a 	bl	800940c <__mcmp>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4658      	mov	r0, fp
 8008b7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b80:	f000 fa0c 	bl	8008f9c <_Bfree>
 8008b84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008b86:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b88:	9e07      	ldr	r6, [sp, #28]
 8008b8a:	ea43 0102 	orr.w	r1, r3, r2
 8008b8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b90:	4319      	orrs	r1, r3
 8008b92:	d110      	bne.n	8008bb6 <_dtoa_r+0xa26>
 8008b94:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b98:	d029      	beq.n	8008bee <_dtoa_r+0xa5e>
 8008b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	dd02      	ble.n	8008ba6 <_dtoa_r+0xa16>
 8008ba0:	9b08      	ldr	r3, [sp, #32]
 8008ba2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ba6:	9b02      	ldr	r3, [sp, #8]
 8008ba8:	f883 8000 	strb.w	r8, [r3]
 8008bac:	e63b      	b.n	8008826 <_dtoa_r+0x696>
 8008bae:	4628      	mov	r0, r5
 8008bb0:	e7bb      	b.n	8008b2a <_dtoa_r+0x99a>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	e7e1      	b.n	8008b7a <_dtoa_r+0x9ea>
 8008bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	db04      	blt.n	8008bc6 <_dtoa_r+0xa36>
 8008bbc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008bbe:	430b      	orrs	r3, r1
 8008bc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bc2:	430b      	orrs	r3, r1
 8008bc4:	d120      	bne.n	8008c08 <_dtoa_r+0xa78>
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	dded      	ble.n	8008ba6 <_dtoa_r+0xa16>
 8008bca:	4649      	mov	r1, r9
 8008bcc:	2201      	movs	r2, #1
 8008bce:	4658      	mov	r0, fp
 8008bd0:	f000 fbb0 	bl	8009334 <__lshift>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4681      	mov	r9, r0
 8008bd8:	f000 fc18 	bl	800940c <__mcmp>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	dc03      	bgt.n	8008be8 <_dtoa_r+0xa58>
 8008be0:	d1e1      	bne.n	8008ba6 <_dtoa_r+0xa16>
 8008be2:	f018 0f01 	tst.w	r8, #1
 8008be6:	d0de      	beq.n	8008ba6 <_dtoa_r+0xa16>
 8008be8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bec:	d1d8      	bne.n	8008ba0 <_dtoa_r+0xa10>
 8008bee:	2339      	movs	r3, #57	@ 0x39
 8008bf0:	9a02      	ldr	r2, [sp, #8]
 8008bf2:	7013      	strb	r3, [r2, #0]
 8008bf4:	4633      	mov	r3, r6
 8008bf6:	461e      	mov	r6, r3
 8008bf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	2a39      	cmp	r2, #57	@ 0x39
 8008c00:	d052      	beq.n	8008ca8 <_dtoa_r+0xb18>
 8008c02:	3201      	adds	r2, #1
 8008c04:	701a      	strb	r2, [r3, #0]
 8008c06:	e60e      	b.n	8008826 <_dtoa_r+0x696>
 8008c08:	2a00      	cmp	r2, #0
 8008c0a:	dd07      	ble.n	8008c1c <_dtoa_r+0xa8c>
 8008c0c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c10:	d0ed      	beq.n	8008bee <_dtoa_r+0xa5e>
 8008c12:	9a02      	ldr	r2, [sp, #8]
 8008c14:	f108 0301 	add.w	r3, r8, #1
 8008c18:	7013      	strb	r3, [r2, #0]
 8008c1a:	e604      	b.n	8008826 <_dtoa_r+0x696>
 8008c1c:	9b07      	ldr	r3, [sp, #28]
 8008c1e:	9a07      	ldr	r2, [sp, #28]
 8008c20:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d028      	beq.n	8008c7c <_dtoa_r+0xaec>
 8008c2a:	4649      	mov	r1, r9
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	220a      	movs	r2, #10
 8008c30:	4658      	mov	r0, fp
 8008c32:	f000 f9d5 	bl	8008fe0 <__multadd>
 8008c36:	42af      	cmp	r7, r5
 8008c38:	4681      	mov	r9, r0
 8008c3a:	f04f 0300 	mov.w	r3, #0
 8008c3e:	f04f 020a 	mov.w	r2, #10
 8008c42:	4639      	mov	r1, r7
 8008c44:	4658      	mov	r0, fp
 8008c46:	d107      	bne.n	8008c58 <_dtoa_r+0xac8>
 8008c48:	f000 f9ca 	bl	8008fe0 <__multadd>
 8008c4c:	4607      	mov	r7, r0
 8008c4e:	4605      	mov	r5, r0
 8008c50:	9b07      	ldr	r3, [sp, #28]
 8008c52:	3301      	adds	r3, #1
 8008c54:	9307      	str	r3, [sp, #28]
 8008c56:	e774      	b.n	8008b42 <_dtoa_r+0x9b2>
 8008c58:	f000 f9c2 	bl	8008fe0 <__multadd>
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	4607      	mov	r7, r0
 8008c60:	2300      	movs	r3, #0
 8008c62:	220a      	movs	r2, #10
 8008c64:	4658      	mov	r0, fp
 8008c66:	f000 f9bb 	bl	8008fe0 <__multadd>
 8008c6a:	4605      	mov	r5, r0
 8008c6c:	e7f0      	b.n	8008c50 <_dtoa_r+0xac0>
 8008c6e:	9b08      	ldr	r3, [sp, #32]
 8008c70:	2700      	movs	r7, #0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	bfcc      	ite	gt
 8008c76:	461e      	movgt	r6, r3
 8008c78:	2601      	movle	r6, #1
 8008c7a:	4456      	add	r6, sl
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	2201      	movs	r2, #1
 8008c80:	4658      	mov	r0, fp
 8008c82:	f000 fb57 	bl	8009334 <__lshift>
 8008c86:	4621      	mov	r1, r4
 8008c88:	4681      	mov	r9, r0
 8008c8a:	f000 fbbf 	bl	800940c <__mcmp>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	dcb0      	bgt.n	8008bf4 <_dtoa_r+0xa64>
 8008c92:	d102      	bne.n	8008c9a <_dtoa_r+0xb0a>
 8008c94:	f018 0f01 	tst.w	r8, #1
 8008c98:	d1ac      	bne.n	8008bf4 <_dtoa_r+0xa64>
 8008c9a:	4633      	mov	r3, r6
 8008c9c:	461e      	mov	r6, r3
 8008c9e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ca2:	2a30      	cmp	r2, #48	@ 0x30
 8008ca4:	d0fa      	beq.n	8008c9c <_dtoa_r+0xb0c>
 8008ca6:	e5be      	b.n	8008826 <_dtoa_r+0x696>
 8008ca8:	459a      	cmp	sl, r3
 8008caa:	d1a4      	bne.n	8008bf6 <_dtoa_r+0xa66>
 8008cac:	9b04      	ldr	r3, [sp, #16]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	9304      	str	r3, [sp, #16]
 8008cb2:	2331      	movs	r3, #49	@ 0x31
 8008cb4:	f88a 3000 	strb.w	r3, [sl]
 8008cb8:	e5b5      	b.n	8008826 <_dtoa_r+0x696>
 8008cba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008cbc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d1c <_dtoa_r+0xb8c>
 8008cc0:	b11b      	cbz	r3, 8008cca <_dtoa_r+0xb3a>
 8008cc2:	f10a 0308 	add.w	r3, sl, #8
 8008cc6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	4650      	mov	r0, sl
 8008ccc:	b017      	add	sp, #92	@ 0x5c
 8008cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	f77f ae3d 	ble.w	8008954 <_dtoa_r+0x7c4>
 8008cda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cdc:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cde:	2001      	movs	r0, #1
 8008ce0:	e65b      	b.n	800899a <_dtoa_r+0x80a>
 8008ce2:	9b08      	ldr	r3, [sp, #32]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f77f aed6 	ble.w	8008a96 <_dtoa_r+0x906>
 8008cea:	4656      	mov	r6, sl
 8008cec:	4621      	mov	r1, r4
 8008cee:	4648      	mov	r0, r9
 8008cf0:	f7ff f9c3 	bl	800807a <quorem>
 8008cf4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008cf8:	9b08      	ldr	r3, [sp, #32]
 8008cfa:	f806 8b01 	strb.w	r8, [r6], #1
 8008cfe:	eba6 020a 	sub.w	r2, r6, sl
 8008d02:	4293      	cmp	r3, r2
 8008d04:	ddb3      	ble.n	8008c6e <_dtoa_r+0xade>
 8008d06:	4649      	mov	r1, r9
 8008d08:	2300      	movs	r3, #0
 8008d0a:	220a      	movs	r2, #10
 8008d0c:	4658      	mov	r0, fp
 8008d0e:	f000 f967 	bl	8008fe0 <__multadd>
 8008d12:	4681      	mov	r9, r0
 8008d14:	e7ea      	b.n	8008cec <_dtoa_r+0xb5c>
 8008d16:	bf00      	nop
 8008d18:	08009e36 	.word	0x08009e36
 8008d1c:	08009dba 	.word	0x08009dba

08008d20 <_free_r>:
 8008d20:	b538      	push	{r3, r4, r5, lr}
 8008d22:	4605      	mov	r5, r0
 8008d24:	2900      	cmp	r1, #0
 8008d26:	d040      	beq.n	8008daa <_free_r+0x8a>
 8008d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d2c:	1f0c      	subs	r4, r1, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	bfb8      	it	lt
 8008d32:	18e4      	addlt	r4, r4, r3
 8008d34:	f000 f8e6 	bl	8008f04 <__malloc_lock>
 8008d38:	4a1c      	ldr	r2, [pc, #112]	@ (8008dac <_free_r+0x8c>)
 8008d3a:	6813      	ldr	r3, [r2, #0]
 8008d3c:	b933      	cbnz	r3, 8008d4c <_free_r+0x2c>
 8008d3e:	6063      	str	r3, [r4, #4]
 8008d40:	6014      	str	r4, [r2, #0]
 8008d42:	4628      	mov	r0, r5
 8008d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d48:	f000 b8e2 	b.w	8008f10 <__malloc_unlock>
 8008d4c:	42a3      	cmp	r3, r4
 8008d4e:	d908      	bls.n	8008d62 <_free_r+0x42>
 8008d50:	6820      	ldr	r0, [r4, #0]
 8008d52:	1821      	adds	r1, r4, r0
 8008d54:	428b      	cmp	r3, r1
 8008d56:	bf01      	itttt	eq
 8008d58:	6819      	ldreq	r1, [r3, #0]
 8008d5a:	685b      	ldreq	r3, [r3, #4]
 8008d5c:	1809      	addeq	r1, r1, r0
 8008d5e:	6021      	streq	r1, [r4, #0]
 8008d60:	e7ed      	b.n	8008d3e <_free_r+0x1e>
 8008d62:	461a      	mov	r2, r3
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	b10b      	cbz	r3, 8008d6c <_free_r+0x4c>
 8008d68:	42a3      	cmp	r3, r4
 8008d6a:	d9fa      	bls.n	8008d62 <_free_r+0x42>
 8008d6c:	6811      	ldr	r1, [r2, #0]
 8008d6e:	1850      	adds	r0, r2, r1
 8008d70:	42a0      	cmp	r0, r4
 8008d72:	d10b      	bne.n	8008d8c <_free_r+0x6c>
 8008d74:	6820      	ldr	r0, [r4, #0]
 8008d76:	4401      	add	r1, r0
 8008d78:	1850      	adds	r0, r2, r1
 8008d7a:	4283      	cmp	r3, r0
 8008d7c:	6011      	str	r1, [r2, #0]
 8008d7e:	d1e0      	bne.n	8008d42 <_free_r+0x22>
 8008d80:	6818      	ldr	r0, [r3, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	4408      	add	r0, r1
 8008d86:	6010      	str	r0, [r2, #0]
 8008d88:	6053      	str	r3, [r2, #4]
 8008d8a:	e7da      	b.n	8008d42 <_free_r+0x22>
 8008d8c:	d902      	bls.n	8008d94 <_free_r+0x74>
 8008d8e:	230c      	movs	r3, #12
 8008d90:	602b      	str	r3, [r5, #0]
 8008d92:	e7d6      	b.n	8008d42 <_free_r+0x22>
 8008d94:	6820      	ldr	r0, [r4, #0]
 8008d96:	1821      	adds	r1, r4, r0
 8008d98:	428b      	cmp	r3, r1
 8008d9a:	bf01      	itttt	eq
 8008d9c:	6819      	ldreq	r1, [r3, #0]
 8008d9e:	685b      	ldreq	r3, [r3, #4]
 8008da0:	1809      	addeq	r1, r1, r0
 8008da2:	6021      	streq	r1, [r4, #0]
 8008da4:	6063      	str	r3, [r4, #4]
 8008da6:	6054      	str	r4, [r2, #4]
 8008da8:	e7cb      	b.n	8008d42 <_free_r+0x22>
 8008daa:	bd38      	pop	{r3, r4, r5, pc}
 8008dac:	20001e48 	.word	0x20001e48

08008db0 <malloc>:
 8008db0:	4b02      	ldr	r3, [pc, #8]	@ (8008dbc <malloc+0xc>)
 8008db2:	4601      	mov	r1, r0
 8008db4:	6818      	ldr	r0, [r3, #0]
 8008db6:	f000 b825 	b.w	8008e04 <_malloc_r>
 8008dba:	bf00      	nop
 8008dbc:	2000001c 	.word	0x2000001c

08008dc0 <sbrk_aligned>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	4e0f      	ldr	r6, [pc, #60]	@ (8008e00 <sbrk_aligned+0x40>)
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	6831      	ldr	r1, [r6, #0]
 8008dc8:	4605      	mov	r5, r0
 8008dca:	b911      	cbnz	r1, 8008dd2 <sbrk_aligned+0x12>
 8008dcc:	f000 fe92 	bl	8009af4 <_sbrk_r>
 8008dd0:	6030      	str	r0, [r6, #0]
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	f000 fe8d 	bl	8009af4 <_sbrk_r>
 8008dda:	1c43      	adds	r3, r0, #1
 8008ddc:	d103      	bne.n	8008de6 <sbrk_aligned+0x26>
 8008dde:	f04f 34ff 	mov.w	r4, #4294967295
 8008de2:	4620      	mov	r0, r4
 8008de4:	bd70      	pop	{r4, r5, r6, pc}
 8008de6:	1cc4      	adds	r4, r0, #3
 8008de8:	f024 0403 	bic.w	r4, r4, #3
 8008dec:	42a0      	cmp	r0, r4
 8008dee:	d0f8      	beq.n	8008de2 <sbrk_aligned+0x22>
 8008df0:	1a21      	subs	r1, r4, r0
 8008df2:	4628      	mov	r0, r5
 8008df4:	f000 fe7e 	bl	8009af4 <_sbrk_r>
 8008df8:	3001      	adds	r0, #1
 8008dfa:	d1f2      	bne.n	8008de2 <sbrk_aligned+0x22>
 8008dfc:	e7ef      	b.n	8008dde <sbrk_aligned+0x1e>
 8008dfe:	bf00      	nop
 8008e00:	20001e44 	.word	0x20001e44

08008e04 <_malloc_r>:
 8008e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e08:	1ccd      	adds	r5, r1, #3
 8008e0a:	f025 0503 	bic.w	r5, r5, #3
 8008e0e:	3508      	adds	r5, #8
 8008e10:	2d0c      	cmp	r5, #12
 8008e12:	bf38      	it	cc
 8008e14:	250c      	movcc	r5, #12
 8008e16:	2d00      	cmp	r5, #0
 8008e18:	4606      	mov	r6, r0
 8008e1a:	db01      	blt.n	8008e20 <_malloc_r+0x1c>
 8008e1c:	42a9      	cmp	r1, r5
 8008e1e:	d904      	bls.n	8008e2a <_malloc_r+0x26>
 8008e20:	230c      	movs	r3, #12
 8008e22:	6033      	str	r3, [r6, #0]
 8008e24:	2000      	movs	r0, #0
 8008e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f00 <_malloc_r+0xfc>
 8008e2e:	f000 f869 	bl	8008f04 <__malloc_lock>
 8008e32:	f8d8 3000 	ldr.w	r3, [r8]
 8008e36:	461c      	mov	r4, r3
 8008e38:	bb44      	cbnz	r4, 8008e8c <_malloc_r+0x88>
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	f7ff ffbf 	bl	8008dc0 <sbrk_aligned>
 8008e42:	1c43      	adds	r3, r0, #1
 8008e44:	4604      	mov	r4, r0
 8008e46:	d158      	bne.n	8008efa <_malloc_r+0xf6>
 8008e48:	f8d8 4000 	ldr.w	r4, [r8]
 8008e4c:	4627      	mov	r7, r4
 8008e4e:	2f00      	cmp	r7, #0
 8008e50:	d143      	bne.n	8008eda <_malloc_r+0xd6>
 8008e52:	2c00      	cmp	r4, #0
 8008e54:	d04b      	beq.n	8008eee <_malloc_r+0xea>
 8008e56:	6823      	ldr	r3, [r4, #0]
 8008e58:	4639      	mov	r1, r7
 8008e5a:	4630      	mov	r0, r6
 8008e5c:	eb04 0903 	add.w	r9, r4, r3
 8008e60:	f000 fe48 	bl	8009af4 <_sbrk_r>
 8008e64:	4581      	cmp	r9, r0
 8008e66:	d142      	bne.n	8008eee <_malloc_r+0xea>
 8008e68:	6821      	ldr	r1, [r4, #0]
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	1a6d      	subs	r5, r5, r1
 8008e6e:	4629      	mov	r1, r5
 8008e70:	f7ff ffa6 	bl	8008dc0 <sbrk_aligned>
 8008e74:	3001      	adds	r0, #1
 8008e76:	d03a      	beq.n	8008eee <_malloc_r+0xea>
 8008e78:	6823      	ldr	r3, [r4, #0]
 8008e7a:	442b      	add	r3, r5
 8008e7c:	6023      	str	r3, [r4, #0]
 8008e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	bb62      	cbnz	r2, 8008ee0 <_malloc_r+0xdc>
 8008e86:	f8c8 7000 	str.w	r7, [r8]
 8008e8a:	e00f      	b.n	8008eac <_malloc_r+0xa8>
 8008e8c:	6822      	ldr	r2, [r4, #0]
 8008e8e:	1b52      	subs	r2, r2, r5
 8008e90:	d420      	bmi.n	8008ed4 <_malloc_r+0xd0>
 8008e92:	2a0b      	cmp	r2, #11
 8008e94:	d917      	bls.n	8008ec6 <_malloc_r+0xc2>
 8008e96:	1961      	adds	r1, r4, r5
 8008e98:	42a3      	cmp	r3, r4
 8008e9a:	6025      	str	r5, [r4, #0]
 8008e9c:	bf18      	it	ne
 8008e9e:	6059      	strne	r1, [r3, #4]
 8008ea0:	6863      	ldr	r3, [r4, #4]
 8008ea2:	bf08      	it	eq
 8008ea4:	f8c8 1000 	streq.w	r1, [r8]
 8008ea8:	5162      	str	r2, [r4, r5]
 8008eaa:	604b      	str	r3, [r1, #4]
 8008eac:	4630      	mov	r0, r6
 8008eae:	f000 f82f 	bl	8008f10 <__malloc_unlock>
 8008eb2:	f104 000b 	add.w	r0, r4, #11
 8008eb6:	1d23      	adds	r3, r4, #4
 8008eb8:	f020 0007 	bic.w	r0, r0, #7
 8008ebc:	1ac2      	subs	r2, r0, r3
 8008ebe:	bf1c      	itt	ne
 8008ec0:	1a1b      	subne	r3, r3, r0
 8008ec2:	50a3      	strne	r3, [r4, r2]
 8008ec4:	e7af      	b.n	8008e26 <_malloc_r+0x22>
 8008ec6:	6862      	ldr	r2, [r4, #4]
 8008ec8:	42a3      	cmp	r3, r4
 8008eca:	bf0c      	ite	eq
 8008ecc:	f8c8 2000 	streq.w	r2, [r8]
 8008ed0:	605a      	strne	r2, [r3, #4]
 8008ed2:	e7eb      	b.n	8008eac <_malloc_r+0xa8>
 8008ed4:	4623      	mov	r3, r4
 8008ed6:	6864      	ldr	r4, [r4, #4]
 8008ed8:	e7ae      	b.n	8008e38 <_malloc_r+0x34>
 8008eda:	463c      	mov	r4, r7
 8008edc:	687f      	ldr	r7, [r7, #4]
 8008ede:	e7b6      	b.n	8008e4e <_malloc_r+0x4a>
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	42a3      	cmp	r3, r4
 8008ee6:	d1fb      	bne.n	8008ee0 <_malloc_r+0xdc>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	6053      	str	r3, [r2, #4]
 8008eec:	e7de      	b.n	8008eac <_malloc_r+0xa8>
 8008eee:	230c      	movs	r3, #12
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	6033      	str	r3, [r6, #0]
 8008ef4:	f000 f80c 	bl	8008f10 <__malloc_unlock>
 8008ef8:	e794      	b.n	8008e24 <_malloc_r+0x20>
 8008efa:	6005      	str	r5, [r0, #0]
 8008efc:	e7d6      	b.n	8008eac <_malloc_r+0xa8>
 8008efe:	bf00      	nop
 8008f00:	20001e48 	.word	0x20001e48

08008f04 <__malloc_lock>:
 8008f04:	4801      	ldr	r0, [pc, #4]	@ (8008f0c <__malloc_lock+0x8>)
 8008f06:	f7ff b89a 	b.w	800803e <__retarget_lock_acquire_recursive>
 8008f0a:	bf00      	nop
 8008f0c:	20001e40 	.word	0x20001e40

08008f10 <__malloc_unlock>:
 8008f10:	4801      	ldr	r0, [pc, #4]	@ (8008f18 <__malloc_unlock+0x8>)
 8008f12:	f7ff b895 	b.w	8008040 <__retarget_lock_release_recursive>
 8008f16:	bf00      	nop
 8008f18:	20001e40 	.word	0x20001e40

08008f1c <_Balloc>:
 8008f1c:	b570      	push	{r4, r5, r6, lr}
 8008f1e:	69c6      	ldr	r6, [r0, #28]
 8008f20:	4604      	mov	r4, r0
 8008f22:	460d      	mov	r5, r1
 8008f24:	b976      	cbnz	r6, 8008f44 <_Balloc+0x28>
 8008f26:	2010      	movs	r0, #16
 8008f28:	f7ff ff42 	bl	8008db0 <malloc>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	61e0      	str	r0, [r4, #28]
 8008f30:	b920      	cbnz	r0, 8008f3c <_Balloc+0x20>
 8008f32:	216b      	movs	r1, #107	@ 0x6b
 8008f34:	4b17      	ldr	r3, [pc, #92]	@ (8008f94 <_Balloc+0x78>)
 8008f36:	4818      	ldr	r0, [pc, #96]	@ (8008f98 <_Balloc+0x7c>)
 8008f38:	f000 fdec 	bl	8009b14 <__assert_func>
 8008f3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f40:	6006      	str	r6, [r0, #0]
 8008f42:	60c6      	str	r6, [r0, #12]
 8008f44:	69e6      	ldr	r6, [r4, #28]
 8008f46:	68f3      	ldr	r3, [r6, #12]
 8008f48:	b183      	cbz	r3, 8008f6c <_Balloc+0x50>
 8008f4a:	69e3      	ldr	r3, [r4, #28]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f52:	b9b8      	cbnz	r0, 8008f84 <_Balloc+0x68>
 8008f54:	2101      	movs	r1, #1
 8008f56:	fa01 f605 	lsl.w	r6, r1, r5
 8008f5a:	1d72      	adds	r2, r6, #5
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	0092      	lsls	r2, r2, #2
 8008f60:	f000 fdf6 	bl	8009b50 <_calloc_r>
 8008f64:	b160      	cbz	r0, 8008f80 <_Balloc+0x64>
 8008f66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f6a:	e00e      	b.n	8008f8a <_Balloc+0x6e>
 8008f6c:	2221      	movs	r2, #33	@ 0x21
 8008f6e:	2104      	movs	r1, #4
 8008f70:	4620      	mov	r0, r4
 8008f72:	f000 fded 	bl	8009b50 <_calloc_r>
 8008f76:	69e3      	ldr	r3, [r4, #28]
 8008f78:	60f0      	str	r0, [r6, #12]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d1e4      	bne.n	8008f4a <_Balloc+0x2e>
 8008f80:	2000      	movs	r0, #0
 8008f82:	bd70      	pop	{r4, r5, r6, pc}
 8008f84:	6802      	ldr	r2, [r0, #0]
 8008f86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f90:	e7f7      	b.n	8008f82 <_Balloc+0x66>
 8008f92:	bf00      	nop
 8008f94:	08009dc7 	.word	0x08009dc7
 8008f98:	08009e47 	.word	0x08009e47

08008f9c <_Bfree>:
 8008f9c:	b570      	push	{r4, r5, r6, lr}
 8008f9e:	69c6      	ldr	r6, [r0, #28]
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	b976      	cbnz	r6, 8008fc4 <_Bfree+0x28>
 8008fa6:	2010      	movs	r0, #16
 8008fa8:	f7ff ff02 	bl	8008db0 <malloc>
 8008fac:	4602      	mov	r2, r0
 8008fae:	61e8      	str	r0, [r5, #28]
 8008fb0:	b920      	cbnz	r0, 8008fbc <_Bfree+0x20>
 8008fb2:	218f      	movs	r1, #143	@ 0x8f
 8008fb4:	4b08      	ldr	r3, [pc, #32]	@ (8008fd8 <_Bfree+0x3c>)
 8008fb6:	4809      	ldr	r0, [pc, #36]	@ (8008fdc <_Bfree+0x40>)
 8008fb8:	f000 fdac 	bl	8009b14 <__assert_func>
 8008fbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fc0:	6006      	str	r6, [r0, #0]
 8008fc2:	60c6      	str	r6, [r0, #12]
 8008fc4:	b13c      	cbz	r4, 8008fd6 <_Bfree+0x3a>
 8008fc6:	69eb      	ldr	r3, [r5, #28]
 8008fc8:	6862      	ldr	r2, [r4, #4]
 8008fca:	68db      	ldr	r3, [r3, #12]
 8008fcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fd0:	6021      	str	r1, [r4, #0]
 8008fd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	08009dc7 	.word	0x08009dc7
 8008fdc:	08009e47 	.word	0x08009e47

08008fe0 <__multadd>:
 8008fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe4:	4607      	mov	r7, r0
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	461e      	mov	r6, r3
 8008fea:	2000      	movs	r0, #0
 8008fec:	690d      	ldr	r5, [r1, #16]
 8008fee:	f101 0c14 	add.w	ip, r1, #20
 8008ff2:	f8dc 3000 	ldr.w	r3, [ip]
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	b299      	uxth	r1, r3
 8008ffa:	fb02 6101 	mla	r1, r2, r1, r6
 8008ffe:	0c1e      	lsrs	r6, r3, #16
 8009000:	0c0b      	lsrs	r3, r1, #16
 8009002:	fb02 3306 	mla	r3, r2, r6, r3
 8009006:	b289      	uxth	r1, r1
 8009008:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800900c:	4285      	cmp	r5, r0
 800900e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009012:	f84c 1b04 	str.w	r1, [ip], #4
 8009016:	dcec      	bgt.n	8008ff2 <__multadd+0x12>
 8009018:	b30e      	cbz	r6, 800905e <__multadd+0x7e>
 800901a:	68a3      	ldr	r3, [r4, #8]
 800901c:	42ab      	cmp	r3, r5
 800901e:	dc19      	bgt.n	8009054 <__multadd+0x74>
 8009020:	6861      	ldr	r1, [r4, #4]
 8009022:	4638      	mov	r0, r7
 8009024:	3101      	adds	r1, #1
 8009026:	f7ff ff79 	bl	8008f1c <_Balloc>
 800902a:	4680      	mov	r8, r0
 800902c:	b928      	cbnz	r0, 800903a <__multadd+0x5a>
 800902e:	4602      	mov	r2, r0
 8009030:	21ba      	movs	r1, #186	@ 0xba
 8009032:	4b0c      	ldr	r3, [pc, #48]	@ (8009064 <__multadd+0x84>)
 8009034:	480c      	ldr	r0, [pc, #48]	@ (8009068 <__multadd+0x88>)
 8009036:	f000 fd6d 	bl	8009b14 <__assert_func>
 800903a:	6922      	ldr	r2, [r4, #16]
 800903c:	f104 010c 	add.w	r1, r4, #12
 8009040:	3202      	adds	r2, #2
 8009042:	0092      	lsls	r2, r2, #2
 8009044:	300c      	adds	r0, #12
 8009046:	f7ff f80a 	bl	800805e <memcpy>
 800904a:	4621      	mov	r1, r4
 800904c:	4638      	mov	r0, r7
 800904e:	f7ff ffa5 	bl	8008f9c <_Bfree>
 8009052:	4644      	mov	r4, r8
 8009054:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009058:	3501      	adds	r5, #1
 800905a:	615e      	str	r6, [r3, #20]
 800905c:	6125      	str	r5, [r4, #16]
 800905e:	4620      	mov	r0, r4
 8009060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009064:	08009e36 	.word	0x08009e36
 8009068:	08009e47 	.word	0x08009e47

0800906c <__hi0bits>:
 800906c:	4603      	mov	r3, r0
 800906e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009072:	bf3a      	itte	cc
 8009074:	0403      	lslcc	r3, r0, #16
 8009076:	2010      	movcc	r0, #16
 8009078:	2000      	movcs	r0, #0
 800907a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800907e:	bf3c      	itt	cc
 8009080:	021b      	lslcc	r3, r3, #8
 8009082:	3008      	addcc	r0, #8
 8009084:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009088:	bf3c      	itt	cc
 800908a:	011b      	lslcc	r3, r3, #4
 800908c:	3004      	addcc	r0, #4
 800908e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009092:	bf3c      	itt	cc
 8009094:	009b      	lslcc	r3, r3, #2
 8009096:	3002      	addcc	r0, #2
 8009098:	2b00      	cmp	r3, #0
 800909a:	db05      	blt.n	80090a8 <__hi0bits+0x3c>
 800909c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80090a0:	f100 0001 	add.w	r0, r0, #1
 80090a4:	bf08      	it	eq
 80090a6:	2020      	moveq	r0, #32
 80090a8:	4770      	bx	lr

080090aa <__lo0bits>:
 80090aa:	6803      	ldr	r3, [r0, #0]
 80090ac:	4602      	mov	r2, r0
 80090ae:	f013 0007 	ands.w	r0, r3, #7
 80090b2:	d00b      	beq.n	80090cc <__lo0bits+0x22>
 80090b4:	07d9      	lsls	r1, r3, #31
 80090b6:	d421      	bmi.n	80090fc <__lo0bits+0x52>
 80090b8:	0798      	lsls	r0, r3, #30
 80090ba:	bf49      	itett	mi
 80090bc:	085b      	lsrmi	r3, r3, #1
 80090be:	089b      	lsrpl	r3, r3, #2
 80090c0:	2001      	movmi	r0, #1
 80090c2:	6013      	strmi	r3, [r2, #0]
 80090c4:	bf5c      	itt	pl
 80090c6:	2002      	movpl	r0, #2
 80090c8:	6013      	strpl	r3, [r2, #0]
 80090ca:	4770      	bx	lr
 80090cc:	b299      	uxth	r1, r3
 80090ce:	b909      	cbnz	r1, 80090d4 <__lo0bits+0x2a>
 80090d0:	2010      	movs	r0, #16
 80090d2:	0c1b      	lsrs	r3, r3, #16
 80090d4:	b2d9      	uxtb	r1, r3
 80090d6:	b909      	cbnz	r1, 80090dc <__lo0bits+0x32>
 80090d8:	3008      	adds	r0, #8
 80090da:	0a1b      	lsrs	r3, r3, #8
 80090dc:	0719      	lsls	r1, r3, #28
 80090de:	bf04      	itt	eq
 80090e0:	091b      	lsreq	r3, r3, #4
 80090e2:	3004      	addeq	r0, #4
 80090e4:	0799      	lsls	r1, r3, #30
 80090e6:	bf04      	itt	eq
 80090e8:	089b      	lsreq	r3, r3, #2
 80090ea:	3002      	addeq	r0, #2
 80090ec:	07d9      	lsls	r1, r3, #31
 80090ee:	d403      	bmi.n	80090f8 <__lo0bits+0x4e>
 80090f0:	085b      	lsrs	r3, r3, #1
 80090f2:	f100 0001 	add.w	r0, r0, #1
 80090f6:	d003      	beq.n	8009100 <__lo0bits+0x56>
 80090f8:	6013      	str	r3, [r2, #0]
 80090fa:	4770      	bx	lr
 80090fc:	2000      	movs	r0, #0
 80090fe:	4770      	bx	lr
 8009100:	2020      	movs	r0, #32
 8009102:	4770      	bx	lr

08009104 <__i2b>:
 8009104:	b510      	push	{r4, lr}
 8009106:	460c      	mov	r4, r1
 8009108:	2101      	movs	r1, #1
 800910a:	f7ff ff07 	bl	8008f1c <_Balloc>
 800910e:	4602      	mov	r2, r0
 8009110:	b928      	cbnz	r0, 800911e <__i2b+0x1a>
 8009112:	f240 1145 	movw	r1, #325	@ 0x145
 8009116:	4b04      	ldr	r3, [pc, #16]	@ (8009128 <__i2b+0x24>)
 8009118:	4804      	ldr	r0, [pc, #16]	@ (800912c <__i2b+0x28>)
 800911a:	f000 fcfb 	bl	8009b14 <__assert_func>
 800911e:	2301      	movs	r3, #1
 8009120:	6144      	str	r4, [r0, #20]
 8009122:	6103      	str	r3, [r0, #16]
 8009124:	bd10      	pop	{r4, pc}
 8009126:	bf00      	nop
 8009128:	08009e36 	.word	0x08009e36
 800912c:	08009e47 	.word	0x08009e47

08009130 <__multiply>:
 8009130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009134:	4614      	mov	r4, r2
 8009136:	690a      	ldr	r2, [r1, #16]
 8009138:	6923      	ldr	r3, [r4, #16]
 800913a:	460f      	mov	r7, r1
 800913c:	429a      	cmp	r2, r3
 800913e:	bfa2      	ittt	ge
 8009140:	4623      	movge	r3, r4
 8009142:	460c      	movge	r4, r1
 8009144:	461f      	movge	r7, r3
 8009146:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800914a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800914e:	68a3      	ldr	r3, [r4, #8]
 8009150:	6861      	ldr	r1, [r4, #4]
 8009152:	eb0a 0609 	add.w	r6, sl, r9
 8009156:	42b3      	cmp	r3, r6
 8009158:	b085      	sub	sp, #20
 800915a:	bfb8      	it	lt
 800915c:	3101      	addlt	r1, #1
 800915e:	f7ff fedd 	bl	8008f1c <_Balloc>
 8009162:	b930      	cbnz	r0, 8009172 <__multiply+0x42>
 8009164:	4602      	mov	r2, r0
 8009166:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800916a:	4b43      	ldr	r3, [pc, #268]	@ (8009278 <__multiply+0x148>)
 800916c:	4843      	ldr	r0, [pc, #268]	@ (800927c <__multiply+0x14c>)
 800916e:	f000 fcd1 	bl	8009b14 <__assert_func>
 8009172:	f100 0514 	add.w	r5, r0, #20
 8009176:	462b      	mov	r3, r5
 8009178:	2200      	movs	r2, #0
 800917a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800917e:	4543      	cmp	r3, r8
 8009180:	d321      	bcc.n	80091c6 <__multiply+0x96>
 8009182:	f107 0114 	add.w	r1, r7, #20
 8009186:	f104 0214 	add.w	r2, r4, #20
 800918a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800918e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009192:	9302      	str	r3, [sp, #8]
 8009194:	1b13      	subs	r3, r2, r4
 8009196:	3b15      	subs	r3, #21
 8009198:	f023 0303 	bic.w	r3, r3, #3
 800919c:	3304      	adds	r3, #4
 800919e:	f104 0715 	add.w	r7, r4, #21
 80091a2:	42ba      	cmp	r2, r7
 80091a4:	bf38      	it	cc
 80091a6:	2304      	movcc	r3, #4
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	9b02      	ldr	r3, [sp, #8]
 80091ac:	9103      	str	r1, [sp, #12]
 80091ae:	428b      	cmp	r3, r1
 80091b0:	d80c      	bhi.n	80091cc <__multiply+0x9c>
 80091b2:	2e00      	cmp	r6, #0
 80091b4:	dd03      	ble.n	80091be <__multiply+0x8e>
 80091b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d05a      	beq.n	8009274 <__multiply+0x144>
 80091be:	6106      	str	r6, [r0, #16]
 80091c0:	b005      	add	sp, #20
 80091c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c6:	f843 2b04 	str.w	r2, [r3], #4
 80091ca:	e7d8      	b.n	800917e <__multiply+0x4e>
 80091cc:	f8b1 a000 	ldrh.w	sl, [r1]
 80091d0:	f1ba 0f00 	cmp.w	sl, #0
 80091d4:	d023      	beq.n	800921e <__multiply+0xee>
 80091d6:	46a9      	mov	r9, r5
 80091d8:	f04f 0c00 	mov.w	ip, #0
 80091dc:	f104 0e14 	add.w	lr, r4, #20
 80091e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091e4:	f8d9 3000 	ldr.w	r3, [r9]
 80091e8:	fa1f fb87 	uxth.w	fp, r7
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	fb0a 330b 	mla	r3, sl, fp, r3
 80091f2:	4463      	add	r3, ip
 80091f4:	f8d9 c000 	ldr.w	ip, [r9]
 80091f8:	0c3f      	lsrs	r7, r7, #16
 80091fa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091fe:	fb0a c707 	mla	r7, sl, r7, ip
 8009202:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009206:	b29b      	uxth	r3, r3
 8009208:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800920c:	4572      	cmp	r2, lr
 800920e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009212:	f849 3b04 	str.w	r3, [r9], #4
 8009216:	d8e3      	bhi.n	80091e0 <__multiply+0xb0>
 8009218:	9b01      	ldr	r3, [sp, #4]
 800921a:	f845 c003 	str.w	ip, [r5, r3]
 800921e:	9b03      	ldr	r3, [sp, #12]
 8009220:	3104      	adds	r1, #4
 8009222:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009226:	f1b9 0f00 	cmp.w	r9, #0
 800922a:	d021      	beq.n	8009270 <__multiply+0x140>
 800922c:	46ae      	mov	lr, r5
 800922e:	f04f 0a00 	mov.w	sl, #0
 8009232:	682b      	ldr	r3, [r5, #0]
 8009234:	f104 0c14 	add.w	ip, r4, #20
 8009238:	f8bc b000 	ldrh.w	fp, [ip]
 800923c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009240:	b29b      	uxth	r3, r3
 8009242:	fb09 770b 	mla	r7, r9, fp, r7
 8009246:	4457      	add	r7, sl
 8009248:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800924c:	f84e 3b04 	str.w	r3, [lr], #4
 8009250:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009254:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009258:	f8be 3000 	ldrh.w	r3, [lr]
 800925c:	4562      	cmp	r2, ip
 800925e:	fb09 330a 	mla	r3, r9, sl, r3
 8009262:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009266:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800926a:	d8e5      	bhi.n	8009238 <__multiply+0x108>
 800926c:	9f01      	ldr	r7, [sp, #4]
 800926e:	51eb      	str	r3, [r5, r7]
 8009270:	3504      	adds	r5, #4
 8009272:	e79a      	b.n	80091aa <__multiply+0x7a>
 8009274:	3e01      	subs	r6, #1
 8009276:	e79c      	b.n	80091b2 <__multiply+0x82>
 8009278:	08009e36 	.word	0x08009e36
 800927c:	08009e47 	.word	0x08009e47

08009280 <__pow5mult>:
 8009280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009284:	4615      	mov	r5, r2
 8009286:	f012 0203 	ands.w	r2, r2, #3
 800928a:	4607      	mov	r7, r0
 800928c:	460e      	mov	r6, r1
 800928e:	d007      	beq.n	80092a0 <__pow5mult+0x20>
 8009290:	4c25      	ldr	r4, [pc, #148]	@ (8009328 <__pow5mult+0xa8>)
 8009292:	3a01      	subs	r2, #1
 8009294:	2300      	movs	r3, #0
 8009296:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800929a:	f7ff fea1 	bl	8008fe0 <__multadd>
 800929e:	4606      	mov	r6, r0
 80092a0:	10ad      	asrs	r5, r5, #2
 80092a2:	d03d      	beq.n	8009320 <__pow5mult+0xa0>
 80092a4:	69fc      	ldr	r4, [r7, #28]
 80092a6:	b97c      	cbnz	r4, 80092c8 <__pow5mult+0x48>
 80092a8:	2010      	movs	r0, #16
 80092aa:	f7ff fd81 	bl	8008db0 <malloc>
 80092ae:	4602      	mov	r2, r0
 80092b0:	61f8      	str	r0, [r7, #28]
 80092b2:	b928      	cbnz	r0, 80092c0 <__pow5mult+0x40>
 80092b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80092b8:	4b1c      	ldr	r3, [pc, #112]	@ (800932c <__pow5mult+0xac>)
 80092ba:	481d      	ldr	r0, [pc, #116]	@ (8009330 <__pow5mult+0xb0>)
 80092bc:	f000 fc2a 	bl	8009b14 <__assert_func>
 80092c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092c4:	6004      	str	r4, [r0, #0]
 80092c6:	60c4      	str	r4, [r0, #12]
 80092c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092d0:	b94c      	cbnz	r4, 80092e6 <__pow5mult+0x66>
 80092d2:	f240 2171 	movw	r1, #625	@ 0x271
 80092d6:	4638      	mov	r0, r7
 80092d8:	f7ff ff14 	bl	8009104 <__i2b>
 80092dc:	2300      	movs	r3, #0
 80092de:	4604      	mov	r4, r0
 80092e0:	f8c8 0008 	str.w	r0, [r8, #8]
 80092e4:	6003      	str	r3, [r0, #0]
 80092e6:	f04f 0900 	mov.w	r9, #0
 80092ea:	07eb      	lsls	r3, r5, #31
 80092ec:	d50a      	bpl.n	8009304 <__pow5mult+0x84>
 80092ee:	4631      	mov	r1, r6
 80092f0:	4622      	mov	r2, r4
 80092f2:	4638      	mov	r0, r7
 80092f4:	f7ff ff1c 	bl	8009130 <__multiply>
 80092f8:	4680      	mov	r8, r0
 80092fa:	4631      	mov	r1, r6
 80092fc:	4638      	mov	r0, r7
 80092fe:	f7ff fe4d 	bl	8008f9c <_Bfree>
 8009302:	4646      	mov	r6, r8
 8009304:	106d      	asrs	r5, r5, #1
 8009306:	d00b      	beq.n	8009320 <__pow5mult+0xa0>
 8009308:	6820      	ldr	r0, [r4, #0]
 800930a:	b938      	cbnz	r0, 800931c <__pow5mult+0x9c>
 800930c:	4622      	mov	r2, r4
 800930e:	4621      	mov	r1, r4
 8009310:	4638      	mov	r0, r7
 8009312:	f7ff ff0d 	bl	8009130 <__multiply>
 8009316:	6020      	str	r0, [r4, #0]
 8009318:	f8c0 9000 	str.w	r9, [r0]
 800931c:	4604      	mov	r4, r0
 800931e:	e7e4      	b.n	80092ea <__pow5mult+0x6a>
 8009320:	4630      	mov	r0, r6
 8009322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009326:	bf00      	nop
 8009328:	08009ea0 	.word	0x08009ea0
 800932c:	08009dc7 	.word	0x08009dc7
 8009330:	08009e47 	.word	0x08009e47

08009334 <__lshift>:
 8009334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009338:	460c      	mov	r4, r1
 800933a:	4607      	mov	r7, r0
 800933c:	4691      	mov	r9, r2
 800933e:	6923      	ldr	r3, [r4, #16]
 8009340:	6849      	ldr	r1, [r1, #4]
 8009342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009346:	68a3      	ldr	r3, [r4, #8]
 8009348:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800934c:	f108 0601 	add.w	r6, r8, #1
 8009350:	42b3      	cmp	r3, r6
 8009352:	db0b      	blt.n	800936c <__lshift+0x38>
 8009354:	4638      	mov	r0, r7
 8009356:	f7ff fde1 	bl	8008f1c <_Balloc>
 800935a:	4605      	mov	r5, r0
 800935c:	b948      	cbnz	r0, 8009372 <__lshift+0x3e>
 800935e:	4602      	mov	r2, r0
 8009360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009364:	4b27      	ldr	r3, [pc, #156]	@ (8009404 <__lshift+0xd0>)
 8009366:	4828      	ldr	r0, [pc, #160]	@ (8009408 <__lshift+0xd4>)
 8009368:	f000 fbd4 	bl	8009b14 <__assert_func>
 800936c:	3101      	adds	r1, #1
 800936e:	005b      	lsls	r3, r3, #1
 8009370:	e7ee      	b.n	8009350 <__lshift+0x1c>
 8009372:	2300      	movs	r3, #0
 8009374:	f100 0114 	add.w	r1, r0, #20
 8009378:	f100 0210 	add.w	r2, r0, #16
 800937c:	4618      	mov	r0, r3
 800937e:	4553      	cmp	r3, sl
 8009380:	db33      	blt.n	80093ea <__lshift+0xb6>
 8009382:	6920      	ldr	r0, [r4, #16]
 8009384:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009388:	f104 0314 	add.w	r3, r4, #20
 800938c:	f019 091f 	ands.w	r9, r9, #31
 8009390:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009394:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009398:	d02b      	beq.n	80093f2 <__lshift+0xbe>
 800939a:	468a      	mov	sl, r1
 800939c:	2200      	movs	r2, #0
 800939e:	f1c9 0e20 	rsb	lr, r9, #32
 80093a2:	6818      	ldr	r0, [r3, #0]
 80093a4:	fa00 f009 	lsl.w	r0, r0, r9
 80093a8:	4310      	orrs	r0, r2
 80093aa:	f84a 0b04 	str.w	r0, [sl], #4
 80093ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b2:	459c      	cmp	ip, r3
 80093b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80093b8:	d8f3      	bhi.n	80093a2 <__lshift+0x6e>
 80093ba:	ebac 0304 	sub.w	r3, ip, r4
 80093be:	3b15      	subs	r3, #21
 80093c0:	f023 0303 	bic.w	r3, r3, #3
 80093c4:	3304      	adds	r3, #4
 80093c6:	f104 0015 	add.w	r0, r4, #21
 80093ca:	4584      	cmp	ip, r0
 80093cc:	bf38      	it	cc
 80093ce:	2304      	movcc	r3, #4
 80093d0:	50ca      	str	r2, [r1, r3]
 80093d2:	b10a      	cbz	r2, 80093d8 <__lshift+0xa4>
 80093d4:	f108 0602 	add.w	r6, r8, #2
 80093d8:	3e01      	subs	r6, #1
 80093da:	4638      	mov	r0, r7
 80093dc:	4621      	mov	r1, r4
 80093de:	612e      	str	r6, [r5, #16]
 80093e0:	f7ff fddc 	bl	8008f9c <_Bfree>
 80093e4:	4628      	mov	r0, r5
 80093e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80093ee:	3301      	adds	r3, #1
 80093f0:	e7c5      	b.n	800937e <__lshift+0x4a>
 80093f2:	3904      	subs	r1, #4
 80093f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f8:	459c      	cmp	ip, r3
 80093fa:	f841 2f04 	str.w	r2, [r1, #4]!
 80093fe:	d8f9      	bhi.n	80093f4 <__lshift+0xc0>
 8009400:	e7ea      	b.n	80093d8 <__lshift+0xa4>
 8009402:	bf00      	nop
 8009404:	08009e36 	.word	0x08009e36
 8009408:	08009e47 	.word	0x08009e47

0800940c <__mcmp>:
 800940c:	4603      	mov	r3, r0
 800940e:	690a      	ldr	r2, [r1, #16]
 8009410:	6900      	ldr	r0, [r0, #16]
 8009412:	b530      	push	{r4, r5, lr}
 8009414:	1a80      	subs	r0, r0, r2
 8009416:	d10e      	bne.n	8009436 <__mcmp+0x2a>
 8009418:	3314      	adds	r3, #20
 800941a:	3114      	adds	r1, #20
 800941c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009420:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009424:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009428:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800942c:	4295      	cmp	r5, r2
 800942e:	d003      	beq.n	8009438 <__mcmp+0x2c>
 8009430:	d205      	bcs.n	800943e <__mcmp+0x32>
 8009432:	f04f 30ff 	mov.w	r0, #4294967295
 8009436:	bd30      	pop	{r4, r5, pc}
 8009438:	42a3      	cmp	r3, r4
 800943a:	d3f3      	bcc.n	8009424 <__mcmp+0x18>
 800943c:	e7fb      	b.n	8009436 <__mcmp+0x2a>
 800943e:	2001      	movs	r0, #1
 8009440:	e7f9      	b.n	8009436 <__mcmp+0x2a>
	...

08009444 <__mdiff>:
 8009444:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009448:	4689      	mov	r9, r1
 800944a:	4606      	mov	r6, r0
 800944c:	4611      	mov	r1, r2
 800944e:	4648      	mov	r0, r9
 8009450:	4614      	mov	r4, r2
 8009452:	f7ff ffdb 	bl	800940c <__mcmp>
 8009456:	1e05      	subs	r5, r0, #0
 8009458:	d112      	bne.n	8009480 <__mdiff+0x3c>
 800945a:	4629      	mov	r1, r5
 800945c:	4630      	mov	r0, r6
 800945e:	f7ff fd5d 	bl	8008f1c <_Balloc>
 8009462:	4602      	mov	r2, r0
 8009464:	b928      	cbnz	r0, 8009472 <__mdiff+0x2e>
 8009466:	f240 2137 	movw	r1, #567	@ 0x237
 800946a:	4b3e      	ldr	r3, [pc, #248]	@ (8009564 <__mdiff+0x120>)
 800946c:	483e      	ldr	r0, [pc, #248]	@ (8009568 <__mdiff+0x124>)
 800946e:	f000 fb51 	bl	8009b14 <__assert_func>
 8009472:	2301      	movs	r3, #1
 8009474:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009478:	4610      	mov	r0, r2
 800947a:	b003      	add	sp, #12
 800947c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009480:	bfbc      	itt	lt
 8009482:	464b      	movlt	r3, r9
 8009484:	46a1      	movlt	r9, r4
 8009486:	4630      	mov	r0, r6
 8009488:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800948c:	bfba      	itte	lt
 800948e:	461c      	movlt	r4, r3
 8009490:	2501      	movlt	r5, #1
 8009492:	2500      	movge	r5, #0
 8009494:	f7ff fd42 	bl	8008f1c <_Balloc>
 8009498:	4602      	mov	r2, r0
 800949a:	b918      	cbnz	r0, 80094a4 <__mdiff+0x60>
 800949c:	f240 2145 	movw	r1, #581	@ 0x245
 80094a0:	4b30      	ldr	r3, [pc, #192]	@ (8009564 <__mdiff+0x120>)
 80094a2:	e7e3      	b.n	800946c <__mdiff+0x28>
 80094a4:	f100 0b14 	add.w	fp, r0, #20
 80094a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80094ac:	f109 0310 	add.w	r3, r9, #16
 80094b0:	60c5      	str	r5, [r0, #12]
 80094b2:	f04f 0c00 	mov.w	ip, #0
 80094b6:	f109 0514 	add.w	r5, r9, #20
 80094ba:	46d9      	mov	r9, fp
 80094bc:	6926      	ldr	r6, [r4, #16]
 80094be:	f104 0e14 	add.w	lr, r4, #20
 80094c2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80094c6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80094ca:	9301      	str	r3, [sp, #4]
 80094cc:	9b01      	ldr	r3, [sp, #4]
 80094ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094d6:	b281      	uxth	r1, r0
 80094d8:	9301      	str	r3, [sp, #4]
 80094da:	fa1f f38a 	uxth.w	r3, sl
 80094de:	1a5b      	subs	r3, r3, r1
 80094e0:	0c00      	lsrs	r0, r0, #16
 80094e2:	4463      	add	r3, ip
 80094e4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094e8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80094f2:	4576      	cmp	r6, lr
 80094f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094f8:	f849 3b04 	str.w	r3, [r9], #4
 80094fc:	d8e6      	bhi.n	80094cc <__mdiff+0x88>
 80094fe:	1b33      	subs	r3, r6, r4
 8009500:	3b15      	subs	r3, #21
 8009502:	f023 0303 	bic.w	r3, r3, #3
 8009506:	3415      	adds	r4, #21
 8009508:	3304      	adds	r3, #4
 800950a:	42a6      	cmp	r6, r4
 800950c:	bf38      	it	cc
 800950e:	2304      	movcc	r3, #4
 8009510:	441d      	add	r5, r3
 8009512:	445b      	add	r3, fp
 8009514:	461e      	mov	r6, r3
 8009516:	462c      	mov	r4, r5
 8009518:	4544      	cmp	r4, r8
 800951a:	d30e      	bcc.n	800953a <__mdiff+0xf6>
 800951c:	f108 0103 	add.w	r1, r8, #3
 8009520:	1b49      	subs	r1, r1, r5
 8009522:	f021 0103 	bic.w	r1, r1, #3
 8009526:	3d03      	subs	r5, #3
 8009528:	45a8      	cmp	r8, r5
 800952a:	bf38      	it	cc
 800952c:	2100      	movcc	r1, #0
 800952e:	440b      	add	r3, r1
 8009530:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009534:	b199      	cbz	r1, 800955e <__mdiff+0x11a>
 8009536:	6117      	str	r7, [r2, #16]
 8009538:	e79e      	b.n	8009478 <__mdiff+0x34>
 800953a:	46e6      	mov	lr, ip
 800953c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009540:	fa1f fc81 	uxth.w	ip, r1
 8009544:	44f4      	add	ip, lr
 8009546:	0c08      	lsrs	r0, r1, #16
 8009548:	4471      	add	r1, lr
 800954a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800954e:	b289      	uxth	r1, r1
 8009550:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009558:	f846 1b04 	str.w	r1, [r6], #4
 800955c:	e7dc      	b.n	8009518 <__mdiff+0xd4>
 800955e:	3f01      	subs	r7, #1
 8009560:	e7e6      	b.n	8009530 <__mdiff+0xec>
 8009562:	bf00      	nop
 8009564:	08009e36 	.word	0x08009e36
 8009568:	08009e47 	.word	0x08009e47

0800956c <__d2b>:
 800956c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009570:	2101      	movs	r1, #1
 8009572:	4690      	mov	r8, r2
 8009574:	4699      	mov	r9, r3
 8009576:	9e08      	ldr	r6, [sp, #32]
 8009578:	f7ff fcd0 	bl	8008f1c <_Balloc>
 800957c:	4604      	mov	r4, r0
 800957e:	b930      	cbnz	r0, 800958e <__d2b+0x22>
 8009580:	4602      	mov	r2, r0
 8009582:	f240 310f 	movw	r1, #783	@ 0x30f
 8009586:	4b23      	ldr	r3, [pc, #140]	@ (8009614 <__d2b+0xa8>)
 8009588:	4823      	ldr	r0, [pc, #140]	@ (8009618 <__d2b+0xac>)
 800958a:	f000 fac3 	bl	8009b14 <__assert_func>
 800958e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009592:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009596:	b10d      	cbz	r5, 800959c <__d2b+0x30>
 8009598:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800959c:	9301      	str	r3, [sp, #4]
 800959e:	f1b8 0300 	subs.w	r3, r8, #0
 80095a2:	d024      	beq.n	80095ee <__d2b+0x82>
 80095a4:	4668      	mov	r0, sp
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	f7ff fd7f 	bl	80090aa <__lo0bits>
 80095ac:	e9dd 1200 	ldrd	r1, r2, [sp]
 80095b0:	b1d8      	cbz	r0, 80095ea <__d2b+0x7e>
 80095b2:	f1c0 0320 	rsb	r3, r0, #32
 80095b6:	fa02 f303 	lsl.w	r3, r2, r3
 80095ba:	430b      	orrs	r3, r1
 80095bc:	40c2      	lsrs	r2, r0
 80095be:	6163      	str	r3, [r4, #20]
 80095c0:	9201      	str	r2, [sp, #4]
 80095c2:	9b01      	ldr	r3, [sp, #4]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	bf0c      	ite	eq
 80095c8:	2201      	moveq	r2, #1
 80095ca:	2202      	movne	r2, #2
 80095cc:	61a3      	str	r3, [r4, #24]
 80095ce:	6122      	str	r2, [r4, #16]
 80095d0:	b1ad      	cbz	r5, 80095fe <__d2b+0x92>
 80095d2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80095d6:	4405      	add	r5, r0
 80095d8:	6035      	str	r5, [r6, #0]
 80095da:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80095de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095e0:	6018      	str	r0, [r3, #0]
 80095e2:	4620      	mov	r0, r4
 80095e4:	b002      	add	sp, #8
 80095e6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80095ea:	6161      	str	r1, [r4, #20]
 80095ec:	e7e9      	b.n	80095c2 <__d2b+0x56>
 80095ee:	a801      	add	r0, sp, #4
 80095f0:	f7ff fd5b 	bl	80090aa <__lo0bits>
 80095f4:	9b01      	ldr	r3, [sp, #4]
 80095f6:	2201      	movs	r2, #1
 80095f8:	6163      	str	r3, [r4, #20]
 80095fa:	3020      	adds	r0, #32
 80095fc:	e7e7      	b.n	80095ce <__d2b+0x62>
 80095fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009602:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009606:	6030      	str	r0, [r6, #0]
 8009608:	6918      	ldr	r0, [r3, #16]
 800960a:	f7ff fd2f 	bl	800906c <__hi0bits>
 800960e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009612:	e7e4      	b.n	80095de <__d2b+0x72>
 8009614:	08009e36 	.word	0x08009e36
 8009618:	08009e47 	.word	0x08009e47

0800961c <__sfputc_r>:
 800961c:	6893      	ldr	r3, [r2, #8]
 800961e:	b410      	push	{r4}
 8009620:	3b01      	subs	r3, #1
 8009622:	2b00      	cmp	r3, #0
 8009624:	6093      	str	r3, [r2, #8]
 8009626:	da07      	bge.n	8009638 <__sfputc_r+0x1c>
 8009628:	6994      	ldr	r4, [r2, #24]
 800962a:	42a3      	cmp	r3, r4
 800962c:	db01      	blt.n	8009632 <__sfputc_r+0x16>
 800962e:	290a      	cmp	r1, #10
 8009630:	d102      	bne.n	8009638 <__sfputc_r+0x1c>
 8009632:	bc10      	pop	{r4}
 8009634:	f7fe bb9b 	b.w	8007d6e <__swbuf_r>
 8009638:	6813      	ldr	r3, [r2, #0]
 800963a:	1c58      	adds	r0, r3, #1
 800963c:	6010      	str	r0, [r2, #0]
 800963e:	7019      	strb	r1, [r3, #0]
 8009640:	4608      	mov	r0, r1
 8009642:	bc10      	pop	{r4}
 8009644:	4770      	bx	lr

08009646 <__sfputs_r>:
 8009646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009648:	4606      	mov	r6, r0
 800964a:	460f      	mov	r7, r1
 800964c:	4614      	mov	r4, r2
 800964e:	18d5      	adds	r5, r2, r3
 8009650:	42ac      	cmp	r4, r5
 8009652:	d101      	bne.n	8009658 <__sfputs_r+0x12>
 8009654:	2000      	movs	r0, #0
 8009656:	e007      	b.n	8009668 <__sfputs_r+0x22>
 8009658:	463a      	mov	r2, r7
 800965a:	4630      	mov	r0, r6
 800965c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009660:	f7ff ffdc 	bl	800961c <__sfputc_r>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d1f3      	bne.n	8009650 <__sfputs_r+0xa>
 8009668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800966c <_vfiprintf_r>:
 800966c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009670:	460d      	mov	r5, r1
 8009672:	4614      	mov	r4, r2
 8009674:	4698      	mov	r8, r3
 8009676:	4606      	mov	r6, r0
 8009678:	b09d      	sub	sp, #116	@ 0x74
 800967a:	b118      	cbz	r0, 8009684 <_vfiprintf_r+0x18>
 800967c:	6a03      	ldr	r3, [r0, #32]
 800967e:	b90b      	cbnz	r3, 8009684 <_vfiprintf_r+0x18>
 8009680:	f7fe fa8c 	bl	8007b9c <__sinit>
 8009684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009686:	07d9      	lsls	r1, r3, #31
 8009688:	d405      	bmi.n	8009696 <_vfiprintf_r+0x2a>
 800968a:	89ab      	ldrh	r3, [r5, #12]
 800968c:	059a      	lsls	r2, r3, #22
 800968e:	d402      	bmi.n	8009696 <_vfiprintf_r+0x2a>
 8009690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009692:	f7fe fcd4 	bl	800803e <__retarget_lock_acquire_recursive>
 8009696:	89ab      	ldrh	r3, [r5, #12]
 8009698:	071b      	lsls	r3, r3, #28
 800969a:	d501      	bpl.n	80096a0 <_vfiprintf_r+0x34>
 800969c:	692b      	ldr	r3, [r5, #16]
 800969e:	b99b      	cbnz	r3, 80096c8 <_vfiprintf_r+0x5c>
 80096a0:	4629      	mov	r1, r5
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7fe fba2 	bl	8007dec <__swsetup_r>
 80096a8:	b170      	cbz	r0, 80096c8 <_vfiprintf_r+0x5c>
 80096aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096ac:	07dc      	lsls	r4, r3, #31
 80096ae:	d504      	bpl.n	80096ba <_vfiprintf_r+0x4e>
 80096b0:	f04f 30ff 	mov.w	r0, #4294967295
 80096b4:	b01d      	add	sp, #116	@ 0x74
 80096b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ba:	89ab      	ldrh	r3, [r5, #12]
 80096bc:	0598      	lsls	r0, r3, #22
 80096be:	d4f7      	bmi.n	80096b0 <_vfiprintf_r+0x44>
 80096c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096c2:	f7fe fcbd 	bl	8008040 <__retarget_lock_release_recursive>
 80096c6:	e7f3      	b.n	80096b0 <_vfiprintf_r+0x44>
 80096c8:	2300      	movs	r3, #0
 80096ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80096cc:	2320      	movs	r3, #32
 80096ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096d2:	2330      	movs	r3, #48	@ 0x30
 80096d4:	f04f 0901 	mov.w	r9, #1
 80096d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80096dc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009888 <_vfiprintf_r+0x21c>
 80096e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096e4:	4623      	mov	r3, r4
 80096e6:	469a      	mov	sl, r3
 80096e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096ec:	b10a      	cbz	r2, 80096f2 <_vfiprintf_r+0x86>
 80096ee:	2a25      	cmp	r2, #37	@ 0x25
 80096f0:	d1f9      	bne.n	80096e6 <_vfiprintf_r+0x7a>
 80096f2:	ebba 0b04 	subs.w	fp, sl, r4
 80096f6:	d00b      	beq.n	8009710 <_vfiprintf_r+0xa4>
 80096f8:	465b      	mov	r3, fp
 80096fa:	4622      	mov	r2, r4
 80096fc:	4629      	mov	r1, r5
 80096fe:	4630      	mov	r0, r6
 8009700:	f7ff ffa1 	bl	8009646 <__sfputs_r>
 8009704:	3001      	adds	r0, #1
 8009706:	f000 80a7 	beq.w	8009858 <_vfiprintf_r+0x1ec>
 800970a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800970c:	445a      	add	r2, fp
 800970e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009710:	f89a 3000 	ldrb.w	r3, [sl]
 8009714:	2b00      	cmp	r3, #0
 8009716:	f000 809f 	beq.w	8009858 <_vfiprintf_r+0x1ec>
 800971a:	2300      	movs	r3, #0
 800971c:	f04f 32ff 	mov.w	r2, #4294967295
 8009720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009724:	f10a 0a01 	add.w	sl, sl, #1
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	9307      	str	r3, [sp, #28]
 800972c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009730:	931a      	str	r3, [sp, #104]	@ 0x68
 8009732:	4654      	mov	r4, sl
 8009734:	2205      	movs	r2, #5
 8009736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800973a:	4853      	ldr	r0, [pc, #332]	@ (8009888 <_vfiprintf_r+0x21c>)
 800973c:	f7fe fc81 	bl	8008042 <memchr>
 8009740:	9a04      	ldr	r2, [sp, #16]
 8009742:	b9d8      	cbnz	r0, 800977c <_vfiprintf_r+0x110>
 8009744:	06d1      	lsls	r1, r2, #27
 8009746:	bf44      	itt	mi
 8009748:	2320      	movmi	r3, #32
 800974a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800974e:	0713      	lsls	r3, r2, #28
 8009750:	bf44      	itt	mi
 8009752:	232b      	movmi	r3, #43	@ 0x2b
 8009754:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009758:	f89a 3000 	ldrb.w	r3, [sl]
 800975c:	2b2a      	cmp	r3, #42	@ 0x2a
 800975e:	d015      	beq.n	800978c <_vfiprintf_r+0x120>
 8009760:	4654      	mov	r4, sl
 8009762:	2000      	movs	r0, #0
 8009764:	f04f 0c0a 	mov.w	ip, #10
 8009768:	9a07      	ldr	r2, [sp, #28]
 800976a:	4621      	mov	r1, r4
 800976c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009770:	3b30      	subs	r3, #48	@ 0x30
 8009772:	2b09      	cmp	r3, #9
 8009774:	d94b      	bls.n	800980e <_vfiprintf_r+0x1a2>
 8009776:	b1b0      	cbz	r0, 80097a6 <_vfiprintf_r+0x13a>
 8009778:	9207      	str	r2, [sp, #28]
 800977a:	e014      	b.n	80097a6 <_vfiprintf_r+0x13a>
 800977c:	eba0 0308 	sub.w	r3, r0, r8
 8009780:	fa09 f303 	lsl.w	r3, r9, r3
 8009784:	4313      	orrs	r3, r2
 8009786:	46a2      	mov	sl, r4
 8009788:	9304      	str	r3, [sp, #16]
 800978a:	e7d2      	b.n	8009732 <_vfiprintf_r+0xc6>
 800978c:	9b03      	ldr	r3, [sp, #12]
 800978e:	1d19      	adds	r1, r3, #4
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	9103      	str	r1, [sp, #12]
 8009794:	2b00      	cmp	r3, #0
 8009796:	bfbb      	ittet	lt
 8009798:	425b      	neglt	r3, r3
 800979a:	f042 0202 	orrlt.w	r2, r2, #2
 800979e:	9307      	strge	r3, [sp, #28]
 80097a0:	9307      	strlt	r3, [sp, #28]
 80097a2:	bfb8      	it	lt
 80097a4:	9204      	strlt	r2, [sp, #16]
 80097a6:	7823      	ldrb	r3, [r4, #0]
 80097a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80097aa:	d10a      	bne.n	80097c2 <_vfiprintf_r+0x156>
 80097ac:	7863      	ldrb	r3, [r4, #1]
 80097ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80097b0:	d132      	bne.n	8009818 <_vfiprintf_r+0x1ac>
 80097b2:	9b03      	ldr	r3, [sp, #12]
 80097b4:	3402      	adds	r4, #2
 80097b6:	1d1a      	adds	r2, r3, #4
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	9203      	str	r2, [sp, #12]
 80097bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097c0:	9305      	str	r3, [sp, #20]
 80097c2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800988c <_vfiprintf_r+0x220>
 80097c6:	2203      	movs	r2, #3
 80097c8:	4650      	mov	r0, sl
 80097ca:	7821      	ldrb	r1, [r4, #0]
 80097cc:	f7fe fc39 	bl	8008042 <memchr>
 80097d0:	b138      	cbz	r0, 80097e2 <_vfiprintf_r+0x176>
 80097d2:	2240      	movs	r2, #64	@ 0x40
 80097d4:	9b04      	ldr	r3, [sp, #16]
 80097d6:	eba0 000a 	sub.w	r0, r0, sl
 80097da:	4082      	lsls	r2, r0
 80097dc:	4313      	orrs	r3, r2
 80097de:	3401      	adds	r4, #1
 80097e0:	9304      	str	r3, [sp, #16]
 80097e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e6:	2206      	movs	r2, #6
 80097e8:	4829      	ldr	r0, [pc, #164]	@ (8009890 <_vfiprintf_r+0x224>)
 80097ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097ee:	f7fe fc28 	bl	8008042 <memchr>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d03f      	beq.n	8009876 <_vfiprintf_r+0x20a>
 80097f6:	4b27      	ldr	r3, [pc, #156]	@ (8009894 <_vfiprintf_r+0x228>)
 80097f8:	bb1b      	cbnz	r3, 8009842 <_vfiprintf_r+0x1d6>
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	3307      	adds	r3, #7
 80097fe:	f023 0307 	bic.w	r3, r3, #7
 8009802:	3308      	adds	r3, #8
 8009804:	9303      	str	r3, [sp, #12]
 8009806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009808:	443b      	add	r3, r7
 800980a:	9309      	str	r3, [sp, #36]	@ 0x24
 800980c:	e76a      	b.n	80096e4 <_vfiprintf_r+0x78>
 800980e:	460c      	mov	r4, r1
 8009810:	2001      	movs	r0, #1
 8009812:	fb0c 3202 	mla	r2, ip, r2, r3
 8009816:	e7a8      	b.n	800976a <_vfiprintf_r+0xfe>
 8009818:	2300      	movs	r3, #0
 800981a:	f04f 0c0a 	mov.w	ip, #10
 800981e:	4619      	mov	r1, r3
 8009820:	3401      	adds	r4, #1
 8009822:	9305      	str	r3, [sp, #20]
 8009824:	4620      	mov	r0, r4
 8009826:	f810 2b01 	ldrb.w	r2, [r0], #1
 800982a:	3a30      	subs	r2, #48	@ 0x30
 800982c:	2a09      	cmp	r2, #9
 800982e:	d903      	bls.n	8009838 <_vfiprintf_r+0x1cc>
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0c6      	beq.n	80097c2 <_vfiprintf_r+0x156>
 8009834:	9105      	str	r1, [sp, #20]
 8009836:	e7c4      	b.n	80097c2 <_vfiprintf_r+0x156>
 8009838:	4604      	mov	r4, r0
 800983a:	2301      	movs	r3, #1
 800983c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009840:	e7f0      	b.n	8009824 <_vfiprintf_r+0x1b8>
 8009842:	ab03      	add	r3, sp, #12
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	462a      	mov	r2, r5
 8009848:	4630      	mov	r0, r6
 800984a:	4b13      	ldr	r3, [pc, #76]	@ (8009898 <_vfiprintf_r+0x22c>)
 800984c:	a904      	add	r1, sp, #16
 800984e:	f7fd fd5b 	bl	8007308 <_printf_float>
 8009852:	4607      	mov	r7, r0
 8009854:	1c78      	adds	r0, r7, #1
 8009856:	d1d6      	bne.n	8009806 <_vfiprintf_r+0x19a>
 8009858:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800985a:	07d9      	lsls	r1, r3, #31
 800985c:	d405      	bmi.n	800986a <_vfiprintf_r+0x1fe>
 800985e:	89ab      	ldrh	r3, [r5, #12]
 8009860:	059a      	lsls	r2, r3, #22
 8009862:	d402      	bmi.n	800986a <_vfiprintf_r+0x1fe>
 8009864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009866:	f7fe fbeb 	bl	8008040 <__retarget_lock_release_recursive>
 800986a:	89ab      	ldrh	r3, [r5, #12]
 800986c:	065b      	lsls	r3, r3, #25
 800986e:	f53f af1f 	bmi.w	80096b0 <_vfiprintf_r+0x44>
 8009872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009874:	e71e      	b.n	80096b4 <_vfiprintf_r+0x48>
 8009876:	ab03      	add	r3, sp, #12
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	462a      	mov	r2, r5
 800987c:	4630      	mov	r0, r6
 800987e:	4b06      	ldr	r3, [pc, #24]	@ (8009898 <_vfiprintf_r+0x22c>)
 8009880:	a904      	add	r1, sp, #16
 8009882:	f7fd ffdf 	bl	8007844 <_printf_i>
 8009886:	e7e4      	b.n	8009852 <_vfiprintf_r+0x1e6>
 8009888:	08009fa0 	.word	0x08009fa0
 800988c:	08009fa6 	.word	0x08009fa6
 8009890:	08009faa 	.word	0x08009faa
 8009894:	08007309 	.word	0x08007309
 8009898:	08009647 	.word	0x08009647

0800989c <__sflush_r>:
 800989c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a2:	0716      	lsls	r6, r2, #28
 80098a4:	4605      	mov	r5, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	d454      	bmi.n	8009954 <__sflush_r+0xb8>
 80098aa:	684b      	ldr	r3, [r1, #4]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	dc02      	bgt.n	80098b6 <__sflush_r+0x1a>
 80098b0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	dd48      	ble.n	8009948 <__sflush_r+0xac>
 80098b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098b8:	2e00      	cmp	r6, #0
 80098ba:	d045      	beq.n	8009948 <__sflush_r+0xac>
 80098bc:	2300      	movs	r3, #0
 80098be:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098c2:	682f      	ldr	r7, [r5, #0]
 80098c4:	6a21      	ldr	r1, [r4, #32]
 80098c6:	602b      	str	r3, [r5, #0]
 80098c8:	d030      	beq.n	800992c <__sflush_r+0x90>
 80098ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098cc:	89a3      	ldrh	r3, [r4, #12]
 80098ce:	0759      	lsls	r1, r3, #29
 80098d0:	d505      	bpl.n	80098de <__sflush_r+0x42>
 80098d2:	6863      	ldr	r3, [r4, #4]
 80098d4:	1ad2      	subs	r2, r2, r3
 80098d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098d8:	b10b      	cbz	r3, 80098de <__sflush_r+0x42>
 80098da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098dc:	1ad2      	subs	r2, r2, r3
 80098de:	2300      	movs	r3, #0
 80098e0:	4628      	mov	r0, r5
 80098e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098e4:	6a21      	ldr	r1, [r4, #32]
 80098e6:	47b0      	blx	r6
 80098e8:	1c43      	adds	r3, r0, #1
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	d106      	bne.n	80098fc <__sflush_r+0x60>
 80098ee:	6829      	ldr	r1, [r5, #0]
 80098f0:	291d      	cmp	r1, #29
 80098f2:	d82b      	bhi.n	800994c <__sflush_r+0xb0>
 80098f4:	4a28      	ldr	r2, [pc, #160]	@ (8009998 <__sflush_r+0xfc>)
 80098f6:	410a      	asrs	r2, r1
 80098f8:	07d6      	lsls	r6, r2, #31
 80098fa:	d427      	bmi.n	800994c <__sflush_r+0xb0>
 80098fc:	2200      	movs	r2, #0
 80098fe:	6062      	str	r2, [r4, #4]
 8009900:	6922      	ldr	r2, [r4, #16]
 8009902:	04d9      	lsls	r1, r3, #19
 8009904:	6022      	str	r2, [r4, #0]
 8009906:	d504      	bpl.n	8009912 <__sflush_r+0x76>
 8009908:	1c42      	adds	r2, r0, #1
 800990a:	d101      	bne.n	8009910 <__sflush_r+0x74>
 800990c:	682b      	ldr	r3, [r5, #0]
 800990e:	b903      	cbnz	r3, 8009912 <__sflush_r+0x76>
 8009910:	6560      	str	r0, [r4, #84]	@ 0x54
 8009912:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009914:	602f      	str	r7, [r5, #0]
 8009916:	b1b9      	cbz	r1, 8009948 <__sflush_r+0xac>
 8009918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800991c:	4299      	cmp	r1, r3
 800991e:	d002      	beq.n	8009926 <__sflush_r+0x8a>
 8009920:	4628      	mov	r0, r5
 8009922:	f7ff f9fd 	bl	8008d20 <_free_r>
 8009926:	2300      	movs	r3, #0
 8009928:	6363      	str	r3, [r4, #52]	@ 0x34
 800992a:	e00d      	b.n	8009948 <__sflush_r+0xac>
 800992c:	2301      	movs	r3, #1
 800992e:	4628      	mov	r0, r5
 8009930:	47b0      	blx	r6
 8009932:	4602      	mov	r2, r0
 8009934:	1c50      	adds	r0, r2, #1
 8009936:	d1c9      	bne.n	80098cc <__sflush_r+0x30>
 8009938:	682b      	ldr	r3, [r5, #0]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d0c6      	beq.n	80098cc <__sflush_r+0x30>
 800993e:	2b1d      	cmp	r3, #29
 8009940:	d001      	beq.n	8009946 <__sflush_r+0xaa>
 8009942:	2b16      	cmp	r3, #22
 8009944:	d11d      	bne.n	8009982 <__sflush_r+0xe6>
 8009946:	602f      	str	r7, [r5, #0]
 8009948:	2000      	movs	r0, #0
 800994a:	e021      	b.n	8009990 <__sflush_r+0xf4>
 800994c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009950:	b21b      	sxth	r3, r3
 8009952:	e01a      	b.n	800998a <__sflush_r+0xee>
 8009954:	690f      	ldr	r7, [r1, #16]
 8009956:	2f00      	cmp	r7, #0
 8009958:	d0f6      	beq.n	8009948 <__sflush_r+0xac>
 800995a:	0793      	lsls	r3, r2, #30
 800995c:	bf18      	it	ne
 800995e:	2300      	movne	r3, #0
 8009960:	680e      	ldr	r6, [r1, #0]
 8009962:	bf08      	it	eq
 8009964:	694b      	ldreq	r3, [r1, #20]
 8009966:	1bf6      	subs	r6, r6, r7
 8009968:	600f      	str	r7, [r1, #0]
 800996a:	608b      	str	r3, [r1, #8]
 800996c:	2e00      	cmp	r6, #0
 800996e:	ddeb      	ble.n	8009948 <__sflush_r+0xac>
 8009970:	4633      	mov	r3, r6
 8009972:	463a      	mov	r2, r7
 8009974:	4628      	mov	r0, r5
 8009976:	6a21      	ldr	r1, [r4, #32]
 8009978:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800997c:	47e0      	blx	ip
 800997e:	2800      	cmp	r0, #0
 8009980:	dc07      	bgt.n	8009992 <__sflush_r+0xf6>
 8009982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800998a:	f04f 30ff 	mov.w	r0, #4294967295
 800998e:	81a3      	strh	r3, [r4, #12]
 8009990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009992:	4407      	add	r7, r0
 8009994:	1a36      	subs	r6, r6, r0
 8009996:	e7e9      	b.n	800996c <__sflush_r+0xd0>
 8009998:	dfbffffe 	.word	0xdfbffffe

0800999c <_fflush_r>:
 800999c:	b538      	push	{r3, r4, r5, lr}
 800999e:	690b      	ldr	r3, [r1, #16]
 80099a0:	4605      	mov	r5, r0
 80099a2:	460c      	mov	r4, r1
 80099a4:	b913      	cbnz	r3, 80099ac <_fflush_r+0x10>
 80099a6:	2500      	movs	r5, #0
 80099a8:	4628      	mov	r0, r5
 80099aa:	bd38      	pop	{r3, r4, r5, pc}
 80099ac:	b118      	cbz	r0, 80099b6 <_fflush_r+0x1a>
 80099ae:	6a03      	ldr	r3, [r0, #32]
 80099b0:	b90b      	cbnz	r3, 80099b6 <_fflush_r+0x1a>
 80099b2:	f7fe f8f3 	bl	8007b9c <__sinit>
 80099b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0f3      	beq.n	80099a6 <_fflush_r+0xa>
 80099be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099c0:	07d0      	lsls	r0, r2, #31
 80099c2:	d404      	bmi.n	80099ce <_fflush_r+0x32>
 80099c4:	0599      	lsls	r1, r3, #22
 80099c6:	d402      	bmi.n	80099ce <_fflush_r+0x32>
 80099c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ca:	f7fe fb38 	bl	800803e <__retarget_lock_acquire_recursive>
 80099ce:	4628      	mov	r0, r5
 80099d0:	4621      	mov	r1, r4
 80099d2:	f7ff ff63 	bl	800989c <__sflush_r>
 80099d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099d8:	4605      	mov	r5, r0
 80099da:	07da      	lsls	r2, r3, #31
 80099dc:	d4e4      	bmi.n	80099a8 <_fflush_r+0xc>
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	059b      	lsls	r3, r3, #22
 80099e2:	d4e1      	bmi.n	80099a8 <_fflush_r+0xc>
 80099e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099e6:	f7fe fb2b 	bl	8008040 <__retarget_lock_release_recursive>
 80099ea:	e7dd      	b.n	80099a8 <_fflush_r+0xc>

080099ec <__swhatbuf_r>:
 80099ec:	b570      	push	{r4, r5, r6, lr}
 80099ee:	460c      	mov	r4, r1
 80099f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099f4:	4615      	mov	r5, r2
 80099f6:	2900      	cmp	r1, #0
 80099f8:	461e      	mov	r6, r3
 80099fa:	b096      	sub	sp, #88	@ 0x58
 80099fc:	da0c      	bge.n	8009a18 <__swhatbuf_r+0x2c>
 80099fe:	89a3      	ldrh	r3, [r4, #12]
 8009a00:	2100      	movs	r1, #0
 8009a02:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a06:	bf14      	ite	ne
 8009a08:	2340      	movne	r3, #64	@ 0x40
 8009a0a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a0e:	2000      	movs	r0, #0
 8009a10:	6031      	str	r1, [r6, #0]
 8009a12:	602b      	str	r3, [r5, #0]
 8009a14:	b016      	add	sp, #88	@ 0x58
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	466a      	mov	r2, sp
 8009a1a:	f000 f849 	bl	8009ab0 <_fstat_r>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	dbed      	blt.n	80099fe <__swhatbuf_r+0x12>
 8009a22:	9901      	ldr	r1, [sp, #4]
 8009a24:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a28:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a2c:	4259      	negs	r1, r3
 8009a2e:	4159      	adcs	r1, r3
 8009a30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a34:	e7eb      	b.n	8009a0e <__swhatbuf_r+0x22>

08009a36 <__smakebuf_r>:
 8009a36:	898b      	ldrh	r3, [r1, #12]
 8009a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a3a:	079d      	lsls	r5, r3, #30
 8009a3c:	4606      	mov	r6, r0
 8009a3e:	460c      	mov	r4, r1
 8009a40:	d507      	bpl.n	8009a52 <__smakebuf_r+0x1c>
 8009a42:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a46:	6023      	str	r3, [r4, #0]
 8009a48:	6123      	str	r3, [r4, #16]
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	6163      	str	r3, [r4, #20]
 8009a4e:	b003      	add	sp, #12
 8009a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a52:	466a      	mov	r2, sp
 8009a54:	ab01      	add	r3, sp, #4
 8009a56:	f7ff ffc9 	bl	80099ec <__swhatbuf_r>
 8009a5a:	9f00      	ldr	r7, [sp, #0]
 8009a5c:	4605      	mov	r5, r0
 8009a5e:	4639      	mov	r1, r7
 8009a60:	4630      	mov	r0, r6
 8009a62:	f7ff f9cf 	bl	8008e04 <_malloc_r>
 8009a66:	b948      	cbnz	r0, 8009a7c <__smakebuf_r+0x46>
 8009a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a6c:	059a      	lsls	r2, r3, #22
 8009a6e:	d4ee      	bmi.n	8009a4e <__smakebuf_r+0x18>
 8009a70:	f023 0303 	bic.w	r3, r3, #3
 8009a74:	f043 0302 	orr.w	r3, r3, #2
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	e7e2      	b.n	8009a42 <__smakebuf_r+0xc>
 8009a7c:	89a3      	ldrh	r3, [r4, #12]
 8009a7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a86:	81a3      	strh	r3, [r4, #12]
 8009a88:	9b01      	ldr	r3, [sp, #4]
 8009a8a:	6020      	str	r0, [r4, #0]
 8009a8c:	b15b      	cbz	r3, 8009aa6 <__smakebuf_r+0x70>
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a94:	f000 f81e 	bl	8009ad4 <_isatty_r>
 8009a98:	b128      	cbz	r0, 8009aa6 <__smakebuf_r+0x70>
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	f023 0303 	bic.w	r3, r3, #3
 8009aa0:	f043 0301 	orr.w	r3, r3, #1
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	431d      	orrs	r5, r3
 8009aaa:	81a5      	strh	r5, [r4, #12]
 8009aac:	e7cf      	b.n	8009a4e <__smakebuf_r+0x18>
	...

08009ab0 <_fstat_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	4d06      	ldr	r5, [pc, #24]	@ (8009ad0 <_fstat_r+0x20>)
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	f7f7 fe1d 	bl	80016fc <_fstat>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d102      	bne.n	8009acc <_fstat_r+0x1c>
 8009ac6:	682b      	ldr	r3, [r5, #0]
 8009ac8:	b103      	cbz	r3, 8009acc <_fstat_r+0x1c>
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	20001e3c 	.word	0x20001e3c

08009ad4 <_isatty_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	4d05      	ldr	r5, [pc, #20]	@ (8009af0 <_isatty_r+0x1c>)
 8009ada:	4604      	mov	r4, r0
 8009adc:	4608      	mov	r0, r1
 8009ade:	602b      	str	r3, [r5, #0]
 8009ae0:	f7f7 fe1b 	bl	800171a <_isatty>
 8009ae4:	1c43      	adds	r3, r0, #1
 8009ae6:	d102      	bne.n	8009aee <_isatty_r+0x1a>
 8009ae8:	682b      	ldr	r3, [r5, #0]
 8009aea:	b103      	cbz	r3, 8009aee <_isatty_r+0x1a>
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	20001e3c 	.word	0x20001e3c

08009af4 <_sbrk_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	2300      	movs	r3, #0
 8009af8:	4d05      	ldr	r5, [pc, #20]	@ (8009b10 <_sbrk_r+0x1c>)
 8009afa:	4604      	mov	r4, r0
 8009afc:	4608      	mov	r0, r1
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	f7f7 fe22 	bl	8001748 <_sbrk>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_sbrk_r+0x1a>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_sbrk_r+0x1a>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	20001e3c 	.word	0x20001e3c

08009b14 <__assert_func>:
 8009b14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b16:	4614      	mov	r4, r2
 8009b18:	461a      	mov	r2, r3
 8009b1a:	4b09      	ldr	r3, [pc, #36]	@ (8009b40 <__assert_func+0x2c>)
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68d8      	ldr	r0, [r3, #12]
 8009b22:	b954      	cbnz	r4, 8009b3a <__assert_func+0x26>
 8009b24:	4b07      	ldr	r3, [pc, #28]	@ (8009b44 <__assert_func+0x30>)
 8009b26:	461c      	mov	r4, r3
 8009b28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b2c:	9100      	str	r1, [sp, #0]
 8009b2e:	462b      	mov	r3, r5
 8009b30:	4905      	ldr	r1, [pc, #20]	@ (8009b48 <__assert_func+0x34>)
 8009b32:	f000 f841 	bl	8009bb8 <fiprintf>
 8009b36:	f000 f851 	bl	8009bdc <abort>
 8009b3a:	4b04      	ldr	r3, [pc, #16]	@ (8009b4c <__assert_func+0x38>)
 8009b3c:	e7f4      	b.n	8009b28 <__assert_func+0x14>
 8009b3e:	bf00      	nop
 8009b40:	2000001c 	.word	0x2000001c
 8009b44:	08009ff6 	.word	0x08009ff6
 8009b48:	08009fc8 	.word	0x08009fc8
 8009b4c:	08009fbb 	.word	0x08009fbb

08009b50 <_calloc_r>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	fba1 5402 	umull	r5, r4, r1, r2
 8009b56:	b93c      	cbnz	r4, 8009b68 <_calloc_r+0x18>
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7ff f953 	bl	8008e04 <_malloc_r>
 8009b5e:	4606      	mov	r6, r0
 8009b60:	b928      	cbnz	r0, 8009b6e <_calloc_r+0x1e>
 8009b62:	2600      	movs	r6, #0
 8009b64:	4630      	mov	r0, r6
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	220c      	movs	r2, #12
 8009b6a:	6002      	str	r2, [r0, #0]
 8009b6c:	e7f9      	b.n	8009b62 <_calloc_r+0x12>
 8009b6e:	462a      	mov	r2, r5
 8009b70:	4621      	mov	r1, r4
 8009b72:	f7fe f991 	bl	8007e98 <memset>
 8009b76:	e7f5      	b.n	8009b64 <_calloc_r+0x14>

08009b78 <__ascii_mbtowc>:
 8009b78:	b082      	sub	sp, #8
 8009b7a:	b901      	cbnz	r1, 8009b7e <__ascii_mbtowc+0x6>
 8009b7c:	a901      	add	r1, sp, #4
 8009b7e:	b142      	cbz	r2, 8009b92 <__ascii_mbtowc+0x1a>
 8009b80:	b14b      	cbz	r3, 8009b96 <__ascii_mbtowc+0x1e>
 8009b82:	7813      	ldrb	r3, [r2, #0]
 8009b84:	600b      	str	r3, [r1, #0]
 8009b86:	7812      	ldrb	r2, [r2, #0]
 8009b88:	1e10      	subs	r0, r2, #0
 8009b8a:	bf18      	it	ne
 8009b8c:	2001      	movne	r0, #1
 8009b8e:	b002      	add	sp, #8
 8009b90:	4770      	bx	lr
 8009b92:	4610      	mov	r0, r2
 8009b94:	e7fb      	b.n	8009b8e <__ascii_mbtowc+0x16>
 8009b96:	f06f 0001 	mvn.w	r0, #1
 8009b9a:	e7f8      	b.n	8009b8e <__ascii_mbtowc+0x16>

08009b9c <__ascii_wctomb>:
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	4608      	mov	r0, r1
 8009ba0:	b141      	cbz	r1, 8009bb4 <__ascii_wctomb+0x18>
 8009ba2:	2aff      	cmp	r2, #255	@ 0xff
 8009ba4:	d904      	bls.n	8009bb0 <__ascii_wctomb+0x14>
 8009ba6:	228a      	movs	r2, #138	@ 0x8a
 8009ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	4770      	bx	lr
 8009bb0:	2001      	movs	r0, #1
 8009bb2:	700a      	strb	r2, [r1, #0]
 8009bb4:	4770      	bx	lr
	...

08009bb8 <fiprintf>:
 8009bb8:	b40e      	push	{r1, r2, r3}
 8009bba:	b503      	push	{r0, r1, lr}
 8009bbc:	4601      	mov	r1, r0
 8009bbe:	ab03      	add	r3, sp, #12
 8009bc0:	4805      	ldr	r0, [pc, #20]	@ (8009bd8 <fiprintf+0x20>)
 8009bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc6:	6800      	ldr	r0, [r0, #0]
 8009bc8:	9301      	str	r3, [sp, #4]
 8009bca:	f7ff fd4f 	bl	800966c <_vfiprintf_r>
 8009bce:	b002      	add	sp, #8
 8009bd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bd4:	b003      	add	sp, #12
 8009bd6:	4770      	bx	lr
 8009bd8:	2000001c 	.word	0x2000001c

08009bdc <abort>:
 8009bdc:	2006      	movs	r0, #6
 8009bde:	b508      	push	{r3, lr}
 8009be0:	f000 f82c 	bl	8009c3c <raise>
 8009be4:	2001      	movs	r0, #1
 8009be6:	f7f7 fd3a 	bl	800165e <_exit>

08009bea <_raise_r>:
 8009bea:	291f      	cmp	r1, #31
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	4605      	mov	r5, r0
 8009bf0:	460c      	mov	r4, r1
 8009bf2:	d904      	bls.n	8009bfe <_raise_r+0x14>
 8009bf4:	2316      	movs	r3, #22
 8009bf6:	6003      	str	r3, [r0, #0]
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	bd38      	pop	{r3, r4, r5, pc}
 8009bfe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c00:	b112      	cbz	r2, 8009c08 <_raise_r+0x1e>
 8009c02:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c06:	b94b      	cbnz	r3, 8009c1c <_raise_r+0x32>
 8009c08:	4628      	mov	r0, r5
 8009c0a:	f000 f831 	bl	8009c70 <_getpid_r>
 8009c0e:	4622      	mov	r2, r4
 8009c10:	4601      	mov	r1, r0
 8009c12:	4628      	mov	r0, r5
 8009c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c18:	f000 b818 	b.w	8009c4c <_kill_r>
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d00a      	beq.n	8009c36 <_raise_r+0x4c>
 8009c20:	1c59      	adds	r1, r3, #1
 8009c22:	d103      	bne.n	8009c2c <_raise_r+0x42>
 8009c24:	2316      	movs	r3, #22
 8009c26:	6003      	str	r3, [r0, #0]
 8009c28:	2001      	movs	r0, #1
 8009c2a:	e7e7      	b.n	8009bfc <_raise_r+0x12>
 8009c2c:	2100      	movs	r1, #0
 8009c2e:	4620      	mov	r0, r4
 8009c30:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c34:	4798      	blx	r3
 8009c36:	2000      	movs	r0, #0
 8009c38:	e7e0      	b.n	8009bfc <_raise_r+0x12>
	...

08009c3c <raise>:
 8009c3c:	4b02      	ldr	r3, [pc, #8]	@ (8009c48 <raise+0xc>)
 8009c3e:	4601      	mov	r1, r0
 8009c40:	6818      	ldr	r0, [r3, #0]
 8009c42:	f7ff bfd2 	b.w	8009bea <_raise_r>
 8009c46:	bf00      	nop
 8009c48:	2000001c 	.word	0x2000001c

08009c4c <_kill_r>:
 8009c4c:	b538      	push	{r3, r4, r5, lr}
 8009c4e:	2300      	movs	r3, #0
 8009c50:	4d06      	ldr	r5, [pc, #24]	@ (8009c6c <_kill_r+0x20>)
 8009c52:	4604      	mov	r4, r0
 8009c54:	4608      	mov	r0, r1
 8009c56:	4611      	mov	r1, r2
 8009c58:	602b      	str	r3, [r5, #0]
 8009c5a:	f7f7 fcf0 	bl	800163e <_kill>
 8009c5e:	1c43      	adds	r3, r0, #1
 8009c60:	d102      	bne.n	8009c68 <_kill_r+0x1c>
 8009c62:	682b      	ldr	r3, [r5, #0]
 8009c64:	b103      	cbz	r3, 8009c68 <_kill_r+0x1c>
 8009c66:	6023      	str	r3, [r4, #0]
 8009c68:	bd38      	pop	{r3, r4, r5, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20001e3c 	.word	0x20001e3c

08009c70 <_getpid_r>:
 8009c70:	f7f7 bcde 	b.w	8001630 <_getpid>

08009c74 <_init>:
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	bf00      	nop
 8009c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7a:	bc08      	pop	{r3}
 8009c7c:	469e      	mov	lr, r3
 8009c7e:	4770      	bx	lr

08009c80 <_fini>:
 8009c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c82:	bf00      	nop
 8009c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c86:	bc08      	pop	{r3}
 8009c88:	469e      	mov	lr, r3
 8009c8a:	4770      	bx	lr
