
Cadence Voltus(TM) IC Power Integrity Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s092_1, built Wed Aug 14 10:37:24 PDT 2024
Options:	-init scr/do_voltusEM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold.tcl -log logs/EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold.log 
Date:		Thu Dec 11 22:57:06 2025
Host:		nfdpcsr101 (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (32cores*64cpus*Intel(R) Xeon(R) Platinum 8462Y+ 61440KB)
OS:		Red Hat Enterprise Linux 8.6 (Ootpa)
LSF:		Interactive job 9430008 in cluster "nflsfdpc01" and queue "pd" on 4 cpus with -R " select[OSREL==EE70 || OSREL==EE80] span[hosts=1]".

License:
		[22:57:06.172982] Configured Lic search path (23.02-s005): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04

		vtsxl	Voltus Power Integrity Solution XL	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
environment variable TMPDIR is '/tmp/ssv_tmpdir_1907988_6cbc43f5-97ed-470a-82e3-02d2d9d95c20_H7EQ0v'.
#@ Processing -files option
Sourcing tcl/tk file 'scr/do_voltusEM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold.tcl' ...
<CMD> set_library_unit -time 1ns -cap 1pf
<CMD> set_design_mode -process 5
##  Process: 5             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

<CMD> set_multi_cpu_usage -localCpu 16
<CMD> set_message -id VOLTUS_SCHD-0075 -severity error
<CMD> set_message -id IMPVAC-116 -severity error
<CMD> read_lib -lef {/process/tsmcN5/data/stdcell/n5/TSMC/PRTF_Innovus_5nm_014_Cad_V13a/PRTF/PRTF_Innovus_5nm_014_Cad_V13a/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.13a.tlef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_10w10s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_1w2s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w1s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s_em.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s_em.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s.lef /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_8w5s.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lef/cdns_ddr1100_h.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lef/PLLTS5FFPLAFRACN.lef /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lef/PLLTS5FFPLJFRACR2.lef /projects/TC70_LPDDR6_N5P/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lef/cdns_ddr_custom_decap_unit_cells.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/LEF/ts1n05mblvta16384x39m16qwbzhodcp.lef /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tphn05_12gpio_15lm.lef /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12lup_120a/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12lup_15lm.lef /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12esd_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12esd_15lm.lef /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lef/cdns_ddr_noisegen_v.antenna.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lef/cdns_lpddr6_testio.lef /process/tsmcN5/data/stdcell/n5v/TSMC/tpbn05v_cu_round_bump_100a/lef/fc/fc_bot/APRDL/lef/tpbn05v_cu_round_bump.lef /process/tsmcN5/data/stdcell/n5/TSMC/N5_DTCD_library_kit_v1d3.1/lef/N5_DTCD_M11/N5_DTCD_v1d2.lef /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_custom_mimcap_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_130P_UBM80_DR_r100.20251208/lef/cdns_ddr1100_custom_mimcap_h.lef}
<CMD> read_view_definition /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/scr/tv_chip_EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold_viewdefinition.tcl
<CMD> read_verilog {dbs/tv_chip.innovusOUTwD0.enc.dat/tv_chip.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/netlist/cdns_lp6_x48_ew_phy_top.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/netlist/cdns_lp6_x48_ew_phy_as_top.v.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/netlist/cdns_lp6_x48_ew_phy_ds_top.v.gz /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/netlist/cadence_mc_ew_controller.v.gz /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/netlist/databahn_data_pat_gen.v.gz}
<CMD> set_top_module tv_chip
#% Begin Load MMMC data ... (date=12/11 22:57:33, mem=1736.5M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=12/11 22:57:35, total cpu=0:00:00.1, real=0:00:02.0, peak res=1738.0M, current mem=1738.0M)
cbest_CCbest_m40c rcworst_CCworst_m40c rcworst_CCworst_T_m40c rcbest_CCbest_m40c cworst_CCworst_T_m40c typical_85c typical_25c cworst_CCworst_125c cbest_CCbest_125c rcbest_CCbest_125c cworst_CCworst_T_125c rcworst_CCworst_125c rcworst_CCworst_T_125c cworst_CCworst_m40c

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/PRTF_Innovus_5nm_014_Cad_V13a/PRTF/PRTF_Innovus_5nm_014_Cad_V13a/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.13a.tlef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_10w10s.lef ...
Set DBUPerIGU to M2 pitch 68.

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_1w2s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w1s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s_em.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w2s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s_em.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_2w3s.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/ndr/ndr_8w5s.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lef/tcbn05_bwph210l6p51cnod_base_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef ...
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_0D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_1D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_2D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_3D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_4D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_5D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_6D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_7D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_8D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_9D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_10D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_11D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_12D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_13D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_14D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_15D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_16D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_1D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_2D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_3D5' is already defined. The new definition is the same as the existing one so the new definition is ignored. Check all definitions in all LEF files to remove any duplicated definitions to avoid this warning message.
**WARN: (EMS-62):	Message <IMPLF-378> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lef/tcbn05_bwph210l6p51cnod_base_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lef/tcbn05_bwph210l6p51cnod_base_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lef/tcbn05_bwph210l6p51cnod_base_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lef/tcbn05_bwph210l6p51cnod_pm_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_pm_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lef/tcbn05_bwph210l6p51cnod_pm_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_svt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_lvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lef/tcbn05_bwph210l6p51cnod_lvl_ulvtll.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt_par.lef at line 248.

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lef/tcbn05_bwph210l6p51cnod_lvl_elvt.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lef/cdns_ddr1100_h.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lef/PLLTS5FFPLAFRACN.lef ...

Loading LEF file /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lef/PLLTS5FFPLJFRACR2.lef ...

Loading LEF file /projects/TC70_LPDDR6_N5P/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef ...
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**WARN: (EMS-62):	Message <IMPLF-388> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lef/cdns_ddr_custom_decap_unit_cells.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/LEF/ts1n05mblvta16384x39m16qwbzhodcp.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tphn05_12gpio_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12lup_120a/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12lup_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/tpmn05_12esd_120b/lef/mt/15m/15M_1X_H_1XB_V_1XE_H_1YA_V_1YB_H_5Y_VHVHV_2YY2Z/lef/tpmn05_12esd_15lm.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lef/cdns_ddr_noisegen_v.antenna.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lef/cdns_lpddr6_testio.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5v/TSMC/tpbn05v_cu_round_bump_100a/lef/fc/fc_bot/APRDL/lef/tpbn05v_cu_round_bump.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/TSMC/N5_DTCD_library_kit_v1d3.1/lef/N5_DTCD_M11/N5_DTCD_v1d2.lef ...

Loading LEF file /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_custom_mimcap_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_130P_UBM80_DR_r100.20251208/lef/cdns_ddr1100_custom_mimcap_h.lef ...
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD150PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD150PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD130PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD130PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'BUMP' in macro 'PAD110PITCH_SIGNAL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'BUMP' in macro 'PAD110PITCH_SIGNAL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DA[6]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP2_EN' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_EVEN[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_EVEN[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DFE_TAP1C_ODD[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_EN' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[4]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[3]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_EVEN[0]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[4]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[3]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[2]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OFFSETCAL_CODE_ODD[1]' in macro 'cdns_lpddr6_testio' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-62):	Message <IMPLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPLF-201):	Pin 'RX1_C_ODD' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'RX1_C_EVEN' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD1' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD0' in macro 'cdns_lpddr6_testio' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD0' in macro 'cdns_ddr_noisegen_v' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD1' in macro 'cdns_ddr_noisegen_v' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_R200_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_R0_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_3V3_R200_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'ESD_2NDDIODE_3V3_R0_M6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRWDWUWSWEWCDGH_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRWDWUWSWEWCDGH_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUWSWEWCDGS_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUWSWEWCDGS_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUW08SCDG_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PDDWUW08SCDG_H' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'AIO200' in macro 'PDB2ANA_V' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-62):	Message <IMPLF-201> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
##  Process: 5             (User Set)               
##     Node: N5            (AutoDetect)         
Loading view definition file from /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/scr/tv_chip_EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold_viewdefinition.tcl
Starting library reading in 'Multi-threaded flow' (with '16' threads)
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_svt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_ulvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 1142 cells in library tcbn05_bwph210l6p51cnod_base_ulvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'GND3D1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.114140'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.068981' and the first time point ignored is '1.114140'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 8464519)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'IND2OPTPAD2BWP210H6P51CNODELVT' has very long tail with time value reaching '1.582260'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.017936' and the first time point ignored is '1.582260'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 9221488)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'SDFNQD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.313970'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.065694' and the first time point ignored is '1.313970'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 16610515)
Message <TECHLIB-1398> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0386710976' to '0.0387356992' for 'output_voltage' '0.577500' for dc_current table defined in pin 'CP' and cell 'CKLNQTWCD4BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.103938. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4258413)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0324926016' to '0.0326324' for 'output_voltage' '0.618750' for dc_current table defined in pin 'CP' and cell 'CKLNQTWCD4BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.103938. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4258413)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0261604992' to '0.0262580992' for 'output_voltage' '0.660000' for dc_current table defined in pin 'CP' and cell 'CKLNQTWCD4BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.103938. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4258413)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0196793008' to '0.0196898' for 'output_voltage' '0.701250' for dc_current table defined in pin 'CP' and cell 'CKLNQTWCD4BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.103938. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4258413)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0386432992' to '0.0387308992' for 'output_voltage' '0.577500' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104628. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4248345)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0324739008' to '0.0326334016' for 'output_voltage' '0.618750' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104628. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4248345)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0261499008' to '0.0262616' for 'output_voltage' '0.660000' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104628. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4248345)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.019675' to '0.0196931008' for 'output_voltage' '0.701250' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104628. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4248345)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0446120992' to '0.0446717984' for 'output_voltage' '0.536250' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD18BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.102239. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4238277)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0386569024' to '0.0388776' for 'output_voltage' '0.577500' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD18BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.102239. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4238277)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0325087008' to '0.0327943008' for 'output_voltage' '0.618750' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD18BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.102239. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4238277)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0261816992' to '0.02644' for 'output_voltage' '0.660000' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD18BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.102239. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4238277)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0197292' to '0.0198263984' for 'output_voltage' '0.701250' for dc_current table defined in pin 'CP' and cell 'CKLNQTWBD18BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.102239. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4238277)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0386102976' to '0.0387016' for 'output_voltage' '0.577500' for dc_current table defined in pin 'CP' and cell 'CKLNQD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104701. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4108991)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0324464992' to '0.0326091008' for 'output_voltage' '0.618750' for dc_current table defined in pin 'CP' and cell 'CKLNQD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104701. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4108991)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.026128' to '0.0262425008' for 'output_voltage' '0.660000' for dc_current table defined in pin 'CP' and cell 'CKLNQD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104701. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4108991)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0196580992' to '0.0196777008' for 'output_voltage' '0.701250' for dc_current table defined in pin 'CP' and cell 'CKLNQD8BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104701. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4108991)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0386500992' to '0.0387374016' for 'output_voltage' '0.577500' for dc_current table defined in pin 'CP' and cell 'CKLNQD6BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104642. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4098787)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0324796' to '0.0326388' for 'output_voltage' '0.618750' for dc_current table defined in pin 'CP' and cell 'CKLNQD6BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104642. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4098787)
**WARN: (TECHLIB-1435):	The dc_current values are not monotonically decreasing in the range '0.0261544' to '0.0262659008' for 'output_voltage' '0.660000' for dc_current table defined in pin 'CP' and cell 'CKLNQD6BWP210H6P51CNODELVT'. The absolute threshold used is  0.000010 calculated from max_current 0.104642. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_elvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 4098787)
Message <TECHLIB-1435> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1098 cells in library tcbn05_bwph210l6p51cnod_base_elvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_ulvtll_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_ulvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 1142 cells in library tcbn05_bwph210l6p51cnod_base_ulvtllffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvtll_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_lvtllffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_base_lvt_120b/lvf/ccs/tcbn05_bwph210l6p51cnod_base_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 1147 cells in library tcbn05_bwph210l6p51cnod_base_lvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_ulvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_ulvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'PTINVHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.526800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.007180' and the first time point ignored is '1.526800'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 89495)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.455230'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.178509' and the first time point ignored is '1.455230'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 339810)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508570'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508570'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1094270)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508500'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508500'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1095149)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508570'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508570'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1096028)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508570'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508570'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1096907)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508570'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508570'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1101302)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508500'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508500'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1102181)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508520'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508520'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1103060)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.508530'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.116766' and the first time point ignored is '1.508530'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1103939)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343930'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.040325' and the first time point ignored is '1.343930'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1136852)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343950'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.041970' and the first time point ignored is '1.343950'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1136924)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343930'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.042749' and the first time point ignored is '1.343930'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1136996)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343930'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.052210' and the first time point ignored is '1.343930'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1137068)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343940'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.066482' and the first time point ignored is '1.343940'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1137140)
**WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'RSDFSRPQHDCWD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.343940'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.083655' and the first time point ignored is '1.343940'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 1137212)
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_elvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_ulvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_ulvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
Read 33 cells in library tcbn05_bwph210l6p51cnod_pm_ulvtllffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_lvtllffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 410)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 411)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3029)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_pm_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_hm_lvf_p_ccs.lib.gz, Line 3030)
Read 35 cells in library tcbn05_bwph210l6p51cnod_pm_lvtffgnp_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_svt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_svtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_svtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_ulvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_ulvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_elvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
**WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'LVLLHBUFFSRCCWBALD1BWP210H6P51CNODELVT' has very long tail with time value reaching '1.468790'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.055197' and the first time point ignored is '1.468790'. (File /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_elvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_elvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz, Line 46411)
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_elvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_ulvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_ulvtllffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_ulvtllffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvtll_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_lvtllffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_lvtllffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tcbn05_bwph210l6p51cnod_lvl_lvt_120c/lvf/ccs/tcbn05_bwph210l6p51cnod_lvl_lvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_lvf_p_ccs.lib.gz.
Read 24 cells in library tcbn05_bwph210l6p51cnod_lvl_lvtffgnp_0p825v_0p825v_125c_cbest_CCbest_T_ccs.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.lib, Line 7749)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_dataslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_cmnslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr1100_custom_caslice_h'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr1100_h_t5g_x48_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_130P_UBM80_DC_r100_v1p11.20251208/lib/cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.lib)
Read 3 cells in library cdns_ddr1100_h_lpddr6_ff_0p825v_0p570v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib.
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'async_clockinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 182)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'async_clockinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 183)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'async_offsetclockinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 223)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'async_offsetclockinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 224)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'CLKSSCGinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 264)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'CLKSSCGinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 265)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'FOUTVCOinternalclk'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 305)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'FOUTVCOinternalclk'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib, Line 306)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PLLTS5FFPLAFRACN'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/PLLTS5FFPLAFRACN_2023_02_01_v1p3p0p2p6_BE/lib/PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.lib)
Read 1 cells in library PLLTS5FFPLAFRACN_FFGNP_0P825V_125C_Cbest_CCbest_T.
Reading   timing library /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lib/PLLTS5FFPLJFRACR2_FFGNP_0P825V_125C_Cbest_CCbest_T.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PLLTS5FFPLJFRACR2'. The cell will only be used for analysis. (File /proj/vorm/pll_sc/ts5ffp/PLLTS5FFPLJFRACR2_2022_10_18_v1p1p0p1p1_BE/PLLTS5FFPLJFRACR2/lib/PLLTS5FFPLJFRACR2_FFGNP_0P825V_125C_Cbest_CCbest_T.lib)
Read 1 cells in library PLLTS5FFPLJFRACR2_FFGNP_0P825V_125C_Cbest_CCbest_T.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_t5g_15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy_r300.20250905/lib/spectre_v1d2_2p5/lib_dfly/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ffgnp_cbest_CCbest_0p825v_125c.lib.
Read 3 cells in library cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ffgnp_cbest_CCbest_0p825v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib, Line 58)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_io_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_gated_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_4x4'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_2x2'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_custom_decap_core_1x1'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_decap_unit_cells_t5g_1X1Xb1Xe1Ya1Yb5Y_r100_v1p0.20251030/lib/cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.lib)
Read 9 cells in library cdns_ddr_custom_decap_unit_cells_lpddr6_ff_0p825v_0p57v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/ts1n05mblvta16384x39m16qwbzhodcp_110c/CCS/ts1n05mblvta16384x39m16qwbzhodcp_ffgnp_0p825v_0p825v_125c_cbest_ccbest.lib.
Read 1 cells in library ts1n05mblvta16384x39m16qwbzhodcp_ffgnp_0p825v_0p825v_125c_cbest_ccbest.
Reading   timing library /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpioffgnp0p825v1p32v125c.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3AM_V'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpioffgnp0p825v1p32v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3AM_H'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpioffgnp0p825v1p32v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3ACM_V'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpioffgnp0p825v1p32v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDS3ACM_H'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/TSMC/tphn05_12gpio_120b/nldm/tphn05_12gpioffgnp0p825v1p32v125c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 50 cells in library tphn05_12gpioffgnp0p825v1p32v125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ff_0p825v_0p57v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ff_0p825v_0p57v_125c.lib, Line 84)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_ddr_noisegen_v'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ff_0p825v_0p57v_125c.lib)
Read 1 cells in library cdns_ddr_noisegen_v_lpddr5x_ff_0p825v_0p57v_125c.
Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ff_0p825v_0p570v_125c.lib.
**WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ff_0p825v_0p570v_125c.lib, Line 219)
**WARN: (TECHLIB-302):	No function defined for cell 'cdns_lpddr6_testio'. The cell will only be used for analysis. (File /process/tsmcN5/data/stdcell/n5/CDNS/cdns_lpddr6_testio_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT_r100_v1p2.20251208/lib/cdns_testio_lpddr6_ff_0p825v_0p570v_125c.lib)
Read 1 cells in library cdns_testio_lpddr6_ff_0p825v_0p570v_125c.
Library reading multithread flow ended.
**WARN: (TECHLIB-605):	Operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T' not found in operating condition library 'tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs'. Ignoring operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T'.
**WARN: (TECHLIB-605):	Operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T' not found in operating condition library 'tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs'. Ignoring operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T'.
*** End library_loading (cpu=4.24min, real=0.33min, mem=2252.0M, fe_cpu=4.58min, fe_real=0.85min, fe_mem=4019.3M) ***
#% Begin Load netlist data ... (date=12/11 22:57:57, mem=2675.4M)
*** Begin netlist parsing (mem=4019.3M) ***
Starting 6 threads...
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/netlist/cadence_mc_ew_controller.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/netlist/cdns_lp6_x48_ew_phy_ds_top.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/netlist/cdns_lp6_x48_ew_phy_as_top.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/netlist/cdns_lp6_x48_ew_phy_top.v.gz'
Reading verilog netlist 'dbs/tv_chip.innovusOUTwD0.enc.dat/tv_chip.v.gz'
Reading verilog netlist '/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/netlist/databahn_data_pat_gen.v.gz'

*** Memory Usage v#1 (Current mem = 6111.352M, initial mem = 820.160M) ***
*** End netlist parsing (cpu=0:00:19.0, real=0:00:10.0, mem=6111.4M) ***
#% End Load netlist data ... (date=12/11 22:58:08, total cpu=0:00:19.3, real=0:00:11.0, peak res=4211.5M, current mem=4204.6M)
Set top cell to tv_chip.
Building hierarchical netlist for Cell tv_chip ...
***** UseNewTieNetMode *****.
*** Netlist is NOT unique.
Set DBUPerIGU to techSite core width 102.
** info: there are 27947 modules.
** info: there are 5393580 stdCell insts.
** info: there are 5393562 stdCell insts with at least one signal pin.
** info: there are 1 Pad insts.
** info: there are 120 macros.
** info: there are 245060 multi-height stdCell insts (125 stdCells)

*** Memory Usage v#1 (Current mem = 9077.508M, initial mem = 820.160M) ***
** INFO: FINFET definition is detected in tech LEF. The pitch is 0.028 , offset is 0 and direction is Horizontal Enable FinFet support.
block snap rule changed from un_init to FinFet/un_init
IO pad snap rule changed from un_init to FinFet/FinFet/un_init
constraint snap rule changed from un_init to FinFet/FinFet/FinFet/un_init
DIE snap rule changed from un_init to FinFet/FinFet/FinFet/FinFet/un_init
Initializing I/O assignment ...
**WARN: (IMPFP-3961):	The techSite 'pad_double' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_v' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_h' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreW51H210' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLJFRACR2' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLAFRACN' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.

Honor LEF defined pitches for advanced node
Start create_tracks
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started for TopCell tv_chip 
Summary of Active RC-Corners : 
 
 Analysis View: ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold
    RC-Corner Name        : rcbest_CCbest_m40c
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner Technology file: '/process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/fs_v1d2p4a/rcbest/Tech/rcbest_CCbest/qrcTechFile'
Initializing multi-corner resistance tables ...
**WARN: (TECHLIB-605):	Operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T' not found in operating condition library 'tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs'. Ignoring operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T'.
**WARN: (TECHLIB-605):	Operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T' not found in operating condition library 'tcbn05_bwph210l6p51cnod_base_svtffgnp_0p825v_125c_cbest_CCbest_T_ccs'. Ignoring operating condition 'ffgnp_0p825v_m40c_cbest_CCbest_T'.
**WARN: (IMPMSMV-1809):	Internal pg_pin VREF at 0.714v of cell cdns_ddr_noisegen_v does not have external pg_pin with matching voltage in library /process/tsmcN5/data/stdcell/n5gp/CDNS/cdns_ddr_noisegen_v_t5g_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_r200_v1p1.20251125/lib/cdns_ddr_noisegen_v_lpddr5x_ff_0p825v_0p57v_125c.lib.  Cannot determine the voltage source of this internal power pin.  The signal pin related to it might have incorrect voltage.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Voltus_Power_Integrity_MP license(s) for 8 CPU(s)
[22:58:23.356257] Periodic Lic check successful
[22:58:23.356275] Feature usage summary:
[22:58:23.356280] Voltus_Power_Integrity_XL
[22:58:23.356281] Voltus_Power_Integrity_MP

Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Reading timing constraints file '/dev/null' ...
Current (total cpu=0:05:28, real=0:01:17, peak res=8107.6M, current mem=8107.6M)
Total number of combinational cells: 5008
Total number of sequential cells: 1440
Total number of tristate cells: 42
Total number of level shifter cells: 144
Total number of power gating cells: 0
Total number of isolation cells: 84
Total number of power switch cells: 6
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 447
List of usable buffers: BUFFD10BWP210H6P51CNODLVT BUFFD12BWP210H6P51CNODLVT BUFFD14BWP210H6P51CNODLVT BUFFD16BWP210H6P51CNODLVT BUFFD18BWP210H6P51CNODLVT BUFFD5BWP210H6P51CNODLVT BUFFD6BWP210H6P51CNODLVT BUFFD8BWP210H6P51CNODLVT BUFFD1BWP210H6P51CNODLVT BUFFD2BWP210H6P51CNODLVT BUFFD3BWP210H6P51CNODLVT BUFFD4BWP210H6P51CNODLVT BUFFSKFD10BWP210H6P51CNODLVT BUFFSKFD12BWP210H6P51CNODLVT BUFFSKFD14BWP210H6P51CNODLVT BUFFSKFD16BWP210H6P51CNODLVT BUFFSKFD18BWP210H6P51CNODLVT BUFFSKFD5BWP210H6P51CNODLVT BUFFSKFD6BWP210H6P51CNODLVT BUFFSKFD8BWP210H6P51CNODLVT BUFFSKFD2BWP210H6P51CNODLVT BUFFSKFD3BWP210H6P51CNODLVT BUFFSKFD4BWP210H6P51CNODLVT BUFFSKRD10BWP210H6P51CNODLVT BUFFSKRD12BWP210H6P51CNODLVT BUFFSKRD14BWP210H6P51CNODLVT BUFFSKRD16BWP210H6P51CNODLVT BUFFSKRD18BWP210H6P51CNODLVT BUFFSKRD5BWP210H6P51CNODLVT BUFFSKRD6BWP210H6P51CNODLVT BUFFSKRD8BWP210H6P51CNODLVT CKBD1BWP210H6P51CNODLVT BUFFSKRD2BWP210H6P51CNODLVT BUFFSKRD3BWP210H6P51CNODLVT BUFFSKRD4BWP210H6P51CNODLVT CKBD10BWP210H6P51CNODLVT CKBD12BWP210H6P51CNODLVT CKBD14BWP210H6P51CNODLVT CKBD16BWP210H6P51CNODLVT CKBD18BWP210H6P51CNODLVT CKBD2BWP210H6P51CNODLVT CKBD3BWP210H6P51CNODLVT CKBD4BWP210H6P51CNODLVT CKBD5BWP210H6P51CNODLVT CKBD6BWP210H6P51CNODLVT CKBD8BWP210H6P51CNODLVT DCCKBD10BWP210H6P51CNODLVT DCCKBD12BWP210H6P51CNODLVT DCCKBD14BWP210H6P51CNODLVT DCCKBD16BWP210H6P51CNODLVT DCCKBD18BWP210H6P51CNODLVT DCCKBD4BWP210H6P51CNODLVT DCCKBD5BWP210H6P51CNODLVT DCCKBD6BWP210H6P51CNODLVT DCCKBD8BWP210H6P51CNODLVT DELAD1BWP210H6P51CNODLVT BUFFD10BWP210H6P51CNODLVTLL BUFFD12BWP210H6P51CNODLVTLL BUFFD14BWP210H6P51CNODLVTLL BUFFD16BWP210H6P51CNODLVTLL BUFFD18BWP210H6P51CNODLVTLL BUFFD5BWP210H6P51CNODLVTLL BUFFD6BWP210H6P51CNODLVTLL BUFFD8BWP210H6P51CNODLVTLL BUFFD1BWP210H6P51CNODLVTLL BUFFD2BWP210H6P51CNODLVTLL BUFFD3BWP210H6P51CNODLVTLL BUFFD4BWP210H6P51CNODLVTLL BUFFSKFD10BWP210H6P51CNODLVTLL BUFFSKFD12BWP210H6P51CNODLVTLL BUFFSKFD14BWP210H6P51CNODLVTLL BUFFSKFD16BWP210H6P51CNODLVTLL BUFFSKFD18BWP210H6P51CNODLVTLL BUFFSKFD5BWP210H6P51CNODLVTLL BUFFSKFD6BWP210H6P51CNODLVTLL BUFFSKFD8BWP210H6P51CNODLVTLL BUFFSKFD2BWP210H6P51CNODLVTLL BUFFSKFD3BWP210H6P51CNODLVTLL BUFFSKFD4BWP210H6P51CNODLVTLL BUFFSKRD10BWP210H6P51CNODLVTLL BUFFSKRD12BWP210H6P51CNODLVTLL BUFFSKRD14BWP210H6P51CNODLVTLL BUFFSKRD16BWP210H6P51CNODLVTLL BUFFSKRD18BWP210H6P51CNODLVTLL BUFFSKRD5BWP210H6P51CNODLVTLL BUFFSKRD6BWP210H6P51CNODLVTLL BUFFSKRD8BWP210H6P51CNODLVTLL CKBD1BWP210H6P51CNODLVTLL BUFFSKRD2BWP210H6P51CNODLVTLL BUFFSKRD3BWP210H6P51CNODLVTLL BUFFSKRD4BWP210H6P51CNODLVTLL CKBD10BWP210H6P51CNODLVTLL CKBD12BWP210H6P51CNODLVTLL CKBD14BWP210H6P51CNODLVTLL CKBD16BWP210H6P51CNODLVTLL CKBD18BWP210H6P51CNODLVTLL CKBD2BWP210H6P51CNODLVTLL CKBD3BWP210H6P51CNODLVTLL CKBD4BWP210H6P51CNODLVTLL CKBD5BWP210H6P51CNODLVTLL CKBD6BWP210H6P51CNODLVTLL CKBD8BWP210H6P51CNODLVTLL DCCKBD10BWP210H6P51CNODLVTLL DCCKBD12BWP210H6P51CNODLVTLL DCCKBD14BWP210H6P51CNODLVTLL DCCKBD16BWP210H6P51CNODLVTLL DCCKBD18BWP210H6P51CNODLVTLL DCCKBD4BWP210H6P51CNODLVTLL DCCKBD5BWP210H6P51CNODLVTLL DCCKBD6BWP210H6P51CNODLVTLL DCCKBD8BWP210H6P51CNODLVTLL BUFFD10BWP210H6P51CNODULVTLL BUFFD12BWP210H6P51CNODULVTLL BUFFD14BWP210H6P51CNODULVTLL BUFFD16BWP210H6P51CNODULVTLL BUFFD18BWP210H6P51CNODULVTLL BUFFD5BWP210H6P51CNODULVTLL BUFFD6BWP210H6P51CNODULVTLL BUFFD8BWP210H6P51CNODULVTLL BUFFD1BWP210H6P51CNODULVTLL BUFFD2BWP210H6P51CNODULVTLL BUFFD3BWP210H6P51CNODULVTLL BUFFD4BWP210H6P51CNODULVTLL BUFFSKFD10BWP210H6P51CNODULVTLL BUFFSKFD12BWP210H6P51CNODULVTLL BUFFSKFD14BWP210H6P51CNODULVTLL BUFFSKFD16BWP210H6P51CNODULVTLL BUFFSKFD18BWP210H6P51CNODULVTLL BUFFSKFD5BWP210H6P51CNODULVTLL BUFFSKFD6BWP210H6P51CNODULVTLL BUFFSKFD8BWP210H6P51CNODULVTLL BUFFSKFD2BWP210H6P51CNODULVTLL BUFFSKFD3BWP210H6P51CNODULVTLL BUFFSKFD4BWP210H6P51CNODULVTLL BUFFSKRD10BWP210H6P51CNODULVTLL BUFFSKRD12BWP210H6P51CNODULVTLL BUFFSKRD14BWP210H6P51CNODULVTLL BUFFSKRD16BWP210H6P51CNODULVTLL BUFFSKRD18BWP210H6P51CNODULVTLL BUFFSKRD5BWP210H6P51CNODULVTLL BUFFSKRD6BWP210H6P51CNODULVTLL BUFFSKRD8BWP210H6P51CNODULVTLL CKBD1BWP210H6P51CNODULVTLL BUFFSKRD2BWP210H6P51CNODULVTLL BUFFSKRD3BWP210H6P51CNODULVTLL BUFFSKRD4BWP210H6P51CNODULVTLL CKBD10BWP210H6P51CNODULVTLL CKBD12BWP210H6P51CNODULVTLL CKBD14BWP210H6P51CNODULVTLL CKBD16BWP210H6P51CNODULVTLL CKBD18BWP210H6P51CNODULVTLL CKBD2BWP210H6P51CNODULVTLL CKBD3BWP210H6P51CNODULVTLL CKBD4BWP210H6P51CNODULVTLL CKBD5BWP210H6P51CNODULVTLL CKBD6BWP210H6P51CNODULVTLL CKBD8BWP210H6P51CNODULVTLL DCCKBD10BWP210H6P51CNODULVTLL DCCKBD12BWP210H6P51CNODULVTLL DCCKBD14BWP210H6P51CNODULVTLL DCCKBD16BWP210H6P51CNODULVTLL DCCKBD18BWP210H6P51CNODULVTLL DCCKBD4BWP210H6P51CNODULVTLL DCCKBD5BWP210H6P51CNODULVTLL DCCKBD6BWP210H6P51CNODULVTLL DCCKBD8BWP210H6P51CNODULVTLL DELAD1BWP210H6P51CNODULVTLL BUFFD10BWP210H6P51CNODELVT BUFFD12BWP210H6P51CNODELVT BUFFD14BWP210H6P51CNODELVT BUFFD16BWP210H6P51CNODELVT BUFFD18BWP210H6P51CNODELVT BUFFD5BWP210H6P51CNODELVT BUFFD6BWP210H6P51CNODELVT BUFFD8BWP210H6P51CNODELVT BUFFD1BWP210H6P51CNODELVT BUFFD2BWP210H6P51CNODELVT BUFFD3BWP210H6P51CNODELVT BUFFD4BWP210H6P51CNODELVT BUFFSKFD10BWP210H6P51CNODELVT BUFFSKFD12BWP210H6P51CNODELVT BUFFSKFD14BWP210H6P51CNODELVT BUFFSKFD16BWP210H6P51CNODELVT BUFFSKFD18BWP210H6P51CNODELVT BUFFSKFD5BWP210H6P51CNODELVT BUFFSKFD6BWP210H6P51CNODELVT BUFFSKFD8BWP210H6P51CNODELVT BUFFSKFD2BWP210H6P51CNODELVT BUFFSKFD3BWP210H6P51CNODELVT BUFFSKFD4BWP210H6P51CNODELVT BUFFSKRD10BWP210H6P51CNODELVT BUFFSKRD12BWP210H6P51CNODELVT BUFFSKRD14BWP210H6P51CNODELVT BUFFSKRD16BWP210H6P51CNODELVT BUFFSKRD18BWP210H6P51CNODELVT BUFFSKRD5BWP210H6P51CNODELVT BUFFSKRD6BWP210H6P51CNODELVT BUFFSKRD8BWP210H6P51CNODELVT CKBD1BWP210H6P51CNODELVT BUFFSKRD2BWP210H6P51CNODELVT BUFFSKRD3BWP210H6P51CNODELVT BUFFSKRD4BWP210H6P51CNODELVT CKBD10BWP210H6P51CNODELVT CKBD12BWP210H6P51CNODELVT CKBD14BWP210H6P51CNODELVT CKBD16BWP210H6P51CNODELVT CKBD18BWP210H6P51CNODELVT CKBD2BWP210H6P51CNODELVT CKBD3BWP210H6P51CNODELVT CKBD4BWP210H6P51CNODELVT CKBD5BWP210H6P51CNODELVT CKBD6BWP210H6P51CNODELVT CKBD8BWP210H6P51CNODELVT DCCKBD10BWP210H6P51CNODELVT DCCKBD12BWP210H6P51CNODELVT DCCKBD14BWP210H6P51CNODELVT DCCKBD16BWP210H6P51CNODELVT DCCKBD18BWP210H6P51CNODELVT DCCKBD4BWP210H6P51CNODELVT DCCKBD5BWP210H6P51CNODELVT DCCKBD6BWP210H6P51CNODELVT DCCKBD8BWP210H6P51CNODELVT DELAD1BWP210H6P51CNODELVT BUFFD10BWP210H6P51CNODULVT BUFFD12BWP210H6P51CNODULVT BUFFD14BWP210H6P51CNODULVT BUFFD16BWP210H6P51CNODULVT BUFFD18BWP210H6P51CNODULVT BUFFD5BWP210H6P51CNODULVT BUFFD6BWP210H6P51CNODULVT BUFFD8BWP210H6P51CNODULVT BUFFD1BWP210H6P51CNODULVT BUFFD2BWP210H6P51CNODULVT BUFFD3BWP210H6P51CNODULVT BUFFD4BWP210H6P51CNODULVT BUFFSKFD10BWP210H6P51CNODULVT BUFFSKFD12BWP210H6P51CNODULVT BUFFSKFD14BWP210H6P51CNODULVT BUFFSKFD16BWP210H6P51CNODULVT BUFFSKFD18BWP210H6P51CNODULVT BUFFSKFD5BWP210H6P51CNODULVT BUFFSKFD6BWP210H6P51CNODULVT BUFFSKFD8BWP210H6P51CNODULVT BUFFSKFD2BWP210H6P51CNODULVT BUFFSKFD3BWP210H6P51CNODULVT BUFFSKFD4BWP210H6P51CNODULVT BUFFSKRD10BWP210H6P51CNODULVT BUFFSKRD12BWP210H6P51CNODULVT BUFFSKRD14BWP210H6P51CNODULVT BUFFSKRD16BWP210H6P51CNODULVT BUFFSKRD18BWP210H6P51CNODULVT BUFFSKRD5BWP210H6P51CNODULVT BUFFSKRD6BWP210H6P51CNODULVT BUFFSKRD8BWP210H6P51CNODULVT CKBD1BWP210H6P51CNODULVT BUFFSKRD2BWP210H6P51CNODULVT BUFFSKRD3BWP210H6P51CNODULVT BUFFSKRD4BWP210H6P51CNODULVT CKBD10BWP210H6P51CNODULVT CKBD12BWP210H6P51CNODULVT CKBD14BWP210H6P51CNODULVT CKBD16BWP210H6P51CNODULVT CKBD18BWP210H6P51CNODULVT CKBD2BWP210H6P51CNODULVT CKBD3BWP210H6P51CNODULVT CKBD4BWP210H6P51CNODULVT CKBD5BWP210H6P51CNODULVT CKBD6BWP210H6P51CNODULVT CKBD8BWP210H6P51CNODULVT DCCKBD10BWP210H6P51CNODULVT DCCKBD12BWP210H6P51CNODULVT DCCKBD14BWP210H6P51CNODULVT DCCKBD16BWP210H6P51CNODULVT DCCKBD18BWP210H6P51CNODULVT DCCKBD4BWP210H6P51CNODULVT DCCKBD5BWP210H6P51CNODULVT DCCKBD6BWP210H6P51CNODULVT DCCKBD8BWP210H6P51CNODULVT DELAD1BWP210H6P51CNODULVT BUFFD10BWP210H6P51CNODSVT BUFFD12BWP210H6P51CNODSVT BUFFD14BWP210H6P51CNODSVT BUFFD16BWP210H6P51CNODSVT BUFFD18BWP210H6P51CNODSVT BUFFD5BWP210H6P51CNODSVT BUFFD6BWP210H6P51CNODSVT BUFFD8BWP210H6P51CNODSVT BUFFD1BWP210H6P51CNODSVT BUFFD2BWP210H6P51CNODSVT BUFFD3BWP210H6P51CNODSVT BUFFD4BWP210H6P51CNODSVT BUFFSKFD10BWP210H6P51CNODSVT BUFFSKFD12BWP210H6P51CNODSVT BUFFSKFD14BWP210H6P51CNODSVT BUFFSKFD16BWP210H6P51CNODSVT BUFFSKFD18BWP210H6P51CNODSVT BUFFSKFD5BWP210H6P51CNODSVT BUFFSKFD6BWP210H6P51CNODSVT BUFFSKFD8BWP210H6P51CNODSVT BUFFSKFD2BWP210H6P51CNODSVT BUFFSKFD3BWP210H6P51CNODSVT BUFFSKFD4BWP210H6P51CNODSVT BUFFSKRD10BWP210H6P51CNODSVT BUFFSKRD12BWP210H6P51CNODSVT BUFFSKRD14BWP210H6P51CNODSVT BUFFSKRD16BWP210H6P51CNODSVT BUFFSKRD18BWP210H6P51CNODSVT BUFFSKRD5BWP210H6P51CNODSVT BUFFSKRD6BWP210H6P51CNODSVT BUFFSKRD8BWP210H6P51CNODSVT CKBD1BWP210H6P51CNODSVT BUFFSKRD2BWP210H6P51CNODSVT BUFFSKRD3BWP210H6P51CNODSVT BUFFSKRD4BWP210H6P51CNODSVT CKBD10BWP210H6P51CNODSVT CKBD12BWP210H6P51CNODSVT CKBD14BWP210H6P51CNODSVT CKBD16BWP210H6P51CNODSVT CKBD18BWP210H6P51CNODSVT CKBD2BWP210H6P51CNODSVT CKBD3BWP210H6P51CNODSVT CKBD4BWP210H6P51CNODSVT CKBD5BWP210H6P51CNODSVT CKBD6BWP210H6P51CNODSVT CKBD8BWP210H6P51CNODSVT DCCKBD10BWP210H6P51CNODSVT DCCKBD12BWP210H6P51CNODSVT DCCKBD14BWP210H6P51CNODSVT DCCKBD16BWP210H6P51CNODSVT DCCKBD18BWP210H6P51CNODSVT DCCKBD4BWP210H6P51CNODSVT DCCKBD5BWP210H6P51CNODSVT DCCKBD6BWP210H6P51CNODSVT DCCKBD8BWP210H6P51CNODSVT
Total number of usable buffers: 334
List of unusable buffers: BUFFD20BWP210H6P51CNODLVT BUFFD24BWP210H6P51CNODLVT BUFFD28BWP210H6P51CNODLVT BUFFD32BWP210H6P51CNODLVT BUFFD36BWP210H6P51CNODLVT BUFFSKFD20BWP210H6P51CNODLVT BUFFSKFD24BWP210H6P51CNODLVT BUFFSKFD28BWP210H6P51CNODLVT BUFFSKFD32BWP210H6P51CNODLVT BUFFSKFD36BWP210H6P51CNODLVT BUFFSKFOPTD32BWP210H6P51CNODLVT BUFFSKRD20BWP210H6P51CNODLVT BUFFSKRD24BWP210H6P51CNODLVT BUFFSKRD28BWP210H6P51CNODLVT BUFFSKRD32BWP210H6P51CNODLVT BUFFSKRD36BWP210H6P51CNODLVT CKBD20BWP210H6P51CNODLVT CKBD24BWP210H6P51CNODLVT DCCKBD20BWP210H6P51CNODLVT DCCKBD24BWP210H6P51CNODLVT GBUFFD16BWP210H6P51CNODLVT GBUFFD1BWP210H6P51CNODLVT GBUFFD3BWP210H6P51CNODLVT GBUFFD2BWP210H6P51CNODLVT GBUFFD4BWP210H6P51CNODLVT GBUFFD8BWP210H6P51CNODLVT GBUFFFIRD16BWP210H6P51CNODLVT GBUFFFIRD8BWP210H6P51CNODLVT BUFFD20BWP210H6P51CNODLVTLL BUFFD24BWP210H6P51CNODLVTLL BUFFD28BWP210H6P51CNODLVTLL BUFFD32BWP210H6P51CNODLVTLL BUFFD36BWP210H6P51CNODLVTLL BUFFSKFD20BWP210H6P51CNODLVTLL BUFFSKFD24BWP210H6P51CNODLVTLL BUFFSKFD28BWP210H6P51CNODLVTLL BUFFSKFD32BWP210H6P51CNODLVTLL BUFFSKFD36BWP210H6P51CNODLVTLL BUFFSKFOPTD32BWP210H6P51CNODLVTLL BUFFSKRD20BWP210H6P51CNODLVTLL BUFFSKRD24BWP210H6P51CNODLVTLL BUFFSKRD28BWP210H6P51CNODLVTLL BUFFSKRD32BWP210H6P51CNODLVTLL BUFFSKRD36BWP210H6P51CNODLVTLL CKBD20BWP210H6P51CNODLVTLL CKBD24BWP210H6P51CNODLVTLL DCCKBD20BWP210H6P51CNODLVTLL DCCKBD24BWP210H6P51CNODLVTLL GBUFFD16BWP210H6P51CNODLVTLL GBUFFD1BWP210H6P51CNODLVTLL GBUFFD3BWP210H6P51CNODLVTLL GBUFFD2BWP210H6P51CNODLVTLL GBUFFD4BWP210H6P51CNODLVTLL GBUFFD8BWP210H6P51CNODLVTLL GBUFFFIRD16BWP210H6P51CNODLVTLL GBUFFFIRD8BWP210H6P51CNODLVTLL BUFFD20BWP210H6P51CNODULVTLL BUFFD24BWP210H6P51CNODULVTLL BUFFD28BWP210H6P51CNODULVTLL BUFFD32BWP210H6P51CNODULVTLL BUFFD36BWP210H6P51CNODULVTLL BUFFSKFD20BWP210H6P51CNODULVTLL BUFFSKFD24BWP210H6P51CNODULVTLL BUFFSKFD28BWP210H6P51CNODULVTLL BUFFSKFD32BWP210H6P51CNODULVTLL BUFFSKFD36BWP210H6P51CNODULVTLL BUFFSKFOPTD32BWP210H6P51CNODULVTLL BUFFSKRD20BWP210H6P51CNODULVTLL BUFFSKRD24BWP210H6P51CNODULVTLL BUFFSKRD28BWP210H6P51CNODULVTLL BUFFSKRD32BWP210H6P51CNODULVTLL BUFFSKRD36BWP210H6P51CNODULVTLL CKBD20BWP210H6P51CNODULVTLL CKBD24BWP210H6P51CNODULVTLL DCCKBD20BWP210H6P51CNODULVTLL DCCKBD24BWP210H6P51CNODULVTLL GBUFFD16BWP210H6P51CNODULVTLL GBUFFD1BWP210H6P51CNODULVTLL GBUFFD3BWP210H6P51CNODULVTLL GBUFFD2BWP210H6P51CNODULVTLL GBUFFD4BWP210H6P51CNODULVTLL GBUFFD8BWP210H6P51CNODULVTLL GBUFFFIRD16BWP210H6P51CNODULVTLL GBUFFFIRD8BWP210H6P51CNODULVTLL BUFFD20BWP210H6P51CNODELVT BUFFD24BWP210H6P51CNODELVT BUFFD28BWP210H6P51CNODELVT BUFFD32BWP210H6P51CNODELVT BUFFD36BWP210H6P51CNODELVT BUFFSKFD20BWP210H6P51CNODELVT BUFFSKFD24BWP210H6P51CNODELVT BUFFSKFD28BWP210H6P51CNODELVT BUFFSKFD32BWP210H6P51CNODELVT BUFFSKFD36BWP210H6P51CNODELVT BUFFSKFOPTD32BWP210H6P51CNODELVT BUFFSKRD20BWP210H6P51CNODELVT BUFFSKRD24BWP210H6P51CNODELVT BUFFSKRD28BWP210H6P51CNODELVT BUFFSKRD32BWP210H6P51CNODELVT BUFFSKRD36BWP210H6P51CNODELVT CKBD20BWP210H6P51CNODELVT CKBD24BWP210H6P51CNODELVT DCCKBD20BWP210H6P51CNODELVT DCCKBD24BWP210H6P51CNODELVT GBUFFD16BWP210H6P51CNODELVT GBUFFD1BWP210H6P51CNODELVT GBUFFD3BWP210H6P51CNODELVT GBUFFD2BWP210H6P51CNODELVT GBUFFD4BWP210H6P51CNODELVT GBUFFD8BWP210H6P51CNODELVT GBUFFFIRD16BWP210H6P51CNODELVT GBUFFFIRD8BWP210H6P51CNODELVT BUFFD20BWP210H6P51CNODULVT BUFFD24BWP210H6P51CNODULVT BUFFD28BWP210H6P51CNODULVT BUFFD32BWP210H6P51CNODULVT BUFFD36BWP210H6P51CNODULVT BUFFSKFD20BWP210H6P51CNODULVT BUFFSKFD24BWP210H6P51CNODULVT BUFFSKFD28BWP210H6P51CNODULVT BUFFSKFD32BWP210H6P51CNODULVT BUFFSKFD36BWP210H6P51CNODULVT BUFFSKFOPTD32BWP210H6P51CNODULVT BUFFSKRD20BWP210H6P51CNODULVT BUFFSKRD24BWP210H6P51CNODULVT BUFFSKRD28BWP210H6P51CNODULVT BUFFSKRD32BWP210H6P51CNODULVT BUFFSKRD36BWP210H6P51CNODULVT CKBD20BWP210H6P51CNODULVT CKBD24BWP210H6P51CNODULVT DCCKBD20BWP210H6P51CNODULVT DCCKBD24BWP210H6P51CNODULVT GBUFFD16BWP210H6P51CNODULVT GBUFFD1BWP210H6P51CNODULVT GBUFFD3BWP210H6P51CNODULVT GBUFFD2BWP210H6P51CNODULVT GBUFFD4BWP210H6P51CNODULVT GBUFFD8BWP210H6P51CNODULVT GBUFFFIRD16BWP210H6P51CNODULVT GBUFFFIRD8BWP210H6P51CNODULVT BUFFD20BWP210H6P51CNODSVT BUFFD24BWP210H6P51CNODSVT BUFFD28BWP210H6P51CNODSVT BUFFD32BWP210H6P51CNODSVT BUFFD36BWP210H6P51CNODSVT BUFFSKFD20BWP210H6P51CNODSVT BUFFSKFD24BWP210H6P51CNODSVT BUFFSKFD28BWP210H6P51CNODSVT BUFFSKFD32BWP210H6P51CNODSVT BUFFSKFD36BWP210H6P51CNODSVT BUFFSKFOPTD32BWP210H6P51CNODSVT BUFFSKRD20BWP210H6P51CNODSVT BUFFSKRD24BWP210H6P51CNODSVT BUFFSKRD28BWP210H6P51CNODSVT BUFFSKRD32BWP210H6P51CNODSVT BUFFSKRD36BWP210H6P51CNODSVT CKBD20BWP210H6P51CNODSVT CKBD24BWP210H6P51CNODSVT DCCKBD20BWP210H6P51CNODSVT DCCKBD24BWP210H6P51CNODSVT GBUFFD16BWP210H6P51CNODSVT GBUFFD1BWP210H6P51CNODSVT GBUFFD3BWP210H6P51CNODSVT GBUFFD2BWP210H6P51CNODSVT GBUFFD8BWP210H6P51CNODSVT GBUFFFIRD16BWP210H6P51CNODSVT GBUFFFIRD8BWP210H6P51CNODSVT
Total number of unusable buffers: 167
List of usable inverters: CKND1BWP210H6P51CNODLVT CKND10BWP210H6P51CNODLVT CKND12BWP210H6P51CNODLVT CKND14BWP210H6P51CNODLVT CKND16BWP210H6P51CNODLVT CKND2BWP210H6P51CNODLVT CKND3BWP210H6P51CNODLVT CKND4BWP210H6P51CNODLVT CKND5BWP210H6P51CNODLVT CKND6BWP210H6P51CNODLVT CKND8BWP210H6P51CNODLVT CKNTWCD18BWP210H6P51CNODLVT DCCKND10BWP210H6P51CNODLVT DCCKND12BWP210H6P51CNODLVT DCCKND14BWP210H6P51CNODLVT DCCKND16BWP210H6P51CNODLVT DCCKND4BWP210H6P51CNODLVT DCCKND5BWP210H6P51CNODLVT DCCKND6BWP210H6P51CNODLVT DCCKND8BWP210H6P51CNODLVT DCCKNTWCD18BWP210H6P51CNODLVT INVD10BWP210H6P51CNODLVT INVD12BWP210H6P51CNODLVT INVD14BWP210H6P51CNODLVT INVD16BWP210H6P51CNODLVT INVD18BWP210H6P51CNODLVT INVD5BWP210H6P51CNODLVT INVD6BWP210H6P51CNODLVT INVD8BWP210H6P51CNODLVT INVD1BWP210H6P51CNODLVT INVPADD1BWP210H6P51CNODLVT INVD2BWP210H6P51CNODLVT INVD3BWP210H6P51CNODLVT INVD4BWP210H6P51CNODLVT INVSKFD10BWP210H6P51CNODLVT INVSKFD12BWP210H6P51CNODLVT INVSKFD14BWP210H6P51CNODLVT INVSKFD16BWP210H6P51CNODLVT INVSKFD18BWP210H6P51CNODLVT INVSKFD5BWP210H6P51CNODLVT INVSKFD6BWP210H6P51CNODLVT INVSKFD8BWP210H6P51CNODLVT INVSKFD2BWP210H6P51CNODLVT INVSKFD3BWP210H6P51CNODLVT INVSKFD4BWP210H6P51CNODLVT INVSKRD10BWP210H6P51CNODLVT INVSKRD12BWP210H6P51CNODLVT INVSKRD14BWP210H6P51CNODLVT INVSKRD16BWP210H6P51CNODLVT INVSKRD18BWP210H6P51CNODLVT INVSKRD5BWP210H6P51CNODLVT INVSKRD6BWP210H6P51CNODLVT INVSKRD8BWP210H6P51CNODLVT CKND1BWP210H6P51CNODLVTLL INVSKRD2BWP210H6P51CNODLVT INVSKRD3BWP210H6P51CNODLVT INVSKRD4BWP210H6P51CNODLVT CKND10BWP210H6P51CNODLVTLL CKND12BWP210H6P51CNODLVTLL CKND14BWP210H6P51CNODLVTLL CKND16BWP210H6P51CNODLVTLL CKND2BWP210H6P51CNODLVTLL CKND3BWP210H6P51CNODLVTLL CKND4BWP210H6P51CNODLVTLL CKND5BWP210H6P51CNODLVTLL CKND6BWP210H6P51CNODLVTLL CKND8BWP210H6P51CNODLVTLL CKNTWCD18BWP210H6P51CNODLVTLL DCCKND10BWP210H6P51CNODLVTLL DCCKND12BWP210H6P51CNODLVTLL DCCKND14BWP210H6P51CNODLVTLL DCCKND16BWP210H6P51CNODLVTLL DCCKND4BWP210H6P51CNODLVTLL DCCKND5BWP210H6P51CNODLVTLL DCCKND6BWP210H6P51CNODLVTLL DCCKND8BWP210H6P51CNODLVTLL DCCKNTWCD18BWP210H6P51CNODLVTLL INVD10BWP210H6P51CNODLVTLL INVD12BWP210H6P51CNODLVTLL INVD14BWP210H6P51CNODLVTLL INVD16BWP210H6P51CNODLVTLL INVD18BWP210H6P51CNODLVTLL INVD5BWP210H6P51CNODLVTLL INVD6BWP210H6P51CNODLVTLL INVD8BWP210H6P51CNODLVTLL INVD1BWP210H6P51CNODLVTLL INVPADD1BWP210H6P51CNODLVTLL INVD2BWP210H6P51CNODLVTLL INVD3BWP210H6P51CNODLVTLL INVD4BWP210H6P51CNODLVTLL INVSKFD10BWP210H6P51CNODLVTLL INVSKFD12BWP210H6P51CNODLVTLL INVSKFD14BWP210H6P51CNODLVTLL INVSKFD16BWP210H6P51CNODLVTLL INVSKFD18BWP210H6P51CNODLVTLL INVSKFD5BWP210H6P51CNODLVTLL INVSKFD6BWP210H6P51CNODLVTLL INVSKFD8BWP210H6P51CNODLVTLL INVSKFD2BWP210H6P51CNODLVTLL INVSKFD3BWP210H6P51CNODLVTLL INVSKFD4BWP210H6P51CNODLVTLL INVSKRD10BWP210H6P51CNODLVTLL INVSKRD12BWP210H6P51CNODLVTLL INVSKRD14BWP210H6P51CNODLVTLL INVSKRD16BWP210H6P51CNODLVTLL INVSKRD18BWP210H6P51CNODLVTLL INVSKRD5BWP210H6P51CNODLVTLL INVSKRD6BWP210H6P51CNODLVTLL INVSKRD8BWP210H6P51CNODLVTLL CKND1BWP210H6P51CNODULVTLL INVSKRD2BWP210H6P51CNODLVTLL INVSKRD3BWP210H6P51CNODLVTLL INVSKRD4BWP210H6P51CNODLVTLL CKND10BWP210H6P51CNODULVTLL CKND12BWP210H6P51CNODULVTLL CKND14BWP210H6P51CNODULVTLL CKND16BWP210H6P51CNODULVTLL CKND2BWP210H6P51CNODULVTLL CKND3BWP210H6P51CNODULVTLL CKND4BWP210H6P51CNODULVTLL CKND5BWP210H6P51CNODULVTLL CKND6BWP210H6P51CNODULVTLL CKND8BWP210H6P51CNODULVTLL CKNTWCD18BWP210H6P51CNODULVTLL DCCKND10BWP210H6P51CNODULVTLL DCCKND12BWP210H6P51CNODULVTLL DCCKND14BWP210H6P51CNODULVTLL DCCKND16BWP210H6P51CNODULVTLL DCCKND4BWP210H6P51CNODULVTLL DCCKND5BWP210H6P51CNODULVTLL DCCKND6BWP210H6P51CNODULVTLL DCCKND8BWP210H6P51CNODULVTLL DCCKNTWCD18BWP210H6P51CNODULVTLL INVD10BWP210H6P51CNODULVTLL INVD12BWP210H6P51CNODULVTLL INVD14BWP210H6P51CNODULVTLL INVD16BWP210H6P51CNODULVTLL INVD18BWP210H6P51CNODULVTLL INVD5BWP210H6P51CNODULVTLL INVD6BWP210H6P51CNODULVTLL INVD8BWP210H6P51CNODULVTLL INVD1BWP210H6P51CNODULVTLL INVPADD1BWP210H6P51CNODULVTLL INVD2BWP210H6P51CNODULVTLL INVD3BWP210H6P51CNODULVTLL INVD4BWP210H6P51CNODULVTLL INVSKFD10BWP210H6P51CNODULVTLL INVSKFD12BWP210H6P51CNODULVTLL INVSKFD14BWP210H6P51CNODULVTLL INVSKFD16BWP210H6P51CNODULVTLL INVSKFD18BWP210H6P51CNODULVTLL INVSKFD5BWP210H6P51CNODULVTLL INVSKFD6BWP210H6P51CNODULVTLL INVSKFD8BWP210H6P51CNODULVTLL INVSKFD2BWP210H6P51CNODULVTLL INVSKFD3BWP210H6P51CNODULVTLL INVSKFD4BWP210H6P51CNODULVTLL INVSKRD10BWP210H6P51CNODULVTLL INVSKRD12BWP210H6P51CNODULVTLL INVSKRD14BWP210H6P51CNODULVTLL INVSKRD16BWP210H6P51CNODULVTLL INVSKRD18BWP210H6P51CNODULVTLL INVSKRD5BWP210H6P51CNODULVTLL INVSKRD6BWP210H6P51CNODULVTLL INVSKRD8BWP210H6P51CNODULVTLL CKND1BWP210H6P51CNODELVT INVSKRD2BWP210H6P51CNODULVTLL INVSKRD3BWP210H6P51CNODULVTLL INVSKRD4BWP210H6P51CNODULVTLL CKND10BWP210H6P51CNODELVT CKND12BWP210H6P51CNODELVT CKND14BWP210H6P51CNODELVT CKND16BWP210H6P51CNODELVT CKND2BWP210H6P51CNODELVT CKND3BWP210H6P51CNODELVT CKND4BWP210H6P51CNODELVT CKND5BWP210H6P51CNODELVT CKND6BWP210H6P51CNODELVT CKND8BWP210H6P51CNODELVT CKNTWCD18BWP210H6P51CNODELVT DCCKND10BWP210H6P51CNODELVT DCCKND12BWP210H6P51CNODELVT DCCKND14BWP210H6P51CNODELVT DCCKND16BWP210H6P51CNODELVT DCCKND4BWP210H6P51CNODELVT DCCKND5BWP210H6P51CNODELVT DCCKND6BWP210H6P51CNODELVT DCCKND8BWP210H6P51CNODELVT DCCKNTWCD18BWP210H6P51CNODELVT INVD10BWP210H6P51CNODELVT INVD12BWP210H6P51CNODELVT INVD14BWP210H6P51CNODELVT INVD16BWP210H6P51CNODELVT INVD18BWP210H6P51CNODELVT INVD5BWP210H6P51CNODELVT INVD6BWP210H6P51CNODELVT INVD8BWP210H6P51CNODELVT INVD1BWP210H6P51CNODELVT INVPADD1BWP210H6P51CNODELVT INVD2BWP210H6P51CNODELVT INVD3BWP210H6P51CNODELVT INVD4BWP210H6P51CNODELVT INVSKFD10BWP210H6P51CNODELVT INVSKFD12BWP210H6P51CNODELVT INVSKFD14BWP210H6P51CNODELVT INVSKFD16BWP210H6P51CNODELVT INVSKFD18BWP210H6P51CNODELVT INVSKFD5BWP210H6P51CNODELVT INVSKFD6BWP210H6P51CNODELVT INVSKFD8BWP210H6P51CNODELVT INVSKFD2BWP210H6P51CNODELVT INVSKFD3BWP210H6P51CNODELVT INVSKFD4BWP210H6P51CNODELVT INVSKRD10BWP210H6P51CNODELVT INVSKRD12BWP210H6P51CNODELVT INVSKRD14BWP210H6P51CNODELVT INVSKRD16BWP210H6P51CNODELVT INVSKRD18BWP210H6P51CNODELVT INVSKRD5BWP210H6P51CNODELVT INVSKRD6BWP210H6P51CNODELVT INVSKRD8BWP210H6P51CNODELVT CKND1BWP210H6P51CNODULVT INVSKRD2BWP210H6P51CNODELVT INVSKRD3BWP210H6P51CNODELVT INVSKRD4BWP210H6P51CNODELVT CKND10BWP210H6P51CNODULVT CKND12BWP210H6P51CNODULVT CKND14BWP210H6P51CNODULVT CKND16BWP210H6P51CNODULVT CKND2BWP210H6P51CNODULVT CKND3BWP210H6P51CNODULVT CKND4BWP210H6P51CNODULVT CKND5BWP210H6P51CNODULVT CKND6BWP210H6P51CNODULVT CKND8BWP210H6P51CNODULVT CKNTWCD18BWP210H6P51CNODULVT DCCKND10BWP210H6P51CNODULVT DCCKND12BWP210H6P51CNODULVT DCCKND14BWP210H6P51CNODULVT DCCKND16BWP210H6P51CNODULVT DCCKND4BWP210H6P51CNODULVT DCCKND5BWP210H6P51CNODULVT DCCKND6BWP210H6P51CNODULVT DCCKND8BWP210H6P51CNODULVT DCCKNTWCD18BWP210H6P51CNODULVT INVD10BWP210H6P51CNODULVT INVD12BWP210H6P51CNODULVT INVD14BWP210H6P51CNODULVT INVD16BWP210H6P51CNODULVT INVD18BWP210H6P51CNODULVT INVD5BWP210H6P51CNODULVT INVD6BWP210H6P51CNODULVT INVD8BWP210H6P51CNODULVT INVD1BWP210H6P51CNODULVT INVPADD1BWP210H6P51CNODULVT INVD2BWP210H6P51CNODULVT INVD3BWP210H6P51CNODULVT INVD4BWP210H6P51CNODULVT INVSKFD10BWP210H6P51CNODULVT INVSKFD12BWP210H6P51CNODULVT INVSKFD14BWP210H6P51CNODULVT INVSKFD16BWP210H6P51CNODULVT INVSKFD18BWP210H6P51CNODULVT INVSKFD5BWP210H6P51CNODULVT INVSKFD6BWP210H6P51CNODULVT INVSKFD8BWP210H6P51CNODULVT INVSKFD2BWP210H6P51CNODULVT INVSKFD3BWP210H6P51CNODULVT INVSKFD4BWP210H6P51CNODULVT INVSKRD10BWP210H6P51CNODULVT INVSKRD12BWP210H6P51CNODULVT INVSKRD14BWP210H6P51CNODULVT INVSKRD16BWP210H6P51CNODULVT INVSKRD18BWP210H6P51CNODULVT INVSKRD5BWP210H6P51CNODULVT INVSKRD6BWP210H6P51CNODULVT INVSKRD8BWP210H6P51CNODULVT CKND1BWP210H6P51CNODSVT INVSKRD2BWP210H6P51CNODULVT INVSKRD3BWP210H6P51CNODULVT INVSKRD4BWP210H6P51CNODULVT CKND10BWP210H6P51CNODSVT CKND12BWP210H6P51CNODSVT CKND14BWP210H6P51CNODSVT CKND16BWP210H6P51CNODSVT CKND2BWP210H6P51CNODSVT CKND3BWP210H6P51CNODSVT CKND4BWP210H6P51CNODSVT CKND5BWP210H6P51CNODSVT CKND6BWP210H6P51CNODSVT CKND8BWP210H6P51CNODSVT CKNTWCD18BWP210H6P51CNODSVT DCCKND10BWP210H6P51CNODSVT DCCKND12BWP210H6P51CNODSVT DCCKND14BWP210H6P51CNODSVT DCCKND16BWP210H6P51CNODSVT DCCKND4BWP210H6P51CNODSVT DCCKND5BWP210H6P51CNODSVT DCCKND6BWP210H6P51CNODSVT DCCKND8BWP210H6P51CNODSVT DCCKNTWCD18BWP210H6P51CNODSVT INVD10BWP210H6P51CNODSVT INVD12BWP210H6P51CNODSVT INVD14BWP210H6P51CNODSVT INVD16BWP210H6P51CNODSVT INVD18BWP210H6P51CNODSVT INVD5BWP210H6P51CNODSVT INVD6BWP210H6P51CNODSVT INVD8BWP210H6P51CNODSVT INVD1BWP210H6P51CNODSVT INVPADD1BWP210H6P51CNODSVT INVD2BWP210H6P51CNODSVT INVD3BWP210H6P51CNODSVT INVD4BWP210H6P51CNODSVT INVSKFD10BWP210H6P51CNODSVT INVSKFD12BWP210H6P51CNODSVT INVSKFD14BWP210H6P51CNODSVT INVSKFD16BWP210H6P51CNODSVT INVSKFD18BWP210H6P51CNODSVT INVSKFD5BWP210H6P51CNODSVT INVSKFD6BWP210H6P51CNODSVT INVSKFD8BWP210H6P51CNODSVT INVSKFD2BWP210H6P51CNODSVT INVSKFD3BWP210H6P51CNODSVT INVSKFD4BWP210H6P51CNODSVT INVSKRD10BWP210H6P51CNODSVT INVSKRD12BWP210H6P51CNODSVT INVSKRD14BWP210H6P51CNODSVT INVSKRD16BWP210H6P51CNODSVT INVSKRD18BWP210H6P51CNODSVT INVSKRD5BWP210H6P51CNODSVT INVSKRD6BWP210H6P51CNODSVT INVSKRD8BWP210H6P51CNODSVT INVSKRD2BWP210H6P51CNODSVT INVSKRD3BWP210H6P51CNODSVT INVSKRD4BWP210H6P51CNODSVT
Total number of usable inverters: 336
List of unusable inverters: CKND18BWP210H6P51CNODLVT CKND20BWP210H6P51CNODLVT CKND24BWP210H6P51CNODLVT CKNTWCD20BWP210H6P51CNODLVT CKNTWCD24BWP210H6P51CNODLVT DCCKND18BWP210H6P51CNODLVT DCCKND20BWP210H6P51CNODLVT DCCKND24BWP210H6P51CNODLVT DCCKNTWCD20BWP210H6P51CNODLVT DCCKNTWCD24BWP210H6P51CNODLVT GINVD16BWP210H6P51CNODLVT GINVD2BWP210H6P51CNODLVT GINVD1BWP210H6P51CNODLVT GINVD4BWP210H6P51CNODLVT GINVD3BWP210H6P51CNODLVT GINVD8BWP210H6P51CNODLVT GINVFIRD16BWP210H6P51CNODLVT INVD20BWP210H6P51CNODLVT INVD24BWP210H6P51CNODLVT INVD28BWP210H6P51CNODLVT INVD32BWP210H6P51CNODLVT INVD36BWP210H6P51CNODLVT INVSKFD20BWP210H6P51CNODLVT INVSKFD24BWP210H6P51CNODLVT INVSKFD28BWP210H6P51CNODLVT INVSKFD32BWP210H6P51CNODLVT INVSKFD36BWP210H6P51CNODLVT INVSKRD20BWP210H6P51CNODLVT INVSKRD24BWP210H6P51CNODLVT INVSKRD28BWP210H6P51CNODLVT INVSKRD32BWP210H6P51CNODLVT INVSKRD36BWP210H6P51CNODLVT CKND18BWP210H6P51CNODLVTLL CKND20BWP210H6P51CNODLVTLL CKND24BWP210H6P51CNODLVTLL CKNTWCD20BWP210H6P51CNODLVTLL CKNTWCD24BWP210H6P51CNODLVTLL DCCKND18BWP210H6P51CNODLVTLL DCCKND20BWP210H6P51CNODLVTLL DCCKND24BWP210H6P51CNODLVTLL DCCKNTWCD20BWP210H6P51CNODLVTLL DCCKNTWCD24BWP210H6P51CNODLVTLL GINVD16BWP210H6P51CNODLVTLL GINVD2BWP210H6P51CNODLVTLL GINVD1BWP210H6P51CNODLVTLL GINVD4BWP210H6P51CNODLVTLL GINVD3BWP210H6P51CNODLVTLL GINVD8BWP210H6P51CNODLVTLL GINVFIRD16BWP210H6P51CNODLVTLL INVD20BWP210H6P51CNODLVTLL INVD24BWP210H6P51CNODLVTLL INVD28BWP210H6P51CNODLVTLL INVD32BWP210H6P51CNODLVTLL INVD36BWP210H6P51CNODLVTLL INVSKFD20BWP210H6P51CNODLVTLL INVSKFD24BWP210H6P51CNODLVTLL INVSKFD28BWP210H6P51CNODLVTLL INVSKFD32BWP210H6P51CNODLVTLL INVSKFD36BWP210H6P51CNODLVTLL INVSKRD20BWP210H6P51CNODLVTLL INVSKRD24BWP210H6P51CNODLVTLL INVSKRD28BWP210H6P51CNODLVTLL INVSKRD32BWP210H6P51CNODLVTLL INVSKRD36BWP210H6P51CNODLVTLL CKND18BWP210H6P51CNODULVTLL CKND20BWP210H6P51CNODULVTLL CKND24BWP210H6P51CNODULVTLL CKNTWCD20BWP210H6P51CNODULVTLL CKNTWCD24BWP210H6P51CNODULVTLL DCCKND18BWP210H6P51CNODULVTLL DCCKND20BWP210H6P51CNODULVTLL DCCKND24BWP210H6P51CNODULVTLL DCCKNTWCD20BWP210H6P51CNODULVTLL DCCKNTWCD24BWP210H6P51CNODULVTLL GINVD16BWP210H6P51CNODULVTLL GINVD2BWP210H6P51CNODULVTLL GINVD1BWP210H6P51CNODULVTLL GINVD4BWP210H6P51CNODULVTLL GINVD3BWP210H6P51CNODULVTLL GINVD8BWP210H6P51CNODULVTLL GINVFIRD16BWP210H6P51CNODULVTLL INVD20BWP210H6P51CNODULVTLL INVD24BWP210H6P51CNODULVTLL INVD28BWP210H6P51CNODULVTLL INVD32BWP210H6P51CNODULVTLL INVD36BWP210H6P51CNODULVTLL INVSKFD20BWP210H6P51CNODULVTLL INVSKFD24BWP210H6P51CNODULVTLL INVSKFD28BWP210H6P51CNODULVTLL INVSKFD32BWP210H6P51CNODULVTLL INVSKFD36BWP210H6P51CNODULVTLL INVSKRD20BWP210H6P51CNODULVTLL INVSKRD24BWP210H6P51CNODULVTLL INVSKRD28BWP210H6P51CNODULVTLL INVSKRD32BWP210H6P51CNODULVTLL INVSKRD36BWP210H6P51CNODULVTLL CKND18BWP210H6P51CNODELVT CKND20BWP210H6P51CNODELVT CKND24BWP210H6P51CNODELVT CKNTWCD20BWP210H6P51CNODELVT CKNTWCD24BWP210H6P51CNODELVT DCCKND18BWP210H6P51CNODELVT DCCKND20BWP210H6P51CNODELVT DCCKND24BWP210H6P51CNODELVT DCCKNTWCD20BWP210H6P51CNODELVT DCCKNTWCD24BWP210H6P51CNODELVT GINVD16BWP210H6P51CNODELVT GINVD2BWP210H6P51CNODELVT GINVD1BWP210H6P51CNODELVT GINVD4BWP210H6P51CNODELVT GINVD3BWP210H6P51CNODELVT GINVD8BWP210H6P51CNODELVT GINVFIRD16BWP210H6P51CNODELVT INVD20BWP210H6P51CNODELVT INVD24BWP210H6P51CNODELVT INVD28BWP210H6P51CNODELVT INVD32BWP210H6P51CNODELVT INVD36BWP210H6P51CNODELVT INVSKFD20BWP210H6P51CNODELVT INVSKFD24BWP210H6P51CNODELVT INVSKFD28BWP210H6P51CNODELVT INVSKFD32BWP210H6P51CNODELVT INVSKFD36BWP210H6P51CNODELVT INVSKRD20BWP210H6P51CNODELVT INVSKRD24BWP210H6P51CNODELVT INVSKRD28BWP210H6P51CNODELVT INVSKRD32BWP210H6P51CNODELVT INVSKRD36BWP210H6P51CNODELVT CKND18BWP210H6P51CNODULVT CKND20BWP210H6P51CNODULVT CKND24BWP210H6P51CNODULVT CKNTWCD20BWP210H6P51CNODULVT CKNTWCD24BWP210H6P51CNODULVT DCCKND18BWP210H6P51CNODULVT DCCKND20BWP210H6P51CNODULVT DCCKND24BWP210H6P51CNODULVT DCCKNTWCD20BWP210H6P51CNODULVT DCCKNTWCD24BWP210H6P51CNODULVT GINVD16BWP210H6P51CNODULVT GINVD2BWP210H6P51CNODULVT GINVD1BWP210H6P51CNODULVT GINVD4BWP210H6P51CNODULVT GINVD3BWP210H6P51CNODULVT GINVD8BWP210H6P51CNODULVT GINVFIRD16BWP210H6P51CNODULVT INVD20BWP210H6P51CNODULVT INVD24BWP210H6P51CNODULVT INVD28BWP210H6P51CNODULVT INVD32BWP210H6P51CNODULVT INVD36BWP210H6P51CNODULVT INVSKFD20BWP210H6P51CNODULVT INVSKFD24BWP210H6P51CNODULVT INVSKFD28BWP210H6P51CNODULVT INVSKFD32BWP210H6P51CNODULVT INVSKFD36BWP210H6P51CNODULVT INVSKRD20BWP210H6P51CNODULVT INVSKRD24BWP210H6P51CNODULVT INVSKRD28BWP210H6P51CNODULVT INVSKRD32BWP210H6P51CNODULVT INVSKRD36BWP210H6P51CNODULVT CKND18BWP210H6P51CNODSVT CKND20BWP210H6P51CNODSVT CKND24BWP210H6P51CNODSVT CKNTWCD20BWP210H6P51CNODSVT CKNTWCD24BWP210H6P51CNODSVT DCCKND18BWP210H6P51CNODSVT DCCKND20BWP210H6P51CNODSVT DCCKND24BWP210H6P51CNODSVT DCCKNTWCD20BWP210H6P51CNODSVT DCCKNTWCD24BWP210H6P51CNODSVT GINVD16BWP210H6P51CNODSVT GINVD2BWP210H6P51CNODSVT GINVD1BWP210H6P51CNODSVT GINVD4BWP210H6P51CNODSVT GINVD3BWP210H6P51CNODSVT GINVD8BWP210H6P51CNODSVT GINVFIRD16BWP210H6P51CNODSVT INVD20BWP210H6P51CNODSVT INVD24BWP210H6P51CNODSVT INVD28BWP210H6P51CNODSVT INVD32BWP210H6P51CNODSVT INVD36BWP210H6P51CNODSVT INVSKFD20BWP210H6P51CNODSVT INVSKFD24BWP210H6P51CNODSVT INVSKFD28BWP210H6P51CNODSVT INVSKFD32BWP210H6P51CNODSVT INVSKFD36BWP210H6P51CNODSVT INVSKRD20BWP210H6P51CNODSVT INVSKRD24BWP210H6P51CNODSVT INVSKRD28BWP210H6P51CNODSVT INVSKRD32BWP210H6P51CNODSVT INVSKRD36BWP210H6P51CNODSVT
Total number of unusable inverters: 192
List of identified usable delay cells: DELBD1BWP210H6P51CNODLVT DELCD1BWP210H6P51CNODLVT DELDD1BWP210H6P51CNODLVT DELED1BWP210H6P51CNODLVT DELFD1BWP210H6P51CNODLVT DELGD1BWP210H6P51CNODLVT DELAD1BWP210H6P51CNODLVTLL DELBD1BWP210H6P51CNODLVTLL DELCD1BWP210H6P51CNODLVTLL DELDD1BWP210H6P51CNODLVTLL DELED1BWP210H6P51CNODLVTLL DELFD1BWP210H6P51CNODLVTLL DELGD1BWP210H6P51CNODLVTLL DELBD1BWP210H6P51CNODULVTLL DELCD1BWP210H6P51CNODULVTLL DELDD1BWP210H6P51CNODULVTLL DELED1BWP210H6P51CNODULVTLL DELFD1BWP210H6P51CNODULVTLL DELGD1BWP210H6P51CNODULVTLL DELBD1BWP210H6P51CNODELVT DELCD1BWP210H6P51CNODELVT DELDD1BWP210H6P51CNODELVT DELED1BWP210H6P51CNODELVT DELFD1BWP210H6P51CNODELVT DELGD1BWP210H6P51CNODELVT DELBD1BWP210H6P51CNODULVT DELCD1BWP210H6P51CNODULVT DELDD1BWP210H6P51CNODULVT DELED1BWP210H6P51CNODULVT DELFD1BWP210H6P51CNODULVT DELGD1BWP210H6P51CNODULVT DELAD1BWP210H6P51CNODSVT DELBD1BWP210H6P51CNODSVT DELCD1BWP210H6P51CNODSVT DELDD1BWP210H6P51CNODSVT DELED1BWP210H6P51CNODSVT DELFD1BWP210H6P51CNODSVT DELGD1BWP210H6P51CNODSVT
Total number of identified usable delay cells: 38
List of identified unusable delay cells: GDELBD1BWP210H6P51CNODLVT GDELED1BWP210H6P51CNODLVT GDELBD1BWP210H6P51CNODLVTLL GDELED1BWP210H6P51CNODLVTLL GDELBD1BWP210H6P51CNODULVTLL GDELED1BWP210H6P51CNODULVTLL GDELBD1BWP210H6P51CNODELVT GDELED1BWP210H6P51CNODELVT GDELBD1BWP210H6P51CNODULVT GDELED1BWP210H6P51CNODULVT GBUFFD4BWP210H6P51CNODSVT GDELBD1BWP210H6P51CNODSVT GDELED1BWP210H6P51CNODSVT
Total number of identified unusable delay cells: 13
#% Begin Load MMMC data post ... (date=12/11 22:58:24, mem=8154.3M)
#% End Load MMMC data post ... (date=12/11 22:58:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=8154.3M, current mem=8154.3M)
<CMD> read_def -preserve_shape {dbs/tv_chip.innovusOUTwD0.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz}
**WARN: (UI-12071):	Re-setting the variable 'lefdefInputCheckColoredShape' to false, to ensure successful DEF loading. The variable will be set back to 'true' once DEF loading completes 
Reading DEF file 'dbs/tv_chip.innovusOUTwD0.def.gz', current time is Thu Dec 11 22:58:25 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'pad_double' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_v' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_pad_h' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'tphn05_12gpio_corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreW51H210' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLJFRACR2' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'SITE_PLLTS5FFPLAFRACN' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.

Honor LEF defined pitches for advanced node
Start create_tracks
--- DIEAREA (0 0) (5645190 6720000)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
defIn read 70000 lines...
defIn read 80000 lines...
defIn read 90000 lines...
defIn read 100000 lines...
IoPad GPIO_ENDCAP_BOTTOM is not in DB, created it.
IoPad GPIO_DCAP_H_0 is not in DB, created it.
IoPad GPIO_DCAP_H_1 is not in DB, created it.
IoPad GPIO_DCAP_H_2 is not in DB, created it.
IoPad GPIO_DCAP_H_3 is not in DB, created it.
IoPad GPIO_DCAP_H_4 is not in DB, created it.
IoPad GPIO_DCAP_H_5 is not in DB, created it.
IoPad GPIO_DCAP_H_6 is not in DB, created it.
IoPad GPIO_DCAP_H_7 is not in DB, created it.
IoPad GPIO_DCAP_H_8 is not in DB, created it.
IoPad GPIO_DCAP_H_9 is not in DB, created it.
IoPad GPIO_DCAP_H_10 is not in DB, created it.
IoPad GPIO_DCAP_H_11 is not in DB, created it.
IoPad GPIO_DCAP_H_12 is not in DB, created it.
IoPad GPIO_DCAP_H_13 is not in DB, created it.
IoPad GPIO_DCAP_H_14 is not in DB, created it.
IoPad GPIO_DCAP_H_15 is not in DB, created it.
IoPad GPIO_DCAP_H_16 is not in DB, created it.
IoPad GPIO_DCAP_H_17 is not in DB, created it.
IoPad GPIO_DCAP_H_18 is not in DB, created it.
IoPad GPIO_DCAP_H_19 is not in DB, created it.
IoPad GPIO_DCAP_H_20 is not in DB, created it.
IoPad GPIO_DCAP_H_21 is not in DB, created it.
IoPad GPIO_DCAP_H_22 is not in DB, created it.
IoPad GPIO_DCAP_H_23 is not in DB, created it.
IoPad GPIO_DCAP_H_24 is not in DB, created it.
IoPad GPIO_DCAP_H_25 is not in DB, created it.
IoPad GPIO_DCAP_H_26 is not in DB, created it.
IoPad GPIO_DCAP_H_27 is not in DB, created it.
IoPad GPIO_DCAP_H_28 is not in DB, created it.
IoPad GPIO_DCAP_H_29 is not in DB, created it.
IoPad GPIO_DCAP_H_30 is not in DB, created it.
IoPad GPIO_DCAP_H_31 is not in DB, created it.
IoPad GPIO_DCAP_H_32 is not in DB, created it.
IoPad GPIO_DCAP_H_33 is not in DB, created it.
IoPad GPIO_DCAP_H_34 is not in DB, created it.
IoPad GPIO_DCAP_H_35 is not in DB, created it.
IoPad GPIO_DCAP_H_36 is not in DB, created it.
IoPad GPIO_DCAP_H_37 is not in DB, created it.
IoPad GPIO_DCAP_H_38 is not in DB, created it.
IoPad GPIO_DCAP_H_39 is not in DB, created it.
IoPad GPIO_DCAP_H_40 is not in DB, created it.
IoPad GPIO_DCAP_H_41 is not in DB, created it.
IoPad GPIO_DCAP_H_42 is not in DB, created it.
IoPad GPIO_DCAP_H_43 is not in DB, created it.
IoPad GPIO_DCAP_H_44 is not in DB, created it.
IoPad GPIO_DCAP_H_45 is not in DB, created it.
IoPad GPIO_DCAP_H_46 is not in DB, created it.
IoPad GPIO_DCAP_H_47 is not in DB, created it.
IoPad GPIO_DCAP_H_48 is not in DB, created it.
IoPad GPIO_DCAP_H_49 is not in DB, created it.
IoPad GPIO_DCAP_H_50 is not in DB, created it.
IoPad GPIO_DCAP_H_51 is not in DB, created it.
IoPad GPIO_DCAP_H_52 is not in DB, created it.
IoPad GPIO_DCAP_H_53 is not in DB, created it.
IoPad GPIO_DCAP_H_54 is not in DB, created it.
IoPad GPIO_DCAP_H_55 is not in DB, created it.
IoPad GPIO_DCAP_H_56 is not in DB, created it.
IoPad GPIO_DCAP_H_57 is not in DB, created it.
IoPad GPIO_DCAP_H_58 is not in DB, created it.
IoPad GPIO_DCAP_H_59 is not in DB, created it.
IoPad GPIO_DCAP_H_60 is not in DB, created it.
IoPad GPIO_DCAP_H_61 is not in DB, created it.
IoPad GPIO_DCAP_H_62 is not in DB, created it.
IoPad GPIO_DCAP_H_63 is not in DB, created it.
IoPad GPIO_DCAP_H_64 is not in DB, created it.
IoPad GPIO_DCAP_H_65 is not in DB, created it.
IoPad GPIO_DCAP_H_66 is not in DB, created it.
IoPad GPIO_DCAP_H_67 is not in DB, created it.
IoPad GPIO_DCAP_H_68 is not in DB, created it.
IoPad GPIO_DCAP_H_69 is not in DB, created it.
IoPad GPIO_DCAP_H_70 is not in DB, created it.
IoPad GPIO_DCAP_H_71 is not in DB, created it.
IoPad GPIO_DCAP_H_72 is not in DB, created it.
IoPad GPIO_DCAP_H_73 is not in DB, created it.
IoPad GPIO_DCAP_H_74 is not in DB, created it.
IoPad GPIO_DCAP_H_75 is not in DB, created it.
IoPad GPIO_DCAP_H_76 is not in DB, created it.
IoPad GPIO_DCAP_H_77 is not in DB, created it.
IoPad GPIO_DCAP_H_78 is not in DB, created it.
IoPad GPIO_DCAP_H_79 is not in DB, created it.
IoPad GPIO_DCAP_H_80 is not in DB, created it.
IoPad GPIO_DCAP_H_81 is not in DB, created it.
IoPad GPIO_DCAP_H_82 is not in DB, created it.
IoPad GPIO_DCAP_H_83 is not in DB, created it.
IoPad GPIO_DCAP_H_84 is not in DB, created it.
IoPad GPIO_DCAP_H_85 is not in DB, created it.
IoPad GPIO_DCAP_H_86 is not in DB, created it.
IoPad GPIO_DCAP_H_87 is not in DB, created it.
IoPad GPIO_DCAP_H_88 is not in DB, created it.
IoPad GPIO_DCAP_H_89 is not in DB, created it.
IoPad GPIO_DCAP_H_90 is not in DB, created it.
IoPad GPIO_DCAP_H_91 is not in DB, created it.
IoPad GPIO_DCAP_H_92 is not in DB, created it.
IoPad GPIO_DCAP_H_93 is not in DB, created it.
IoPad GPIO_DCAP_H_94 is not in DB, created it.
IoPad GPIO_DCAP_H_95 is not in DB, created it.
IoPad GPIO_DCAP_H_96 is not in DB, created it.
IoPad GPIO_DCAP_H_97 is not in DB, created it.
IoPad GPIO_DCAP_H_98 is not in DB, created it.
IoPad GPIO_DCAP_H_99 is not in DB, created it.
IoPad GPIO_DCAP_H_100 is not in DB, created it.
IoPad GPIO_DCAP_H_101 is not in DB, created it.
IoPad GPIO_DCAP_H_102 is not in DB, created it.
IoPad GPIO_DCAP_H_103 is not in DB, created it.
IoPad GPIO_DCAP_H_104 is not in DB, created it.
IoPad GPIO_DCAP_H_105 is not in DB, created it.
IoPad GPIO_DCAP_H_106 is not in DB, created it.
IoPad GPIO_DCAP_H_107 is not in DB, created it.
IoPad GPIO_DCAP_H_108 is not in DB, created it.
IoPad GPIO_DCAP_H_109 is not in DB, created it.
IoPad GPIO_DCAP_H_110 is not in DB, created it.
IoPad GPIO_DCAP_H_111 is not in DB, created it.
IoPad GPIO_DCAP_H_112 is not in DB, created it.
IoPad GPIO_DCAP_H_113 is not in DB, created it.
IoPad GPIO_DCAP_H_114 is not in DB, created it.
IoPad GPIO_DCAP_H_115 is not in DB, created it.
IoPad GPIO_DCAP_H_116 is not in DB, created it.
IoPad GPIO_DCAP_H_117 is not in DB, created it.
IoPad GPIO_DCAP_H_118 is not in DB, created it.
IoPad GPIO_DCAP_H_119 is not in DB, created it.
IoPad GPIO_DCAP_H_120 is not in DB, created it.
IoPad GPIO_DCAP_H_121 is not in DB, created it.
IoPad GPIO_DCAP_H_122 is not in DB, created it.
IoPad GPIO_DCAP_H_123 is not in DB, created it.
IoPad GPIO_DCAP_H_124 is not in DB, created it.
IoPad GPIO_DCAP_H_125 is not in DB, created it.
IoPad GPIO_DCAP_H_126 is not in DB, created it.
IoPad GPIO_DCAP_H_127 is not in DB, created it.
IoPad GPIO_DCAP_H_128 is not in DB, created it.
IoPad GPIO_DCAP_H_129 is not in DB, created it.
IoPad GPIO_DCAP_H_130 is not in DB, created it.
IoPad GPIO_DCAP_H_131 is not in DB, created it.
IoPad GPIO_DCAP_H_132 is not in DB, created it.
IoPad GPIO_DCAP_H_133 is not in DB, created it.
IoPad GPIO_DCAP_H_134 is not in DB, created it.
IoPad GPIO_DCAP_H_135 is not in DB, created it.
IoPad GPIO_DCAP_H_136 is not in DB, created it.
IoPad GPIO_DCAP_H_137 is not in DB, created it.
IoPad GPIO_DCAP_H_138 is not in DB, created it.
IoPad GPIO_DCAP_H_139 is not in DB, created it.
IoPad GPIO_DCAP_H_140 is not in DB, created it.
IoPad GPIO_DCAP_H_141 is not in DB, created it.
IoPad GPIO_DCAP_H_142 is not in DB, created it.
IoPad GPIO_DCAP_H_143 is not in DB, created it.
IoPad GPIO_DCAP_H_144 is not in DB, created it.
IoPad GPIO_DCAP_H_145 is not in DB, created it.
IoPad GPIO_DCAP_H_146 is not in DB, created it.
IoPad GPIO_DCAP_H_147 is not in DB, created it.
IoPad GPIO_DCAP_H_148 is not in DB, created it.
IoPad GPIO_DCAP_H_149 is not in DB, created it.
IoPad GPIO_DCAP_H_150 is not in DB, created it.
IoPad GPIO_DCAP_H_151 is not in DB, created it.
IoPad GPIO_DCAP_H_152 is not in DB, created it.
IoPad GPIO_ENDCAP_TOP is not in DB, created it.
IoPad CORNER_SW is not in DB, created it.
IoPad CORNER_SE is not in DB, created it.
IoPad CORNER_NW is not in DB, created it.
IoPad CORNER_NE is not in DB, created it.
**WARN: (IMPDF-212):	Instance BEOL_inst is not found in db and can't be
created as a physical instance because the cell 'tv_chip_BEOL' of this
instance is not found in db. Make sure all the lef files/OA database
are specified and loaded properly
**WARN: (IMPDF-212):	Instance FEOL_inst is not found in db and can't be
created as a physical instance because the cell 'tv_chip_FEOL' of this
instance is not found in db. Make sure all the lef files/OA database
are specified and loaded properly
defIn read 110000 lines...
defIn read 120000 lines...
defIn read 130000 lines...
defIn read 140000 lines...
defIn read 150000 lines...
defIn read 160000 lines...
defIn read 170000 lines...
defIn read 180000 lines...
defIn read 190000 lines...
defIn read 200000 lines...
defIn read 210000 lines...
defIn read 220000 lines...
defIn read 230000 lines...
defIn read 240000 lines...
defIn read 250000 lines...
defIn read 260000 lines...
defIn read 270000 lines...
defIn read 280000 lines...
defIn read 290000 lines...
defIn read 300000 lines...
defIn read 310000 lines...
defIn read 320000 lines...
defIn read 330000 lines...
defIn read 340000 lines...
defIn read 350000 lines...
defIn read 360000 lines...
defIn read 370000 lines...
defIn read 380000 lines...
defIn read 390000 lines...
defIn read 400000 lines...
defIn read 410000 lines...
defIn read 420000 lines...
defIn read 430000 lines...
defIn read 440000 lines...
defIn read 450000 lines...
defIn read 460000 lines...
defIn read 470000 lines...
defIn read 480000 lines...
defIn read 490000 lines...
defIn read 500000 lines...
defIn read 510000 lines...
defIn read 520000 lines...
defIn read 530000 lines...
defIn read 540000 lines...
defIn read 550000 lines...
defIn read 560000 lines...
defIn read 570000 lines...
defIn read 580000 lines...
defIn read 590000 lines...
defIn read 600000 lines...
defIn read 610000 lines...
defIn read 620000 lines...
defIn read 630000 lines...
defIn read 640000 lines...
defIn read 650000 lines...
defIn read 660000 lines...
defIn read 670000 lines...
defIn read 680000 lines...
defIn read 690000 lines...
defIn read 700000 lines...
defIn read 710000 lines...
defIn read 720000 lines...
defIn read 730000 lines...
defIn read 740000 lines...
defIn read 750000 lines...
defIn read 760000 lines...
defIn read 770000 lines...
defIn read 780000 lines...
defIn read 790000 lines...
defIn read 800000 lines...
defIn read 810000 lines...
defIn read 820000 lines...
defIn read 830000 lines...
defIn read 840000 lines...
defIn read 850000 lines...
defIn read 860000 lines...
defIn read 870000 lines...
defIn read 880000 lines...
defIn read 890000 lines...
defIn read 900000 lines...
defIn read 910000 lines...
defIn read 920000 lines...
defIn read 930000 lines...
defIn read 940000 lines...
defIn read 950000 lines...
defIn read 960000 lines...
defIn read 970000 lines...
defIn read 980000 lines...
defIn read 990000 lines...
defIn read 1000000 lines...
defIn read 1100000 lines...
defIn read 1200000 lines...
defIn read 1300000 lines...
defIn read 1400000 lines...
defIn read 1500000 lines...
defIn read 1600000 lines...
defIn read 1700000 lines...
defIn read 1800000 lines...
defIn read 1900000 lines...
defIn read 2000000 lines...
defIn read 2100000 lines...
defIn read 2200000 lines...
defIn read 2300000 lines...
defIn read 2400000 lines...
defIn read 2500000 lines...
defIn read 2600000 lines...
defIn read 2700000 lines...
defIn read 2800000 lines...
defIn read 2900000 lines...
defIn read 3000000 lines...
defIn read 3100000 lines...
defIn read 3200000 lines...
defIn read 3300000 lines...
defIn read 3400000 lines...
defIn read 3500000 lines...
defIn read 3600000 lines...
defIn read 3700000 lines...
defIn read 3800000 lines...
defIn read 3900000 lines...
defIn read 4000000 lines...
defIn read 4100000 lines...
defIn read 4200000 lines...
defIn read 4300000 lines...
defIn read 4400000 lines...
defIn read 4500000 lines...
defIn read 4600000 lines...
defIn read 4700000 lines...
defIn read 4800000 lines...
defIn read 4900000 lines...
defIn read 5000000 lines...
defIn read 5100000 lines...
defIn read 5200000 lines...
defIn read 5300000 lines...
defIn read 5400000 lines...
defIn read 5500000 lines...
defIn read 5600000 lines...
defIn read 5700000 lines...
defIn read 5800000 lines...
defIn read 5900000 lines...
defIn read 6000000 lines...
defIn read 6100000 lines...
defIn read 6200000 lines...
defIn read 6300000 lines...
defIn read 6400000 lines...
defIn read 6500000 lines...
defIn read 6600000 lines...
defIn read 6700000 lines...
defIn read 6800000 lines...
defIn read 6900000 lines...
defIn read 7000000 lines...
defIn read 7100000 lines...
defIn read 7200000 lines...
defIn read 7300000 lines...
defIn read 7400000 lines...
defIn read 7500000 lines...
defIn read 7600000 lines...
defIn read 7700000 lines...
defIn read 7800000 lines...
defIn read 7900000 lines...
defIn read 8000000 lines...
defIn read 8100000 lines...
defIn read 8200000 lines...
defIn read 8300000 lines...
defIn read 8400000 lines...
defIn read 8500000 lines...
defIn read 8600000 lines...
defIn read 8700000 lines...
defIn read 8800000 lines...
defIn read 8900000 lines...
defIn read 9000000 lines...
defIn read 9100000 lines...
defIn read 9200000 lines...
defIn read 9300000 lines...
defIn read 9400000 lines...
defIn read 9500000 lines...
defIn read 9600000 lines...
defIn read 9700000 lines...
defIn read 9800000 lines...
defIn read 9900000 lines...
defIn read 10000000 lines...
defIn read 10100000 lines...
defIn read 10200000 lines...
defIn read 10300000 lines...
defIn read 10400000 lines...
defIn read 10500000 lines...
defIn read 10600000 lines...
defIn read 10700000 lines...
defIn read 10800000 lines...
defIn read 10900000 lines...
defIn read 11000000 lines...
defIn read 11100000 lines...
defIn read 11200000 lines...
defIn read 11300000 lines...
defIn read 11400000 lines...
defIn read 11500000 lines...
defIn read 11600000 lines...
defIn read 11700000 lines...
defIn read 11800000 lines...
defIn read 11900000 lines...
defIn read 12000000 lines...
defIn read 12100000 lines...
defIn read 12200000 lines...
defIn read 12300000 lines...
defIn read 12400000 lines...
defIn read 12500000 lines...
defIn read 12600000 lines...
defIn read 12700000 lines...
defIn read 12800000 lines...
defIn read 12900000 lines...
defIn read 13000000 lines...
defIn read 13100000 lines...
defIn read 13200000 lines...
defIn read 13300000 lines...
defIn read 13400000 lines...
defIn read 13500000 lines...
defIn read 13600000 lines...
defIn read 13700000 lines...
defIn read 13800000 lines...
defIn read 13900000 lines...
defIn read 14000000 lines...
defIn read 14100000 lines...
defIn read 14200000 lines...
defIn read 14300000 lines...
defIn read 14400000 lines...
defIn read 14500000 lines...
defIn read 14600000 lines...
defIn read 14700000 lines...
defIn read 14800000 lines...
defIn read 14900000 lines...
defIn read 15000000 lines...
defIn read 15100000 lines...
defIn read 15200000 lines...
defIn read 15300000 lines...
defIn read 15400000 lines...
defIn read 15500000 lines...
defIn read 15600000 lines...
defIn read 15700000 lines...
defIn read 15800000 lines...
defIn read 15900000 lines...
defIn read 16000000 lines...
defIn read 16100000 lines...
defIn read 16200000 lines...
defIn read 16300000 lines...
defIn read 16400000 lines...
defIn read 16500000 lines...
defIn read 16600000 lines...
defIn read 16700000 lines...
defIn read 16800000 lines...
defIn read 16900000 lines...
defIn read 17000000 lines...
defIn read 17100000 lines...
defIn read 17200000 lines...
defIn read 17300000 lines...
defIn read 17400000 lines...
defIn read 17500000 lines...
defIn read 17600000 lines...
defIn read 17700000 lines...
defIn read 17800000 lines...
defIn read 17900000 lines...
defIn read 18000000 lines...
defIn read 18100000 lines...
defIn read 18200000 lines...
defIn read 18300000 lines...
defIn read 18400000 lines...
defIn read 18500000 lines...
defIn read 18600000 lines...
defIn read 18700000 lines...
defIn read 18800000 lines...
defIn read 18900000 lines...
defIn read 19000000 lines...
defIn read 19100000 lines...
defIn read 19200000 lines...
defIn read 19300000 lines...
defIn read 19400000 lines...
defIn read 19500000 lines...
defIn read 19600000 lines...
defIn read 19700000 lines...
defIn read 19800000 lines...
defIn read 19900000 lines...
defIn read 20000000 lines...
defIn read 20100000 lines...
defIn read 20200000 lines...
defIn read 20300000 lines...
defIn read 20400000 lines...
defIn read 20500000 lines...
defIn read 20600000 lines...
defIn read 20700000 lines...
defIn read 20800000 lines...
defIn read 20900000 lines...
defIn read 21000000 lines...
defIn read 21100000 lines...
defIn read 21200000 lines...
defIn read 21300000 lines...
defIn read 21400000 lines...
defIn read 21500000 lines...
defIn read 21600000 lines...
defIn read 21700000 lines...
defIn read 21800000 lines...
defIn read 21900000 lines...
defIn read 22000000 lines...
defIn read 22100000 lines...
defIn read 22200000 lines...
defIn read 22300000 lines...
defIn read 22400000 lines...
defIn read 22500000 lines...
defIn read 22600000 lines...
defIn read 22700000 lines...
defIn read 22800000 lines...
defIn read 22900000 lines...
defIn read 23000000 lines...
defIn read 23100000 lines...
defIn read 23200000 lines...
defIn read 23300000 lines...
defIn read 23400000 lines...
defIn read 23500000 lines...
defIn read 23600000 lines...
defIn read 23700000 lines...
defIn read 23800000 lines...
defIn read 23900000 lines...
defIn read 24000000 lines...
defIn read 24100000 lines...
defIn read 24200000 lines...
defIn read 24300000 lines...
defIn read 24400000 lines...
defIn read 24500000 lines...
defIn read 24600000 lines...
defIn read 24700000 lines...
defIn read 24800000 lines...
defIn read 24900000 lines...
defIn read 25000000 lines...
defIn read 25100000 lines...
defIn read 25200000 lines...
defIn read 25300000 lines...
defIn read 25400000 lines...
defIn read 25500000 lines...
defIn read 25600000 lines...
defIn read 25700000 lines...
defIn read 25800000 lines...
defIn read 25900000 lines...
defIn read 26000000 lines...
defIn read 26100000 lines...
defIn read 26200000 lines...
defIn read 26300000 lines...
defIn read 26400000 lines...
defIn read 26500000 lines...
defIn read 26600000 lines...
defIn read 26700000 lines...
defIn read 26800000 lines...
defIn read 26900000 lines...
defIn read 27000000 lines...
defIn read 27100000 lines...
defIn read 27200000 lines...
defIn read 27300000 lines...
defIn read 27400000 lines...
defIn read 27500000 lines...
defIn read 27600000 lines...
defIn read 27700000 lines...
defIn read 27800000 lines...
defIn read 27900000 lines...
defIn read 28000000 lines...
defIn read 28100000 lines...
defIn read 28200000 lines...
defIn read 28300000 lines...
defIn read 28400000 lines...
defIn read 28500000 lines...
defIn read 28600000 lines...
defIn read 28700000 lines...
defIn read 28800000 lines...
defIn read 28900000 lines...
defIn read 29000000 lines...
defIn read 29100000 lines...
defIn read 29200000 lines...
defIn read 29300000 lines...
defIn read 29400000 lines...
defIn read 29500000 lines...
defIn read 29600000 lines...
defIn read 29700000 lines...
defIn read 29800000 lines...
defIn read 29900000 lines...
defIn read 30000000 lines...
defIn read 30100000 lines...
defIn read 30200000 lines...
defIn read 30300000 lines...
defIn read 30400000 lines...
defIn read 30500000 lines...
defIn read 30600000 lines...
defIn read 30700000 lines...
defIn read 30800000 lines...
defIn read 30900000 lines...
defIn read 31000000 lines...
defIn read 31100000 lines...
defIn read 31200000 lines...
defIn read 31300000 lines...
defIn read 31400000 lines...
defIn read 31500000 lines...
defIn read 31600000 lines...
defIn read 31700000 lines...
defIn read 31800000 lines...
defIn read 31900000 lines...
defIn read 32000000 lines...
defIn read 32100000 lines...
defIn read 32200000 lines...
defIn read 32300000 lines...
defIn read 32400000 lines...
defIn read 32500000 lines...
defIn read 32600000 lines...
defIn read 32700000 lines...
defIn read 32800000 lines...
defIn read 32900000 lines...
defIn read 33000000 lines...
defIn read 33100000 lines...
defIn read 33200000 lines...
defIn read 33300000 lines...
defIn read 33400000 lines...
defIn read 33500000 lines...
defIn read 33600000 lines...
defIn read 33700000 lines...
defIn read 33800000 lines...
defIn read 33900000 lines...
defIn read 34000000 lines...
defIn read 34100000 lines...
defIn read 34200000 lines...
defIn read 34300000 lines...
defIn read 34400000 lines...
defIn read 34500000 lines...
defIn read 34600000 lines...
defIn read 34700000 lines...
defIn read 34800000 lines...
defIn read 34900000 lines...
defIn read 35000000 lines...
defIn read 35100000 lines...
defIn read 35200000 lines...
defIn read 35300000 lines...
defIn read 35400000 lines...
defIn read 35500000 lines...
defIn read 35600000 lines...
defIn read 35700000 lines...
defIn read 35800000 lines...
defIn read 35900000 lines...
defIn read 36000000 lines...
defIn read 36100000 lines...
defIn read 36200000 lines...
defIn read 36300000 lines...
defIn read 36400000 lines...
defIn read 36500000 lines...
defIn read 36600000 lines...
defIn read 36700000 lines...
defIn read 36800000 lines...
defIn read 36900000 lines...
defIn read 37000000 lines...
defIn read 37100000 lines...
defIn read 37200000 lines...
defIn read 37300000 lines...
defIn read 37400000 lines...
defIn read 37500000 lines...
defIn read 37600000 lines...
defIn read 37700000 lines...
defIn read 37800000 lines...
defIn read 37900000 lines...
defIn read 38000000 lines...
defIn read 38100000 lines...
defIn read 38200000 lines...
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
defIn read 38300000 lines...
defIn read 38400000 lines...
defIn read 38500000 lines...
defIn read 38600000 lines...
defIn read 38700000 lines...
defIn read 38800000 lines...
defIn read 38900000 lines...
defIn read 39000000 lines...
defIn read 39100000 lines...
defIn read 39200000 lines...
defIn read 39300000 lines...
defIn read 39400000 lines...
defIn read 39500000 lines...
defIn read 39600000 lines...
defIn read 39700000 lines...
defIn read 39800000 lines...
defIn read 39900000 lines...
defIn read 40000000 lines...
defIn read 40100000 lines...
defIn read 40200000 lines...
defIn read 40300000 lines...
defIn read 40400000 lines...
defIn read 40500000 lines...
defIn read 40600000 lines...
defIn read 40700000 lines...
DEF file 'dbs/tv_chip.innovusOUTwD0.def.gz' is parsed, current time is Thu Dec 11 22:59:47 2025.
The block DEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_0.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_1.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_1_2.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/def/databahn_data_pat_gen.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/def/cdns_lp6_x48_ew_phy_top.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/def/cadence_mc_ew_controller.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_2_0.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz is read in multi-thread mode and the log is redirected to logfile '.merge_hier_def_2_1.log'. Run command tail -f on the file in separate window to see the progress.
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz has been read
The block DEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz has been read
Error found in sub-log file '.merge_hier_def_2_0.log' for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz':
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1D1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1D0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0D1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0D0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
End of error message for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/def/cdns_lp6_x48_ew_phy_ds_top.def.gz'.
Error found in sub-log file '.merge_hier_def_2_1.log' for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz':
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A1' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG_HM_A0' in the hierarchy ''.
**ERROR: (IMPDB-5061):	Cannot find PG net 'VDDG' in the hierarchy ''.
End of error message for def file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/def/cdns_lp6_x48_ew_phy_as_top.def.gz'.
Adjusting IO height right to finFet grid from 48.399 to 48.416
Updating the floorplan ...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views

SPEF files for RC Corner rcbest_CCbest_m40c:
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_rcbest_CCbest_m40c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_rcbest_CCbest_m40c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_rcbest_CCbest_m40c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_rcbest_CCbest_m40c.spef.gz'
Sub-block Spef file '/projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_rcbest_CCbest_m40c.spef.gz'
Top-level spef file '/projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_rcbest_CCbest_m40c.spef.gz'.
Start spef parsing (MEM=28255.5).
SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_top/Y2025-M12-D03-H16/spef/cdns_lp6_x48_ew_phy_top_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 4763795
Number of Ground Caps   : 4601639
Number of Coupling Caps : 1866486

SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_ds_top/Y2025-M12-D02-H09/spef/cdns_lp6_x48_ew_phy_ds_top_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 8226620
Number of Ground Caps   : 7636701
Number of Coupling Caps : 1600980

SPEF file /projects/TC70_LPDDR6_N5P/output/cdns_lp6_x48_ew_phy_as_top/Y2025-M12-D02-H11/spef/cdns_lp6_x48_ew_phy_as_top_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 6406224
Number of Ground Caps   : 5959158
Number of Coupling Caps : 1683692

SPEF file /projects/TC70_LPDDR6_N5P/output/databahn_data_pat_gen/Y2025-M11-D18-H20/spef/databahn_data_pat_gen_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 1597551
Number of Ground Caps   : 1460008
Number of Coupling Caps : 147100

SPEF file /projects/TC70_LPDDR6_N5P/work/tv_chip/zhaozhao/signoff/signoff-1211b/spef/tv_chip_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 1765916
Number of Ground Caps   : 1725754
Number of Coupling Caps : 710412

SPEF file /projects/TC70_LPDDR6_N5P/output/cadence_mc_ew_controller/Y2025-M12-D04-H21/spef/cadence_mc_ew_controller_rcbest_CCbest_m40c.spef.gz.
Number of Resistors     : 20399069
Number of Ground Caps   : 18823910
Number of Coupling Caps : 2038534

End spef parsing (MEM=29072.3 CPU=0:05:57 REAL=0:00:35.0).
#Final origin and orientation in top-level from merging of hierarchical parasitic data
#
#cell                                x_offset     y_offset   orient x_block_origin y_block_origin   source hinst                           
cadence_mc_ew_controller              1488.38      1775.51       MX            0            0      DEF cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0
cadence_mc_ew_controller              1488.38       702.24       R0            0            0      DEF cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch1/cadence_mc_ew_sc0
cdns_lp6_x48_ew_phy_top                     0       207.48       R0            0            0      DEF cdns_dragonfly_phy_top          
databahn_data_pat_gen                 1240.32      1392.47       MX            0            0      DEF databahn_data_pat_gen_ch0       
databahn_data_pat_gen                 1240.32      1085.28       R0            0            0      DEF databahn_data_pat_gen_ch1       
cdns_lp6_x48_ew_phy_as_top                  0      2131.19       MX            0            0      DEF cdns_dragonfly_phy_top/inst_phy_as_top_a0
cdns_lp6_x48_ew_phy_as_top            1468.95      2131.19     R180            0            0      DEF cdns_dragonfly_phy_top/inst_phy_as_top_a1
cdns_lp6_x48_ew_phy_ds_top                  0      347.928       R0            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0
cdns_lp6_x48_ew_phy_ds_top                  0      3003.67       MX            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1
cdns_lp6_x48_ew_phy_ds_top            1468.95      347.928       MY            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0
cdns_lp6_x48_ew_phy_ds_top            1468.95      3003.67     R180            0            0      DEF cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1
1775 nets are missing in SPEF file. The names of these nets are saved in ./rcbest_CCbest_m40c.missing_nets.rpt.
<CMD> report_annotated_parasitics -list_not_annotated -list_real_net -list_broken_net
####################################################################
# report_annotated_parasitics: Thu Dec 11 23:06:31 2025
#   view: ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold
#   -list_not_annotated
#   -list_real_net
#   -list_broken_net
####################################################################
#
# list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
# unit: pF, Ohm

# No not-annotated real net.

# Summary of Annotated Parasitics:
+------------------------------------------------------------------------------+
|    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
+---------------------+------------+---------------------+---------------------+
| total               |    6338839 |    5421158 85.52%   |     917681 14.48%   |
+---------------------+------------+---------------------+---------------------+
| 0-term:floating (*) |     915906 |          0  0.00%   |     915906 100.00%   |
| 1-term:no load      |       3395 |       1620 47.72%   |       1775 52.28%   |
| real net (complete) |    5419538 |    5419538 100.00%   |          0  0.00%   |
| real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
| zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
+------------------------------------------------------------------------------+
Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.

+-----------------------------------------------------------------+
| Annotated |    Res (MOhm)   |    Cap (uF)     |    XCap (uF)    |
+-----------+-----------------+-----------------+-----------------+
| Count     |      96241879   |      89360349   |      16718838   |
| Value     |     2149.5563   |       10.8733   |        3.1583   |
+-----------------------------------------------------------------+
<CMD> all_setup_analysis_views
<CMD> update_constraint_mode -name ND1 -sdc_files $ND1_sdc_files 
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets' ...
Current (total cpu=0:22:57, real=0:09:30, peak res=27050.0M, current mem=26111.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=26112.0M, current mem=26112.0M)
Current (total cpu=0:22:57, real=0:09:30, peak res=27050.0M, current mem=26112.0M)
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets' ...
Current (total cpu=0:22:57, real=0:09:30, peak res=27050.0M, current mem=26112.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=26112.2M, current mem=26112.2M)
Current (total cpu=0:22:58, real=0:09:31, peak res=27050.0M, current mem=26112.2M)
Reading timing constraints file '/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets' ...
Current (total cpu=0:22:58, real=0:09:31, peak res=27050.0M, current mem=26112.2M)
**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/ext_clk_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 66).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/ext_clk_mux_dpll/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 66).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_1ui_phy_clk_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 82).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tv_div_bypass_clk_sel_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 86).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tv_div_bypass_apb_pclk_sel_mux/sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 87).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pclk/mux_sel[1]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pclk/mux_sel[0]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/i_clk_mux_phy_pll_refclk/mux_sel' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 104).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[3]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 106).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[2]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 107).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[1]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 108).

**WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'tv_clk/inst_tp_clk_mux/sel[0]' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 109).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_apb_PCLK' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 274).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_jtag_tck' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 282).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_uc_JTCK' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 289).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_pclk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 385).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cdns_dragonfly_phy_top/phy_pll_refclk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 390).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'databahn_data_pat_gen_ch0/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 402).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'databahn_data_pat_gen_ch1/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 410).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/clk' (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 423).

Message <TCLCMD-1531> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 432).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
create_clock                                      | 9              | 0              
get_clock                                         | 68             | 0              
get_pins                                          | 65             | 0              
create_generated_clock                            | 26             | 0              
set_clock_uncertainty                             | 70             | 0              
set_disable_clock_gating_check                    | 5              | 0              
get_clocks                                        | 28             | 0              
get_cells                                         | 5              | 0              
set_case_analysis                                 | 17             | 0              
get_ports                                         | 7              | 0              
get_pin                                           | 6              | 0              
set_max_transition                                | 1              | 0              
current_design                                    | 1              | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_multicycle_path                               | 578            | 0              
get_cells                                         | 578            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_multicycle_path                               | 578            | 0              
get_cells                                         | 578            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_propagated_clock                              | 1              | 0              
create_clock                                      | 19             | 0              
set_clock_groups                                  | 1              | 0              
get_pins                                          | 35             | 0              
create_generated_clock                            | 8              | 0              
set_clock_uncertainty                             | 166            | 0              
get_clocks                                        | 310            | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
get_cells                                         | 8              | 0              
get_pins                                          | 18             | 0              
set_multicycle_path                               | 32             | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
sizeof_collection                                 | 1              | 0              
get_cells                                         | 4              | 0              
set_false_path                                    | 12             | 0              
get_pins                                          | 12             | 0              
------------------------------------------------------------------------------------
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_max_transition                                | 1              | 0              
current_design                                    | 1              | 0              
set_disable_clock_gating_check                    | 1              | 0              
sizeof_collection                                 | 2              | 0              
set_case_analysis                                 | 7              | 0              
get_pins                                          | 10             | 0              
------------------------------------------------------------------------------------
**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 498).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 500).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 501).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 502).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 503).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 504).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 507).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 509).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 510).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 511).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 512).

**WARN: (TCLCMD-1557):	The 'set_clock_sense' command has been replaced by the 'set_sense' command in SDC2.1 specifications.'set_clock_sense' command still works but it is recommended to switch set_sense as per SDC 2.1 guidelines. (File /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets, Line 513).

INFO (CTE): Reading of timing constraints file /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets completed, with 32 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:06.6, real=0:00:05.0, peak res=26397.4M, current mem=26397.4M)
Current (total cpu=0:23:05, real=0:09:36, peak res=27050.0M, current mem=26397.4M)
<CMD> set_default_switching_activity -input_activity 0.15 -period 0.625
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 1600MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> propagate_activity
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=30248.1 CPU=0:00:01.0 REAL=0:00:01.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
Start slew iteration 
#################################################################################
# Design Name: tv_chip
# Design Mode: 5nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPCTE-337):	An unsupported Liberty attribute: max_clock_tree_path - was found on pin CLK of cell: TS1N05MBLVTA16384X39M16QWBZHODCP in library: ts1n05mblvta16384x39m16qwbzhodcp_ffgnp_0p825v_0p825v_125c_cbest_ccbest. This attribute is not supported by timing analysis and will be ignored. Type 'man IMPCTE-337' for more detailed information.
Start delay calculation (fullDC) (16 T). (MEM=27892.2)
/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets
/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets
AAE_INFO: Calculated 2511474 terms (45.93% of all nets), 2956209 out of 5092474 siblings were shared (58.05%).
AAE_INFO: Calculated response to switching victim drivers 5023280 times; 329502 of them using simulation.
AAE_INFO: Calculated 17051 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 34350 times; 1532 of them using simulation.
End delay calculation. (MEM=31719.7 CPU=0:03:05 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=31196.1 CPU=0:05:19 REAL=0:00:29.0)
update aggressor slew in non distributed run
End Slew iteration 
Start delay calculation (fullDC) (16 T). (MEM=31172.9)
**WARN: (IMPESI-3095):	Net: 'atb0_int' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TRST' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TMS' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TCK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_UCJTAG_TDI' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TRST' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TC_TMS' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TCK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_JTAG_TDI' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'atb1_int' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_XTAL_SEL' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_CHIP_RESET_N' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_XTAL_IN' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_APB_RESET_N' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_ALTXTAL_IN' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_APBCLK' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ0' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ1' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ2' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'PAD_TP_DQ4' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO: Calculated 2534278 terms (46.35% of all nets), 2933405 out of 5092474 siblings were shared (57.60%).
AAE_INFO: Calculated response to switching victim drivers 21994074 times; 7250223 of them using simulation.
AAE_INFO: Calculated 17051 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 124426 times; 85155 of them using simulation.
AAE_INFO-618: Total number of nets in the design is 6338898,  86.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=31897.5 CPU=0:20:32 REAL=0:01:18)
End delay calculation (fullDC). (MEM=31897.5 CPU=0:20:32 REAL=0:01:19)
esiiDumpWaveformsThread is successfull 1 
Save waveform /tmp/ssv_tmpdir_1907988_6cbc43f5-97ed-470a-82e3-02d2d9d95c20_H7EQ0v/.AAE_1NiIlo/.AAE_1907988_6cbc43f5-97ed-470a-82e3-02d2d9d95c20/waveform.data in separate thread...
Finish pthread dumping compressed waveforms.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 38934.5M)
Loading CTE timing window is completed (CPU = 0:00:25.3, REAL = 0:00:01.0, MEM = 38934.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=30225.7)
AAE_INFO: Calculated 53502 terms (56.10% of all nets), 41870 out of 5056896 siblings were shared (0.83%).
AAE_INFO: Calculated response to switching victim drivers 147815 times; 119506 of them using simulation.
AAE_INFO: Calculated 341 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 1009 times; 389 of them using simulation.
AAE_INFO-618: Total number of nets in the design is 6338898,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=30511.6 CPU=0:01:22 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=29764 CPU=0:01:23 REAL=0:00:06.0)
Save and delete waveform data /tmp/ssv_tmpdir_1907988_6cbc43f5-97ed-470a-82e3-02d2d9d95c20_H7EQ0v/.AAE_1NiIlo/.AAE_1907988_6cbc43f5-97ed-470a-82e3-02d2d9d95c20/waveform.data ...
Swap out waveforms (MEM=36508.6 CPU=0:00:00.0 REAL=0:00:00.0) 
Finish pthread dumping timing data and compressed waveforms.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
pll_clk_aux(3205.13MHz) pll_clk(3205.13MHz) phy_clk_src_ext_clk(3205.13MHz) phy_clk_src_aux(3205.13MHz) phy_clk_src(3205.13MHz) ext_clk(3205.13MHz) as1ds1_PLL_clk_obs_out(3205.13MHz) as1ds0_PLL_clk_obs_out(3205.13MHz) as1_PLL_clk_obs_out(3205.13MHz) as0ds1_PLL_clk_obs_out(3205.13MHz) as0ds0_PLL_clk_obs_out(3205.13MHz) as0_PLL_clk_obs_out(3205.13MHz) pll_div2_clk_aux(1602.56MHz) pll_div2_clk(1602.56MHz) phy_pll_refclk_src_ext_clk(1602.56MHz) phy_pll_refclk_src_aux(1602.56MHz) phy_pll_refclk_src(1602.56MHz) phy_pll_refclk(1602.56MHz) phy_phy_dll_fdbk_out_clk(1602.56MHz) phy_pclk_src_ext_clk(1602.56MHz) phy_pclk_src_aux(1602.56MHz) phy_pclk_src(1602.56MHz) phy_pclk(1602.56MHz) div2_clk_ext_clk(1602.56MHz) clk_ctlr_lp5_ch1(1602.56MHz) clk_ctlr_lp5_ch0(1602.56MHz) clk_ctlr_ch1(1602.56MHz) clk_ctlr_ch0(1602.56MHz) clk_ch1_dpg(1602.56MHz) clk_ch0_dpg(1602.56MHz) as1ds1_rst_exit_rdqs_clk(1602.56MHz) as1ds1_rst_exit_dsoe_clk(1602.56MHz) as1ds1_phy_dll_fdbk_out_clk(1602.56MHz) as1ds1_PLL_refclk_obs_out(1602.56MHz) as1ds0_rst_exit_rdqs_clk(1602.56MHz) as1ds0_rst_exit_dsoe_clk(1602.56MHz) as1ds0_phy_dll_fdbk_out_clk(1602.56MHz) as1ds0_PLL_refclk_obs_out(1602.56MHz) as1_phy_dll_fdbk_out_clk(1602.56MHz) as1_PLL_refclk_obs_out(1602.56MHz) as0ds1_rst_exit_rdqs_clk(1602.56MHz) as0ds1_rst_exit_dsoe_clk(1602.56MHz) as0ds1_phy_dll_fdbk_out_clk(1602.56MHz) as0ds1_PLL_refclk_obs_out(1602.56MHz) as0ds0_rst_exit_rdqs_clk(1602.56MHz) as0ds0_rst_exit_dsoe_clk(1602.56MHz) as0ds0_phy_dll_fdbk_out_clk(1602.56MHz) as0ds0_PLL_refclk_obs_out(1602.56MHz) as0_phy_dll_fdbk_out_clk(1602.56MHz) as0_PLL_refclk_obs_out(1602.56MHz) pll_apb_clk(534.759MHz) phy_apb_pclk(534.759MHz) clk_ctlr_ch1_apb(534.759MHz) clk_ctlr_ch0_apb(534.759MHz) apb_pclk(534.759MHz) pll_div4_clk_aux(400.641MHz) pll_div4_clk(400.641MHz) div4_clk_ext_clk(400.641MHz) phy_apb_pclk_div(267.38MHz) xtal_in(123.077MHz) altxtal_in(123.077MHz) ucjtag_tck(100MHz) jtag_clk_in(100MHz) clk_uc_jtck(100MHz) clk_phy_jtck(100MHz) 
Starting Levelizing
2025-Dec-11 23:11:28 (2025-Dec-11 17:41:28 GMT)
2025-Dec-11 23:11:31 (2025-Dec-11 17:41:31 GMT): 10%
2025-Dec-11 23:11:35 (2025-Dec-11 17:41:35 GMT): 20%
2025-Dec-11 23:11:38 (2025-Dec-11 17:41:38 GMT): 30%
2025-Dec-11 23:11:42 (2025-Dec-11 17:41:42 GMT): 40%
2025-Dec-11 23:11:45 (2025-Dec-11 17:41:45 GMT): 50%
2025-Dec-11 23:11:50 (2025-Dec-11 17:41:50 GMT): 60%
2025-Dec-11 23:11:53 (2025-Dec-11 17:41:53 GMT): 70%
2025-Dec-11 23:11:57 (2025-Dec-11 17:41:57 GMT): 80%
2025-Dec-11 23:12:02 (2025-Dec-11 17:42:02 GMT): 90%

Finished Levelizing
2025-Dec-11 23:12:22 (2025-Dec-11 17:42:22 GMT)

Starting Activity Propagation
2025-Dec-11 23:12:23 (2025-Dec-11 17:42:23 GMT)
2025-Dec-11 23:13:12 (2025-Dec-11 17:43:12 GMT): 10%
2025-Dec-11 23:13:27 (2025-Dec-11 17:43:27 GMT): 20%
2025-Dec-11 23:13:47 (2025-Dec-11 17:43:47 GMT): 30%
2025-Dec-11 23:14:27 (2025-Dec-11 17:44:27 GMT): 40%
2025-Dec-11 23:14:46 (2025-Dec-11 17:44:46 GMT): 50%
2025-Dec-11 23:15:05 (2025-Dec-11 17:45:05 GMT): 60%
2025-Dec-11 23:15:28 (2025-Dec-11 17:45:28 GMT): 70%
2025-Dec-11 23:15:45 (2025-Dec-11 17:45:45 GMT): 80%

Finished Activity Propagation
2025-Dec-11 23:15:48 (2025-Dec-11 17:45:48 GMT)
<CMD> define_proc_arguments userEnableFullDelayLineInVoltus -info {set switching activity to the whole delay line to make sure the PG structure related to delay line has no weak points} -define_args {}
<CMD> parse_proc_arguments -args {} results
<CMD> write_tcf tv_chip.tcf
Writing TCF output to file 'tv_chip.tcf'
<CMD> read_activity_file -format TCF -set_net_freq true tv_chip.tcf
'read_activity_file' finished successfully.

Power Net Detected:
        Voltage	    Name
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDD_SENSE
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDD_SENSE
         0.825V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDD_SENSE
          0.57V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/VDDQ_SENSE
          0.57V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/VDDQ_SENSE
          0.57V	    cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/VDDQ_SENSE
         0.825V	    cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG
         0.825V	    cdns_dragonfly_phy_top/inst_phy_as_top_a0/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/inst_phy_as_top_a1/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A1D1
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A1D0
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A1
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A0D1
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A0D0
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_A0
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM_CMN
         0.825V	    cdns_dragonfly_phy_top/VDDG_HM
         0.825V	    cdns_dragonfly_phy_top/VDDG
         0.825V	    VDDG_HM_CHIP
             0V	    ESD
             0V	    POCCTRLD
             0V	    POCCTRL
         0.825V	    VDD
         0.825V	    VDDM_SRAM
         0.825V	    VDD_PLL_A0_AS
         0.825V	    VDD_PLL_A0_DS0
         0.825V	    VDD_PLL_A0_DS1
         0.825V	    VDD_PLL_A1_AS
         0.825V	    VDD_PLL_A1_DS0
         0.825V	    VDD_PLL_A1_DS1
         0.825V	    VDD_SENSE
          0.57V	    VDDQ
          0.57V	    VDDQ_SENSE
         0.935V	    VDDQXC
         0.935V	    VDDQXD
         0.825V	    VDD2
          0.57V	    VDDQ2
         0.935V	    VDDQX2
          1.32V	    VDDPST
         0.825V	    VDD_PLL_DSHM
           1.2V	    VDDHVPLL_FRAC0
         0.825V	    VDDPOSTPLL_FRAC0
         0.825V	    VDDREFPLL_FRAC0
           1.2V	    VDDHVPLL_FRAC1
         0.825V	    VDDPOSTPLL_FRAC1
         0.825V	    VDDREFPLL_FRAC1
           1.2V	    VDDHVPLL_FRAC2
         0.825V	    VDDREFPLL_FRAC2
         0.825V	    VDDPOSTPLL_FRAC2
             0V	    VSS
  No hierarchy separator specified - trying default '/'.

Loading TCF file tv_chip.tcf


  Filename (activity)                    : tv_chip.tcf
  Names in file that matched to design   : 5422933/5422933
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 5422933/5422933 = 100%


  Total annotation coverage for all files of type TCF: 5422933/5422933 =
100%


Starting Activity Propagation
2025-Dec-11 23:18:29 (2025-Dec-11 17:48:29 GMT)

Finished Activity Propagation
2025-Dec-11 23:21:24 (2025-Dec-11 17:51:24 GMT)

Activity annotation summary:
        Primary Inputs : 259/259 = 100%
          Flop outputs : 757914/757914 = 100%
  Memory/Macro outputs : 9479/9479 = 100%
      Tristate outputs : 0/0 = 0%
            Total Nets : 5422933/5422933 = 100%

All net frequency set<CMD> verify_AC_limit -view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold -method {rms avg peak} -detailed -use_db_freq -ict_em_models /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d2p1a/cln5_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem -lifetime 87600 -em_temperature 105 -delta_T 10 -report dbs/EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold/tv_chip.aclimit.rpt
**WARN: (IMPVAC-263):	Option "-use_db_freq" is obsolete and will be removed in a future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts to use -toggle for setting frequency.
**WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
Using default Delay Calculation Engine.

******** Start: verifyACLimit ********
Start Time: Thu Dec 11 23:22:03 2025


QRCTech file: /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/fs_v1d2p4a/rcbest/Tech/rcbest_CCbest/qrcTechFile

ICTEM file: /process/tsmcN5/data/g/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d2p1a/cln5_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem

LayerMapping file: /projects/TC70_LPDDR6_N5P/libs/QRC/N5_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT.lefTechFileMap
[23:22:04.248954] Periodic Lic check successful
[23:22:04.773274] Feature usage summary:
[23:22:04.773275] Voltus_Power_Integrity_XL
[23:22:04.773280] Voltus_Power_Integrity_AA
[23:22:04.773281] Voltus_Power_Integrity_MP

(#112) This command "verify_AC_limit -view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold ..." required an extra checkout of license vtsaa.
Additional license(s) checked out: 1 'Voltus_Power_Integrity_AA' license(s)
Checking colored metals on non-color layers
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Name: tv_chip
# Design Mode: 5nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=42816.7)
/projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_top.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/user_setup_tv_chip.ets /projects/TC70_LPDDR6_N5P/input/latest/sta_signoff_ND1_0p75v/constraints/tv_chip/tv_chip.con.ets
AAE_INFO: Calculated 2518151 terms (46.06% of all nets), 2949532 out of 5092674 siblings were shared (57.92%).
AAE_INFO: Calculated response to switching victim drivers 21710526 times; 4395353 of them using simulation.
AAE_INFO: Calculated 16215 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 84922 times; 64070 of them using simulation.
AAE_INFO: Calculated 2518239 terms (46.06% of all nets), 2949444 out of 5092674 siblings were shared (57.92%).
AAE_INFO: Calculated response to switching victim drivers 21711114 times; 5616852 of them using simulation.
AAE_INFO: Calculated 16215 terms (100.00% of all nets), 0 out of 0 siblings were shared (0.00%).
AAE_INFO: Calculated response to switching victim drivers 84922 times; 65108 of them using simulation.
End delay calculation. (MEM=46506.7 CPU=1:26:52 REAL=0:01:57)
End delay calculation (fullDC). (MEM=46506.7 CPU=1:26:54 REAL=0:01:59)
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_dft_ashm_if_wrap/i_pclk_gate_as_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
**WARN: (TA-1082):	Detected a missing clock arrival for one transition in view ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold at pin cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dft_dshm_if_wrap/i_pclk_gate_ds_tp_reg/hic_dnt_cnhls/Q because a timing arc of this pin allows only one transition to propagate. A single clock edge will continue to propagate beyond this pin, but may result in additional errors if the missing edge is required for downstream analysis. Additional details for this message are available using 'man TA-1082'.
Timing Analysis Mode: CTE
Irms Scale Factor: 1
Verifying all signal nets.
View ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold and Hold mode is used in calculation.
** NOTE: Created directory path 'dbs/EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold' for file 'dbs/EM_ND1_func_ffgnp_0p825v_m40c_cbest_CCbest_T_rcbest_CCbest_hold/tv_chip.aclimit.rpt'.
**WARN: (IMPVAC-216):	Net FE_RN_4983 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN547_ch1_sc0_dfi_rddata_w2_15 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN539_ch0_sc0_dfi_rddata_valid_w5_0 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN536_ch1_sc0_dfi_rddata_w6_38 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN534_ch1_sc0_dfi_rddata_w3_23 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN532_ch1_sc0_dfi_rddata_w6_12 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN523_ch1_sc0_dfi_rddata_w2_23 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN522_ch0_sc0_dfi_rddata_valid_w2_0 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN508_ch1_sc0_dfi_rddata_w2_11 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN505_ch1_sc0_dfi_rddata_w2_0 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN500_ch1_sc0_dfi_rddata_w7_20 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN498_ch1_sc0_dfi_rddata_w2_19 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN495_ch0_sc0_dfi_rddata_w6_36 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN487_ch0_sc0_dfi_rddata_w3_18 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN484_ch0_sc0_dfi_rddata_w2_2 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN483_ch1_sc0_dfi_rddata_w3_11 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN477_ch0_sc0_dfi_rddata_w6_47 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN439_ch1_sc0_dfi_rddata_w6_21 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN438_ch1_sc0_dfi_rddata_w5_38 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (IMPVAC-216):	Net FE_PSBN435_ch1_sc0_dfi_rddata_w5_42 has 0Hz frequency in the design. Tool will apply the frequency 1000000.0 Hz from option -default_freq_for_unconstrained_nets for the EM calculation.
**WARN: (EMS-62):	Message <IMPVAC-216> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPVAC-211):	Net PAD_DPG_ERR has frequency 64.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-213):	NET PAD_DPG_ERR has 1 output port connected to the net that does not have output load/cap set by set_load in SDC.
**WARN: (IMPVAC-213):	NET PAD_UCJTAG_TDO has 1 output port connected to the net that does not have output load/cap set by set_load in SDC.
**WARN: (IMPVAC-213):	NET PAD_JTAG_TDO has 1 output port connected to the net that does not have output load/cap set by set_load in SDC.
**WARN: (IMPVAC-211):	Net ECOTV_1115_fix_tran_add_buf0_NET has frequency 56450.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_ECOTV_2025_11_18_13_fix_tranN12_FE_OFN26615_phy_lp_nsleep_in has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_164 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_163 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_162 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_161 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_160 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_159 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_158 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_157 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_156 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_155 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_154 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_153 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_152 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_151 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_150 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_RN_145 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (IMPVAC-211):	Net FE_OFN37517_dshm_ctl_0_jtag_data_5 has frequency 28.5 Hz in the design which is lower than the miminum peak frequency 1000000.0 of option -minPeakFreq.
**WARN: (EMS-62):	Message <IMPVAC-211> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-211> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPVAC-309):	NET FE_OFN123396_n has no receiver.
5000 nets processed: 0 violations
**WARN: (IMPVAC-310):	NET FE_OFN114681_n has no driver.
**WARN: (IMPVAC-310):	NET FE_OFN34483_phy_apb_PRESETn has no driver.
**WARN: (IMPVAC-310):	NET FE_OFN34481_phy_apb_PRESETn has no driver.
10000 nets processed: 0 violations
15000 nets processed: 0 violations
**WARN: (IMPVAC-310):	NET phy_apb_paddr[31] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[30] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[29] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[26] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[24] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[23] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[25] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[27] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[20] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[22] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[28] has no driver.
**WARN: (IMPVAC-310):	NET phy_apb_paddr[21] has no driver.
**WARN: (IMPVAC-309):	NET ch0_sc0_dfi_phymngd_type[1] has no receiver.
**WARN: (IMPVAC-310):	NET axi0_ARADDR[35] has no driver.
**WARN: (IMPVAC-310):	NET axi0_ARADDR[34] has no driver.
**WARN: (IMPVAC-310):	NET axi0_ARADDR[33] has no driver.
**WARN: (IMPVAC-310):	NET axi0_ARADDR[32] has no driver.
**WARN: (IMPVAC-310):	NET axi0_ARID[15] has no driver.
**WARN: (EMS-62):	Message <IMPVAC-310> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPVAC-309):	NET ch1_sc0_dfi_phymngd_type[1] has no receiver.
20000 nets processed: 0 violations
25000 nets processed: 0 violations
**WARN: (IMPVAC-309):	NET ch1_sc0_dfi_phyupd_type[0] has no receiver.
**WARN: (IMPVAC-309):	NET ch1_sc0_dfi_phyupd_type[1] has no receiver.
**WARN: (IMPVAC-309):	NET ch0_sc0_dfi_phyupd_type[1] has no receiver.
**WARN: (IMPVAC-309):	NET ch0_sc0_dfi_phyupd_type[0] has no receiver.
**WARN: (IMPVAC-309):	NET phy_freq_change_req_type[5] has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4371 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4373 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4372 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4376 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4378 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4379 has no receiver.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPVAC-309):	NET UNCONNECTED4374 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4375 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4377 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4381 has no receiver.
**WARN: (IMPVAC-309):	NET UNCONNECTED4382 has no receiver.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (IMPVAC-309):	NET UNCONNECTED4380 has no receiver.
**WARN: (EMS-62):	Message <IMPVAC-309> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
30000 nets processed: 0 violations
**ERROR: (IMPVAC-154):	net atb0_int has less than 2 pins, skip this net for both regular and simulation flow.
**ERROR: (IMPVAC-154):	net atb1_int has less than 2 pins, skip this net for both regular and simulation flow.
35000 nets processed: 0 violations
40000 nets processed: 0 violations
45000 nets processed: 0 violations
50000 nets processed: 0 violations
55000 nets processed: 0 violations
60000 nets processed: 0 violations
65000 nets processed: 0 violations
70000 nets processed: 0 violations
75000 nets processed: 0 violations
80000 nets processed: 0 violations
85000 nets processed: 0 violations
90000 nets processed: 0 violations
95000 nets processed: 0 violations
100000 nets processed: 0 violations
105000 nets processed: 0 violations
110000 nets processed: 0 violations
115000 nets processed: 0 violations
120000 nets processed: 0 violations
125000 nets processed: 0 violations
130000 nets processed: 0 violations
135000 nets processed: 0 violations
140000 nets processed: 0 violations
145000 nets processed: 0 violations
150000 nets processed: 0 violations
155000 nets processed: 0 violations
160000 nets processed: 0 violations
165000 nets processed: 0 violations
170000 nets processed: 0 violations
175000 nets processed: 0 violations
180000 nets processed: 0 violations
185000 nets processed: 0 violations
190000 nets processed: 0 violations
195000 nets processed: 0 violations
200000 nets processed: 0 violations
205000 nets processed: 0 violations
210000 nets processed: 0 violations
215000 nets processed: 0 violations
220000 nets processed: 0 violations
225000 nets processed: 0 violations
230000 nets processed: 0 violations
235000 nets processed: 0 violations
240000 nets processed: 0 violations
245000 nets processed: 0 violations
250000 nets processed: 0 violations
255000 nets processed: 0 violations
260000 nets processed: 0 violations
265000 nets processed: 0 violations
270000 nets processed: 0 violations
275000 nets processed: 0 violations
280000 nets processed: 0 violations
285000 nets processed: 0 violations
290000 nets processed: 0 violations
295000 nets processed: 0 violations
300000 nets processed: 0 violations
305000 nets processed: 0 violations
310000 nets processed: 0 violations
315000 nets processed: 0 violations
320000 nets processed: 0 violations
325000 nets processed: 0 violations
330000 nets processed: 0 violations
335000 nets processed: 0 violations
340000 nets processed: 0 violations
345000 nets processed: 0 violations
350000 nets processed: 0 violations
355000 nets processed: 0 violations
360000 nets processed: 0 violations
365000 nets processed: 0 violations
370000 nets processed: 0 violations
375000 nets processed: 0 violations
380000 nets processed: 0 violations
385000 nets processed: 0 violations
390000 nets processed: 0 violations
395000 nets processed: 0 violations
400000 nets processed: 0 violations
405000 nets processed: 0 violations
410000 nets processed: 0 violations
415000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/controller_ports/port_0/port_rddata/port_rddata_rdb/rdb_entry_4_.port_rddata_rdb_entry/UNCONNECTED3890 has no wire cap.
420000 nets processed: 0 violations
425000 nets processed: 0 violations
430000 nets processed: 0 violations
435000 nets processed: 0 violations
440000 nets processed: 0 violations
445000 nets processed: 0 violations
450000 nets processed: 0 violations
455000 nets processed: 0 violations
460000 nets processed: 0 violations
465000 nets processed: 0 violations
470000 nets processed: 0 violations
475000 nets processed: 0 violations
480000 nets processed: 0 violations
485000 nets processed: 0 violations
490000 nets processed: 0 violations
495000 nets processed: 0 violations
500000 nets processed: 0 violations
505000 nets processed: 0 violations
510000 nets processed: 0 violations
515000 nets processed: 0 violations
520000 nets processed: 0 violations
525000 nets processed: 0 violations
530000 nets processed: 0 violations
535000 nets processed: 0 violations
540000 nets processed: 0 violations
545000 nets processed: 0 violations
550000 nets processed: 0 violations
555000 nets processed: 0 violations
560000 nets processed: 0 violations
565000 nets processed: 0 violations
570000 nets processed: 0 violations
575000 nets processed: 0 violations
580000 nets processed: 0 violations
585000 nets processed: 0 violations
590000 nets processed: 0 violations
595000 nets processed: 0 violations
600000 nets processed: 0 violations
605000 nets processed: 0 violations
610000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_bank_logic/memcd_bank_slice_router/memcd_bank_slice_single_bank_arbiter_18/memcd_all_bank_arbiter_activation_priority_wr/UNCONNECTED9130 has no wire cap.
615000 nets processed: 0 violations
620000 nets processed: 0 violations
625000 nets processed: 0 violations
630000 nets processed: 0 violations
635000 nets processed: 0 violations
640000 nets processed: 0 violations
645000 nets processed: 0 violations
650000 nets processed: 0 violations
655000 nets processed: 0 violations
660000 nets processed: 0 violations
665000 nets processed: 0 violations
670000 nets processed: 0 violations
675000 nets processed: 0 violations
680000 nets processed: 0 violations
685000 nets processed: 0 violations
690000 nets processed: 0 violations
695000 nets processed: 0 violations
700000 nets processed: 0 violations
705000 nets processed: 0 violations
710000 nets processed: 0 violations
715000 nets processed: 0 violations
720000 nets processed: 0 violations
725000 nets processed: 0 violations
730000 nets processed: 0 violations
735000 nets processed: 0 violations
740000 nets processed: 0 violations
745000 nets processed: 0 violations
750000 nets processed: 0 violations
755000 nets processed: 0 violations
760000 nets processed: 0 violations
765000 nets processed: 0 violations
770000 nets processed: 0 violations
775000 nets processed: 0 violations
780000 nets processed: 0 violations
785000 nets processed: 0 violations
790000 nets processed: 0 violations
795000 nets processed: 0 violations
800000 nets processed: 0 violations
805000 nets processed: 0 violations
810000 nets processed: 0 violations
815000 nets processed: 0 violations
820000 nets processed: 0 violations
825000 nets processed: 0 violations
830000 nets processed: 0 violations
835000 nets processed: 0 violations
840000 nets processed: 0 violations
845000 nets processed: 0 violations
850000 nets processed: 0 violations
855000 nets processed: 0 violations
860000 nets processed: 0 violations
865000 nets processed: 0 violations
870000 nets processed: 0 violations
875000 nets processed: 0 violations
880000 nets processed: 0 violations
885000 nets processed: 0 violations
890000 nets processed: 0 violations
895000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter9/memcd_eq_phase_router/UNCONNECTED26922 has no wire cap.
900000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter11/memcd_eq_phase_router/UNCONNECTED26923 has no wire cap.
905000 nets processed: 0 violations
910000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter13/memcd_eq_phase_router/UNCONNECTED26924 has no wire cap.
915000 nets processed: 0 violations
920000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter15/memcd_eq_phase_router/UNCONNECTED26925 has no wire cap.
925000 nets processed: 0 violations
930000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter18/memcd_eq_phase_router/UNCONNECTED26926 has no wire cap.
935000 nets processed: 0 violations
940000 nets processed: 0 violations
945000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter22/memcd_eq_phase_router/UNCONNECTED26928 has no wire cap.
950000 nets processed: 0 violations
955000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter24/memcd_eq_phase_router/UNCONNECTED26929 has no wire cap.
960000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2r_diff_ba_same_bg_phase_val_calc/UNCONNECTED26930 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2r_diff_bg_phase_val_calc/UNCONNECTED26931 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2r_dpr_phase_val_calc/UNCONNECTED26932 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2r_same_ba_same_bg_phase_val_calc/UNCONNECTED26933 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2w_diff_bg_phase_val_calc/UNCONNECTED26934 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2w_dpr_phase_val_calc/UNCONNECTED26935 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter25/memcd_eq_phase_router/r2w_same_bg_phase_val_calc/UNCONNECTED26936 has no wire cap.
965000 nets processed: 0 violations
970000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter27/memcd_eq_phase_router/UNCONNECTED26938 has no wire cap.
975000 nets processed: 0 violations
980000 nets processed: 0 violations
985000 nets processed: 0 violations
990000 nets processed: 0 violations
995000 nets processed: 0 violations
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter33/memcd_eq_phase_router/w2r_ap_same_ba_same_bg_phase_val_calc/UNCONNECTED26939 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter33/memcd_eq_phase_router/w2r_diff_ba_same_bg_phase_val_calc/UNCONNECTED26940 has no wire cap.
**WARN: (IMPVAC-131):	NET cadence_mc_ew_amc_controller_top/cadence_mc_ew_ch0/cadence_mc_ew_sc0/memcd/memcd_cmd_path/memcd_eq_top/memcd_rw_cmd2cmd_timing/memcd_eq_counter33/memcd_eq_phase_router/w2r_diff_bg_phase_val_calc/UNCONNECTED26941 has no wire cap.
**WARN: (EMS-62):	Message <IMPVAC-131> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (EMS-62):	Message <IMPVAC-131> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
1000000 nets processed: 0 violations
1005000 nets processed: 0 violations
1010000 nets processed: 0 violations
1015000 nets processed: 0 violations
1020000 nets processed: 0 violations
1025000 nets processed: 0 violations
1030000 nets processed: 0 violations
1035000 nets processed: 0 violations
1040000 nets processed: 0 violations
1045000 nets processed: 0 violations
1050000 nets processed: 0 violations
1055000 nets processed: 0 violations
1060000 nets processed: 0 violations
1065000 nets processed: 0 violations
1070000 nets processed: 0 violations
1075000 nets processed: 0 violations
1080000 nets processed: 0 violations
1085000 nets processed: 0 violations
1090000 nets processed: 0 violations
1095000 nets processed: 0 violations
1100000 nets processed: 0 violations
1105000 nets processed: 0 violations
1110000 nets processed: 0 violations
1115000 nets processed: 0 violations
1120000 nets processed: 0 violations
1125000 nets processed: 0 violations
1130000 nets processed: 0 violations
1135000 nets processed: 0 violations
1140000 nets processed: 0 violations
1145000 nets processed: 0 violations
1150000 nets processed: 0 violations
1155000 nets processed: 0 violations
1160000 nets processed: 0 violations
1165000 nets processed: 0 violations
1170000 nets processed: 0 violations
1175000 nets processed: 0 violations
1180000 nets processed: 0 violations
1185000 nets processed: 0 violations
1190000 nets processed: 0 violations
1195000 nets processed: 0 violations
1200000 nets processed: 0 violations
1205000 nets processed: 0 violations
1210000 nets processed: 0 violations
1215000 nets processed: 0 violations
1220000 nets processed: 0 violations
1225000 nets processed: 0 violations
1230000 nets processed: 0 violations
1235000 nets processed: 0 violations
1240000 nets processed: 0 violations
1245000 nets processed: 0 violations
1250000 nets processed: 0 violations
1255000 nets processed: 0 violations
1260000 nets processed: 0 violations
1265000 nets processed: 0 violations
1270000 nets processed: 0 violations
1275000 nets processed: 0 violations
1280000 nets processed: 0 violations
1285000 nets processed: 0 violations
1290000 nets processed: 0 violations
1295000 nets processed: 0 violations
1300000 nets processed: 0 violations
1305000 nets processed: 0 violations
1310000 nets processed: 0 violations
1315000 nets processed: 0 violations
1320000 nets processed: 0 violations
1325000 nets processed: 0 violations
1330000 nets processed: 0 violations
1335000 nets processed: 0 violations
1340000 nets processed: 0 violations
1345000 nets processed: 0 violations
1350000 nets processed: 0 violations
1355000 nets processed: 0 violations
1360000 nets processed: 0 violations
1365000 nets processed: 0 violations
1370000 nets processed: 0 violations
1375000 nets processed: 0 violations
1380000 nets processed: 0 violations
1385000 nets processed: 0 violations
1390000 nets processed: 0 violations
1395000 nets processed: 0 violations
1400000 nets processed: 0 violations
1405000 nets processed: 0 violations
1410000 nets processed: 0 violations
1415000 nets processed: 0 violations
1420000 nets processed: 0 violations
1425000 nets processed: 0 violations
1430000 nets processed: 0 violations
1435000 nets processed: 0 violations
1440000 nets processed: 0 violations
1445000 nets processed: 0 violations
1450000 nets processed: 0 violations
1455000 nets processed: 0 violations
1460000 nets processed: 0 violations
1465000 nets processed: 0 violations
1470000 nets processed: 0 violations
1475000 nets processed: 0 violations
1480000 nets processed: 0 violations
1485000 nets processed: 0 violations
1490000 nets processed: 0 violations
1495000 nets processed: 0 violations
1500000 nets processed: 0 violations
1505000 nets processed: 0 violations
1510000 nets processed: 0 violations
1515000 nets processed: 0 violations
1520000 nets processed: 0 violations
1525000 nets processed: 0 violations
1530000 nets processed: 0 violations
1535000 nets processed: 0 violations
1540000 nets processed: 0 violations
1545000 nets processed: 0 violations
1550000 nets processed: 0 violations
1555000 nets processed: 0 violations
1560000 nets processed: 0 violations
1565000 nets processed: 0 violations
1570000 nets processed: 0 violations
1575000 nets processed: 0 violations
1580000 nets processed: 0 violations
1585000 nets processed: 0 violations
1590000 nets processed: 0 violations
1595000 nets processed: 0 violations
1600000 nets processed: 0 violations
1605000 nets processed: 0 violations
1610000 nets processed: 0 violations
1615000 nets processed: 0 violations
1620000 nets processed: 0 violations
1625000 nets processed: 0 violations
1630000 nets processed: 0 violations
1635000 nets processed: 0 violations
1640000 nets processed: 0 violations
1645000 nets processed: 0 violations
1650000 nets processed: 0 violations
1655000 nets processed: 0 violations
1660000 nets processed: 0 violations
1665000 nets processed: 0 violations
1670000 nets processed: 0 violations
1675000 nets processed: 0 violations
1680000 nets processed: 0 violations
1685000 nets processed: 0 violations
1690000 nets processed: 0 violations
1695000 nets processed: 0 violations
1700000 nets processed: 0 violations
1705000 nets processed: 0 violations
1710000 nets processed: 0 violations
1715000 nets processed: 0 violations
1720000 nets processed: 0 violations
1725000 nets processed: 0 violations
1730000 nets processed: 0 violations
1735000 nets processed: 0 violations
1740000 nets processed: 0 violations
1745000 nets processed: 0 violations
1750000 nets processed: 0 violations
1755000 nets processed: 0 violations
1760000 nets processed: 0 violations
1765000 nets processed: 0 violations
1770000 nets processed: 0 violations
1775000 nets processed: 0 violations
1780000 nets processed: 0 violations
1785000 nets processed: 0 violations
1790000 nets processed: 0 violations
1795000 nets processed: 0 violations
1800000 nets processed: 0 violations
1805000 nets processed: 0 violations
1810000 nets processed: 0 violations
1815000 nets processed: 0 violations
1820000 nets processed: 0 violations
1825000 nets processed: 0 violations
1830000 nets processed: 0 violations
1835000 nets processed: 0 violations
1840000 nets processed: 0 violations
1845000 nets processed: 0 violations
1850000 nets processed: 0 violations
1855000 nets processed: 0 violations
1860000 nets processed: 0 violations
1865000 nets processed: 0 violations
1870000 nets processed: 0 violations
1875000 nets processed: 0 violations
1880000 nets processed: 0 violations
1885000 nets processed: 0 violations
1890000 nets processed: 0 violations
1895000 nets processed: 0 violations
1900000 nets processed: 0 violations
1905000 nets processed: 0 violations
1910000 nets processed: 0 violations
1915000 nets processed: 0 violations
1920000 nets processed: 0 violations
1925000 nets processed: 0 violations
1930000 nets processed: 0 violations
1935000 nets processed: 0 violations
1940000 nets processed: 0 violations
1945000 nets processed: 0 violations
1950000 nets processed: 0 violations
1955000 nets processed: 0 violations
1960000 nets processed: 0 violations
1965000 nets processed: 0 violations
1970000 nets processed: 0 violations
1975000 nets processed: 0 violations
1980000 nets processed: 0 violations
1985000 nets processed: 0 violations
1990000 nets processed: 0 violations
1995000 nets processed: 0 violations
2000000 nets processed: 0 violations
2005000 nets processed: 0 violations
2010000 nets processed: 0 violations
2015000 nets processed: 0 violations
2020000 nets processed: 0 violations
2025000 nets processed: 0 violations
2030000 nets processed: 0 violations
2035000 nets processed: 0 violations
2040000 nets processed: 0 violations
2045000 nets processed: 0 violations
2050000 nets processed: 0 violations
2055000 nets processed: 0 violations
2060000 nets processed: 0 violations
2065000 nets processed: 0 violations
2070000 nets processed: 0 violations
2075000 nets processed: 0 violations
2080000 nets processed: 0 violations
2085000 nets processed: 0 violations
2090000 nets processed: 0 violations
2095000 nets processed: 0 violations
2100000 nets processed: 0 violations
2105000 nets processed: 0 violations
2110000 nets processed: 0 violations
2115000 nets processed: 0 violations
2120000 nets processed: 0 violations
2125000 nets processed: 0 violations
2130000 nets processed: 0 violations
2135000 nets processed: 0 violations
2140000 nets processed: 0 violations
2145000 nets processed: 0 violations
2150000 nets processed: 0 violations
2155000 nets processed: 0 violations
2160000 nets processed: 0 violations
2165000 nets processed: 0 violations
2170000 nets processed: 0 violations
2175000 nets processed: 0 violations
2180000 nets processed: 0 violations
2185000 nets processed: 0 violations
2190000 nets processed: 0 violations
2195000 nets processed: 0 violations
2200000 nets processed: 0 violations
2205000 nets processed: 0 violations
2210000 nets processed: 0 violations
2215000 nets processed: 0 violations
2220000 nets processed: 0 violations
2225000 nets processed: 0 violations
2230000 nets processed: 0 violations
2235000 nets processed: 0 violations
2240000 nets processed: 0 violations
2245000 nets processed: 0 violations
2250000 nets processed: 0 violations
2255000 nets processed: 0 violations
2260000 nets processed: 0 violations
2265000 nets processed: 0 violations
2270000 nets processed: 0 violations
2275000 nets processed: 0 violations
2280000 nets processed: 0 violations
2285000 nets processed: 0 violations
2290000 nets processed: 0 violations
2295000 nets processed: 0 violations
2300000 nets processed: 0 violations
2305000 nets processed: 0 violations
2310000 nets processed: 0 violations
2315000 nets processed: 0 violations
2320000 nets processed: 0 violations
2325000 nets processed: 0 violations
2330000 nets processed: 0 violations
2335000 nets processed: 0 violations
2340000 nets processed: 0 violations
2345000 nets processed: 0 violations
2350000 nets processed: 0 violations
2355000 nets processed: 0 violations
2360000 nets processed: 0 violations
2365000 nets processed: 0 violations
2370000 nets processed: 0 violations
2375000 nets processed: 0 violations
2380000 nets processed: 0 violations
2385000 nets processed: 0 violations
2390000 nets processed: 0 violations
2395000 nets processed: 0 violations
2400000 nets processed: 0 violations
2405000 nets processed: 0 violations
2410000 nets processed: 0 violations
2415000 nets processed: 0 violations
2420000 nets processed: 0 violations
2425000 nets processed: 0 violations
2430000 nets processed: 0 violations
2435000 nets processed: 0 violations
2440000 nets processed: 0 violations
2445000 nets processed: 0 violations
2450000 nets processed: 0 violations
2455000 nets processed: 0 violations
2460000 nets processed: 0 violations
2465000 nets processed: 0 violations
2470000 nets processed: 0 violations
2475000 nets processed: 0 violations
2480000 nets processed: 0 violations
2485000 nets processed: 0 violations
2490000 nets processed: 0 violations
2495000 nets processed: 0 violations
2500000 nets processed: 0 violations
2505000 nets processed: 0 violations
2510000 nets processed: 0 violations
2515000 nets processed: 0 violations
2520000 nets processed: 0 violations
2525000 nets processed: 0 violations
2530000 nets processed: 0 violations
2535000 nets processed: 0 violations
2540000 nets processed: 0 violations
2545000 nets processed: 0 violations
2550000 nets processed: 0 violations
2555000 nets processed: 0 violations
2560000 nets processed: 0 violations
2565000 nets processed: 0 violations
2570000 nets processed: 0 violations
2575000 nets processed: 0 violations
2580000 nets processed: 0 violations
2585000 nets processed: 0 violations
2590000 nets processed: 0 violations
2595000 nets processed: 0 violations
2600000 nets processed: 0 violations
2605000 nets processed: 0 violations
2610000 nets processed: 0 violations
2615000 nets processed: 0 violations
2620000 nets processed: 0 violations
2625000 nets processed: 0 violations
2630000 nets processed: 0 violations
2635000 nets processed: 0 violations
2640000 nets processed: 0 violations
2645000 nets processed: 0 violations
2650000 nets processed: 0 violations
2655000 nets processed: 0 violations
2660000 nets processed: 0 violations
2665000 nets processed: 0 violations
2670000 nets processed: 0 violations
2675000 nets processed: 0 violations
2680000 nets processed: 0 violations
2685000 nets processed: 0 violations
2690000 nets processed: 0 violations
2695000 nets processed: 0 violations
2700000 nets processed: 0 violations
2705000 nets processed: 0 violations
2710000 nets processed: 0 violations
2715000 nets processed: 0 violations
2720000 nets processed: 0 violations
2725000 nets processed: 0 violations
2730000 nets processed: 0 violations
2735000 nets processed: 0 violations
2740000 nets processed: 0 violations
2745000 nets processed: 0 violations
2750000 nets processed: 0 violations
2755000 nets processed: 0 violations
2760000 nets processed: 0 violations
2765000 nets processed: 0 violations
2770000 nets processed: 0 violations
2775000 nets processed: 0 violations
2780000 nets processed: 0 violations
2785000 nets processed: 0 violations
2790000 nets processed: 0 violations
2795000 nets processed: 0 violations
2800000 nets processed: 0 violations
2805000 nets processed: 0 violations
2810000 nets processed: 0 violations
2815000 nets processed: 0 violations
2820000 nets processed: 0 violations
2825000 nets processed: 0 violations
2830000 nets processed: 0 violations
2835000 nets processed: 0 violations
2840000 nets processed: 0 violations
2845000 nets processed: 0 violations
2850000 nets processed: 0 violations
2855000 nets processed: 0 violations
2860000 nets processed: 0 violations
2865000 nets processed: 0 violations
2870000 nets processed: 0 violations
2875000 nets processed: 0 violations
2880000 nets processed: 0 violations
2885000 nets processed: 0 violations
2890000 nets processed: 0 violations
2895000 nets processed: 0 violations
2900000 nets processed: 0 violations
2905000 nets processed: 0 violations
2910000 nets processed: 0 violations
2915000 nets processed: 0 violations
2920000 nets processed: 0 violations
2925000 nets processed: 0 violations
2930000 nets processed: 0 violations
2935000 nets processed: 0 violations
2940000 nets processed: 0 violations
2945000 nets processed: 0 violations
2950000 nets processed: 0 violations
2955000 nets processed: 0 violations
2960000 nets processed: 0 violations
2965000 nets processed: 0 violations
2970000 nets processed: 0 violations
2975000 nets processed: 0 violations
2980000 nets processed: 0 violations
2985000 nets processed: 0 violations
2990000 nets processed: 0 violations
2995000 nets processed: 0 violations
3000000 nets processed: 0 violations
3005000 nets processed: 0 violations
3010000 nets processed: 0 violations
3015000 nets processed: 0 violations
3020000 nets processed: 0 violations
3025000 nets processed: 0 violations
3030000 nets processed: 0 violations
3035000 nets processed: 0 violations
3040000 nets processed: 0 violations
3045000 nets processed: 0 violations
3050000 nets processed: 0 violations
3055000 nets processed: 0 violations
3060000 nets processed: 0 violations
3065000 nets processed: 0 violations
3070000 nets processed: 0 violations
3075000 nets processed: 0 violations
3080000 nets processed: 0 violations
3085000 nets processed: 0 violations
3090000 nets processed: 0 violations
3095000 nets processed: 0 violations
3100000 nets processed: 0 violations
3105000 nets processed: 0 violations
3110000 nets processed: 0 violations
3115000 nets processed: 0 violations
3120000 nets processed: 0 violations
3125000 nets processed: 0 violations
3130000 nets processed: 0 violations
3135000 nets processed: 0 violations
3140000 nets processed: 0 violations
3145000 nets processed: 0 violations
3150000 nets processed: 0 violations
3155000 nets processed: 0 violations
3160000 nets processed: 0 violations
3165000 nets processed: 0 violations
3170000 nets processed: 0 violations
3175000 nets processed: 0 violations
3180000 nets processed: 0 violations
3185000 nets processed: 0 violations
3190000 nets processed: 0 violations
3195000 nets processed: 0 violations
3200000 nets processed: 0 violations
3205000 nets processed: 0 violations
3210000 nets processed: 0 violations
3215000 nets processed: 0 violations
3220000 nets processed: 0 violations
3225000 nets processed: 0 violations
3230000 nets processed: 0 violations
3235000 nets processed: 0 violations
3240000 nets processed: 0 violations
3245000 nets processed: 0 violations
3250000 nets processed: 0 violations
3255000 nets processed: 0 violations
3260000 nets processed: 0 violations
3265000 nets processed: 0 violations
3270000 nets processed: 0 violations
3275000 nets processed: 0 violations
3280000 nets processed: 0 violations
3285000 nets processed: 0 violations
3290000 nets processed: 0 violations
3295000 nets processed: 0 violations
3300000 nets processed: 0 violations
3305000 nets processed: 0 violations
3310000 nets processed: 0 violations
3315000 nets processed: 0 violations
3320000 nets processed: 0 violations
3325000 nets processed: 0 violations
3330000 nets processed: 0 violations
3335000 nets processed: 0 violations
3340000 nets processed: 0 violations
3345000 nets processed: 0 violations
3350000 nets processed: 0 violations
3355000 nets processed: 0 violations
3360000 nets processed: 0 violations
3365000 nets processed: 0 violations
3370000 nets processed: 0 violations
3375000 nets processed: 0 violations
3380000 nets processed: 0 violations
3385000 nets processed: 0 violations
3390000 nets processed: 0 violations
3395000 nets processed: 0 violations
3400000 nets processed: 0 violations
3405000 nets processed: 0 violations
3410000 nets processed: 0 violations
3415000 nets processed: 0 violations
3420000 nets processed: 0 violations
3425000 nets processed: 0 violations
3430000 nets processed: 0 violations
3435000 nets processed: 0 violations
3440000 nets processed: 0 violations
3445000 nets processed: 0 violations
**ERROR: (IMPVAC-156):	net cdns_dragonfly_phy_top/ATB1_HV is physically broken: the following pin list is disconnected from the rest of pin(s) : { cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_ashm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_ashm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_cmn_top/inst_phy_cmnhm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dshm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dshm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dshm_top.ATB1_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dshm_top.ATB1_HV }. Skip net.
**ERROR: (IMPVAC-156):	net cdns_dragonfly_phy_top/ATB0_HV is physically broken: the following pin list is disconnected from the rest of pin(s) : { cdns_dragonfly_phy_top/inst_phy_as_top_a0/inst_phy_ashm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_as_top_a1/inst_phy_ashm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_cmn_top/inst_phy_cmnhm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a0d0/inst_phy_dshm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a0d1/inst_phy_dshm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a1d0/inst_phy_dshm_top.ATB0_HV cdns_dragonfly_phy_top/inst_phy_ds_top_a1d1/inst_phy_dshm_top.ATB0_HV }. Skip net.
3450000 nets processed: 0 violations
3455000 nets processed: 0 violations
3460000 nets processed: 0 violations
3465000 nets processed: 0 violations
3470000 nets processed: 0 violations
3475000 nets processed: 0 violations
3480000 nets processed: 0 violations
3485000 nets processed: 0 violations
3490000 nets processed: 0 violations
3495000 nets processed: 0 violations
3500000 nets processed: 0 violations
3505000 nets processed: 0 violations
3510000 nets processed: 0 violations
3515000 nets processed: 0 violations
3520000 nets processed: 0 violations
3525000 nets processed: 0 violations
3530000 nets processed: 0 violations
3535000 nets processed: 0 violations
3540000 nets processed: 0 violations
3545000 nets processed: 0 violations
3550000 nets processed: 0 violations
3555000 nets processed: 0 violations
3560000 nets processed: 0 violations
3565000 nets processed: 0 violations
3570000 nets processed: 0 violations
3575000 nets processed: 0 violations
3580000 nets processed: 0 violations
3585000 nets processed: 0 violations
3590000 nets processed: 0 violations
3595000 nets processed: 0 violations
3600000 nets processed: 0 violations
3605000 nets processed: 0 violations
3610000 nets processed: 0 violations
3615000 nets processed: 0 violations
3620000 nets processed: 0 violations
3625000 nets processed: 0 violations
3630000 nets processed: 0 violations
3635000 nets processed: 0 violations
3640000 nets processed: 0 violations
3645000 nets processed: 0 violations
3650000 nets processed: 0 violations
3655000 nets processed: 0 violations
3660000 nets processed: 0 violations
3665000 nets processed: 0 violations
3670000 nets processed: 0 violations
3675000 nets processed: 0 violations
3680000 nets processed: 0 violations
3685000 nets processed: 0 violations
3690000 nets processed: 0 violations
3695000 nets processed: 0 violations
3700000 nets processed: 0 violations
3705000 nets processed: 0 violations
3710000 nets processed: 0 violations
3715000 nets processed: 0 violations
3720000 nets processed: 0 violations
3725000 nets processed: 0 violations
3730000 nets processed: 0 violations
3735000 nets processed: 0 violations
3740000 nets processed: 0 violations
3745000 nets processed: 0 violations
3750000 nets processed: 0 violations
3755000 nets processed: 0 violations
3760000 nets processed: 0 violations
3765000 nets processed: 0 violations
3770000 nets processed: 0 violations
3775000 nets processed: 0 violations
3780000 nets processed: 0 violations
3785000 nets processed: 0 violations
3790000 nets processed: 0 violations
3795000 nets processed: 0 violations
3800000 nets processed: 0 violations
3805000 nets processed: 0 violations
3810000 nets processed: 0 violations
3815000 nets processed: 0 violations
3820000 nets processed: 0 violations
3825000 nets processed: 0 violations
3830000 nets processed: 0 violations
3835000 nets processed: 0 violations
3840000 nets processed: 0 violations
3845000 nets processed: 0 violations
3850000 nets processed: 0 violations
3855000 nets processed: 0 violations
3860000 nets processed: 0 violations
3865000 nets processed: 0 violations
3870000 nets processed: 0 violations
3875000 nets processed: 0 violations
3880000 nets processed: 0 violations
3885000 nets processed: 0 violations
3890000 nets processed: 0 violations
3895000 nets processed: 0 violations
3900000 nets processed: 0 violations
3905000 nets processed: 0 violations
3910000 nets processed: 0 violations
3915000 nets processed: 0 violations
3920000 nets processed: 0 violations
3925000 nets processed: 0 violations
3930000 nets processed: 0 violations
3935000 nets processed: 0 violations
3940000 nets processed: 0 violations
3945000 nets processed: 0 violations
3950000 nets processed: 0 violations
3955000 nets processed: 0 violations
3960000 nets processed: 0 violations
3965000 nets processed: 0 violations
3970000 nets processed: 0 violations
3975000 nets processed: 0 violations
3980000 nets processed: 0 violations
3985000 nets processed: 0 violations
3990000 nets processed: 0 violations
3995000 nets processed: 0 violations
4000000 nets processed: 0 violations
4005000 nets processed: 0 violations
4010000 nets processed: 0 violations
4015000 nets processed: 0 violations
4020000 nets processed: 0 violations
4025000 nets processed: 0 violations
4030000 nets processed: 0 violations
4035000 nets processed: 0 violations
4040000 nets processed: 0 violations
4045000 nets processed: 0 violations
4050000 nets processed: 0 violations
4055000 nets processed: 0 violations
4060000 nets processed: 0 violations
4065000 nets processed: 0 violations
4070000 nets processed: 0 violations
4075000 nets processed: 0 violations
4080000 nets processed: 0 violations
4085000 nets processed: 0 violations
4090000 nets processed: 0 violations
4095000 nets processed: 0 violations
4100000 nets processed: 0 violations
4105000 nets processed: 0 violations
4110000 nets processed: 0 violations
4115000 nets processed: 0 violations
4120000 nets processed: 0 violations
4125000 nets processed: 0 violations
4130000 nets processed: 0 violations
4135000 nets processed: 0 violations
4140000 nets processed: 0 violations
4145000 nets processed: 0 violations
4150000 nets processed: 0 violations
4155000 nets processed: 0 violations
4160000 nets processed: 0 violations
4165000 nets processed: 0 violations
4170000 nets processed: 0 violations
4175000 nets processed: 0 violations
4180000 nets processed: 0 violations
4185000 nets processed: 0 violations
4190000 nets processed: 0 violations
4195000 nets processed: 0 violations
4200000 nets processed: 0 violations
4205000 nets processed: 0 violations
4210000 nets processed: 0 violations
4215000 nets processed: 0 violations
4220000 nets processed: 0 violations
4225000 nets processed: 0 violations
4230000 nets processed: 0 violations
4235000 nets processed: 0 violations
4240000 nets processed: 0 violations
4245000 nets processed: 0 violations
4250000 nets processed: 0 violations
4255000 nets processed: 0 violations
4260000 nets processed: 0 violations
4265000 nets processed: 0 violations
4270000 nets processed: 0 violations
4275000 nets processed: 0 violations
4280000 nets processed: 0 violations
4285000 nets processed: 0 violations
4290000 nets processed: 0 violations
4295000 nets processed: 0 violations
4300000 nets processed: 0 violations
4305000 nets processed: 0 violations
4310000 nets processed: 0 violations
4315000 nets processed: 0 violations
4320000 nets processed: 0 violations
4325000 nets processed: 0 violations
4330000 nets processed: 0 violations
4335000 nets processed: 0 violations
4340000 nets processed: 0 violations
4345000 nets processed: 0 violations
4350000 nets processed: 0 violations
4355000 nets processed: 0 violations
4360000 nets processed: 0 violations
4365000 nets processed: 0 violations
4370000 nets processed: 0 violations
4375000 nets processed: 0 violations
4380000 nets processed: 0 violations
4385000 nets processed: 0 violations
4390000 nets processed: 0 violations
4395000 nets processed: 0 violations
4400000 nets processed: 0 violations
4405000 nets processed: 0 violations
4410000 nets processed: 0 violations
4415000 nets processed: 0 violations
4420000 nets processed: 0 violations
4425000 nets processed: 0 violations
4430000 nets processed: 0 violations
4435000 nets processed: 0 violations
4440000 nets processed: 0 violations
4445000 nets processed: 0 violations
4450000 nets processed: 0 violations
4455000 nets processed: 0 violations
4460000 nets processed: 0 violations
4465000 nets processed: 0 violations
4470000 nets processed: 0 violations
4475000 nets processed: 0 violations
4480000 nets processed: 0 violations
4485000 nets processed: 0 violations
4490000 nets processed: 0 violations
4495000 nets processed: 0 violations
4500000 nets processed: 0 violations
4505000 nets processed: 0 violations
4510000 nets processed: 0 violations
4515000 nets processed: 0 violations
4520000 nets processed: 0 violations
4525000 nets processed: 0 violations
4530000 nets processed: 0 violations
4535000 nets processed: 0 violations
4540000 nets processed: 0 violations
4545000 nets processed: 0 violations
4550000 nets processed: 0 violations
4555000 nets processed: 0 violations
4560000 nets processed: 0 violations
4565000 nets processed: 0 violations
4570000 nets processed: 0 violations
4575000 nets processed: 0 violations
4580000 nets processed: 0 violations
4585000 nets processed: 0 violations
4590000 nets processed: 0 violations
4595000 nets processed: 0 violations
4600000 nets processed: 0 violations
4605000 nets processed: 0 violations
4610000 nets processed: 0 violations
4615000 nets processed: 0 violations
4620000 nets processed: 0 violations
4625000 nets processed: 0 violations
4630000 nets processed: 0 violations
4635000 nets processed: 0 violations
4640000 nets processed: 0 violations
4645000 nets processed: 0 violations
4650000 nets processed: 0 violations
4655000 nets processed: 0 violations
4660000 nets processed: 0 violations
4665000 nets processed: 0 violations
4670000 nets processed: 0 violations
4675000 nets processed: 0 violations
4680000 nets processed: 0 violations
4685000 nets processed: 0 violations
4690000 nets processed: 0 violations
4695000 nets processed: 0 violations
4700000 nets processed: 0 violations
4705000 nets processed: 0 violations
4710000 nets processed: 0 violations
4715000 nets processed: 0 violations
4720000 nets processed: 0 violations
4725000 nets processed: 0 violations
4730000 nets processed: 0 violations
4735000 nets processed: 0 violations
4740000 nets processed: 0 violations
4745000 nets processed: 0 violations
4750000 nets processed: 0 violations
4755000 nets processed: 0 violations
4760000 nets processed: 0 violations
4765000 nets processed: 0 violations
4770000 nets processed: 0 violations
4775000 nets processed: 0 violations
4780000 nets processed: 0 violations
4785000 nets processed: 0 violations
4790000 nets processed: 0 violations
4795000 nets processed: 0 violations
4800000 nets processed: 0 violations
4805000 nets processed: 0 violations
4810000 nets processed: 0 violations
4815000 nets processed: 0 violations
4820000 nets processed: 0 violations
4825000 nets processed: 0 violations
4830000 nets processed: 0 violations
4835000 nets processed: 0 violations
4840000 nets processed: 0 violations
4845000 nets processed: 0 violations
4850000 nets processed: 0 violations
4855000 nets processed: 0 violations
4860000 nets processed: 0 violations
4865000 nets processed: 0 violations
4870000 nets processed: 0 violations
4875000 nets processed: 0 violations
4880000 nets processed: 0 violations
4885000 nets processed: 0 violations
4890000 nets processed: 0 violations
4895000 nets processed: 0 violations
4900000 nets processed: 0 violations
4905000 nets processed: 0 violations
4910000 nets processed: 0 violations
4915000 nets processed: 0 violations
4920000 nets processed: 0 violations
4925000 nets processed: 0 violations
4930000 nets processed: 0 violations
4935000 nets processed: 0 violations
4940000 nets processed: 0 violations
4945000 nets processed: 0 violations
4950000 nets processed: 0 violations
4955000 nets processed: 0 violations
4960000 nets processed: 0 violations
4965000 nets processed: 0 violations
4970000 nets processed: 0 violations
4975000 nets processed: 0 violations
4980000 nets processed: 0 violations
4985000 nets processed: 0 violations
4990000 nets processed: 0 violations
4995000 nets processed: 0 violations
5000000 nets processed: 0 violations
5005000 nets processed: 0 violations
5010000 nets processed: 0 violations
5015000 nets processed: 0 violations
5020000 nets processed: 0 violations
5025000 nets processed: 0 violations
5030000 nets processed: 0 violations
5035000 nets processed: 0 violations
5040000 nets processed: 0 violations
5045000 nets processed: 0 violations
5050000 nets processed: 0 violations
5055000 nets processed: 0 violations
5060000 nets processed: 0 violations
5065000 nets processed: 0 violations
5070000 nets processed: 0 violations
5075000 nets processed: 0 violations
5080000 nets processed: 0 violations
5085000 nets processed: 0 violations
5090000 nets processed: 0 violations
5095000 nets processed: 0 violations
5100000 nets processed: 0 violations
5105000 nets processed: 0 violations
5110000 nets processed: 0 violations
5115000 nets processed: 0 violations
5120000 nets processed: 0 violations
5125000 nets processed: 0 violations
5130000 nets processed: 0 violations
5135000 nets processed: 0 violations
5140000 nets processed: 0 violations
5145000 nets processed: 0 violations
5150000 nets processed: 0 violations
5155000 nets processed: 0 violations
5160000 nets processed: 0 violations
5165000 nets processed: 0 violations
5170000 nets processed: 0 violations
5175000 nets processed: 0 violations
5180000 nets processed: 0 violations
5185000 nets processed: 0 violations
5190000 nets processed: 0 violations
5195000 nets processed: 0 violations
5200000 nets processed: 0 violations
5205000 nets processed: 0 violations
5210000 nets processed: 0 violations
5215000 nets processed: 0 violations
5220000 nets processed: 0 violations
5225000 nets processed: 0 violations
5230000 nets processed: 0 violations
5235000 nets processed: 0 violations
5240000 nets processed: 0 violations
5245000 nets processed: 0 violations
5250000 nets processed: 0 violations
5255000 nets processed: 0 violations
5260000 nets processed: 0 violations
5265000 nets processed: 0 violations
5270000 nets processed: 0 violations
5275000 nets processed: 0 violations
5280000 nets processed: 0 violations
5285000 nets processed: 0 violations
5290000 nets processed: 0 violations
5295000 nets processed: 0 violations
5300000 nets processed: 0 violations
5305000 nets processed: 0 violations
5310000 nets processed: 0 violations
5315000 nets processed: 0 violations
5320000 nets processed: 0 violations
5325000 nets processed: 0 violations
5330000 nets processed: 0 violations
5335000 nets processed: 0 violations
5340000 nets processed: 0 violations
5345000 nets processed: 0 violations
5350000 nets processed: 0 violations
5355000 nets processed: 0 violations
5360000 nets processed: 0 violations
5365000 nets processed: 0 violations
5370000 nets processed: 0 violations
5375000 nets processed: 0 violations
5380000 nets processed: 0 violations
5385000 nets processed: 0 violations
5390000 nets processed: 0 violations
5395000 nets processed: 0 violations
5400000 nets processed: 0 violations
5405000 nets processed: 0 violations
5410000 nets processed: 0 violations
5415000 nets processed: 0 violations
5420000 nets processed: 0 violations
5425000 nets processed: 0 violations
5430000 nets processed: 0 violations
5435000 nets processed: 0 violations
5440000 nets processed: 0 violations
5445000 nets processed: 0 violations
5450000 nets processed: 0 violations
5455000 nets processed: 0 violations
5460000 nets processed: 0 violations
5465000 nets processed: 0 violations
5470000 nets processed: 0 violations
5475000 nets processed: 0 violations
5480000 nets processed: 0 violations
5485000 nets processed: 0 violations
5490000 nets processed: 0 violations
5495000 nets processed: 0 violations
5500000 nets processed: 0 violations
5505000 nets processed: 0 violations
5510000 nets processed: 0 violations
5515000 nets processed: 0 violations
5520000 nets processed: 0 violations
5525000 nets processed: 0 violations
5530000 nets processed: 0 violations
5535000 nets processed: 0 violations
5540000 nets processed: 0 violations
5545000 nets processed: 0 violations
5550000 nets processed: 0 violations
5555000 nets processed: 0 violations
5560000 nets processed: 0 violations
5565000 nets processed: 0 violations
5570000 nets processed: 0 violations
5575000 nets processed: 0 violations
5580000 nets processed: 0 violations
5585000 nets processed: 0 violations
5590000 nets processed: 0 violations
5595000 nets processed: 0 violations
5600000 nets processed: 0 violations
5605000 nets processed: 0 violations
5610000 nets processed: 0 violations
5615000 nets processed: 0 violations
5620000 nets processed: 0 violations
5625000 nets processed: 0 violations
5630000 nets processed: 0 violations
5635000 nets processed: 0 violations
5640000 nets processed: 0 violations
5645000 nets processed: 0 violations
5650000 nets processed: 0 violations
5655000 nets processed: 0 violations
5660000 nets processed: 0 violations
5665000 nets processed: 0 violations
5670000 nets processed: 0 violations
5675000 nets processed: 0 violations
5680000 nets processed: 0 violations
5685000 nets processed: 0 violations
5690000 nets processed: 0 violations
5695000 nets processed: 0 violations
5700000 nets processed: 0 violations
5705000 nets processed: 0 violations
5710000 nets processed: 0 violations
5715000 nets processed: 0 violations
5720000 nets processed: 0 violations
5725000 nets processed: 0 violations
5730000 nets processed: 0 violations
5735000 nets processed: 0 violations
5740000 nets processed: 0 violations
5745000 nets processed: 0 violations
5750000 nets processed: 0 violations
5755000 nets processed: 0 violations
5760000 nets processed: 0 violations
5765000 nets processed: 0 violations
5770000 nets processed: 0 violations
5775000 nets processed: 0 violations
5780000 nets processed: 0 violations
5785000 nets processed: 0 violations
5790000 nets processed: 0 violations
5795000 nets processed: 0 violations
5800000 nets processed: 0 violations
5805000 nets processed: 0 violations
5810000 nets processed: 0 violations
5815000 nets processed: 0 violations
5820000 nets processed: 0 violations
5825000 nets processed: 0 violations
5830000 nets processed: 0 violations
5835000 nets processed: 0 violations
5840000 nets processed: 0 violations
5845000 nets processed: 0 violations
5850000 nets processed: 0 violations
5855000 nets processed: 0 violations
5860000 nets processed: 0 violations
5865000 nets processed: 0 violations
5870000 nets processed: 0 violations
5875000 nets processed: 0 violations
5880000 nets processed: 0 violations
5885000 nets processed: 0 violations
5890000 nets processed: 0 violations
5895000 nets processed: 0 violations
5900000 nets processed: 0 violations
5905000 nets processed: 0 violations
5910000 nets processed: 0 violations
5915000 nets processed: 0 violations
5920000 nets processed: 0 violations
5925000 nets processed: 0 violations
5930000 nets processed: 0 violations
5935000 nets processed: 0 violations
5940000 nets processed: 0 violations
5945000 nets processed: 0 violations
5950000 nets processed: 0 violations
5955000 nets processed: 0 violations
5960000 nets processed: 0 violations
5965000 nets processed: 0 violations
5970000 nets processed: 0 violations
5975000 nets processed: 0 violations
5980000 nets processed: 0 violations
5985000 nets processed: 0 violations
5990000 nets processed: 0 violations
5995000 nets processed: 0 violations
6000000 nets processed: 0 violations
6005000 nets processed: 0 violations
6010000 nets processed: 0 violations
6015000 nets processed: 0 violations
6020000 nets processed: 0 violations
6025000 nets processed: 0 violations
6030000 nets processed: 0 violations
6035000 nets processed: 0 violations
6040000 nets processed: 0 violations
6045000 nets processed: 0 violations
6050000 nets processed: 0 violations
6055000 nets processed: 0 violations
6060000 nets processed: 0 violations
6065000 nets processed: 0 violations
6070000 nets processed: 0 violations
6075000 nets processed: 0 violations
6080000 nets processed: 0 violations
6085000 nets processed: 0 violations
6090000 nets processed: 0 violations
6095000 nets processed: 0 violations
6100000 nets processed: 0 violations
6105000 nets processed: 0 violations
6110000 nets processed: 0 violations
6115000 nets processed: 0 violations
6120000 nets processed: 0 violations
6125000 nets processed: 0 violations
6130000 nets processed: 0 violations
6135000 nets processed: 0 violations
6140000 nets processed: 0 violations
6145000 nets processed: 0 violations
6150000 nets processed: 0 violations
6155000 nets processed: 0 violations
6160000 nets processed: 0 violations
6165000 nets processed: 0 violations
6170000 nets processed: 0 violations
6175000 nets processed: 0 violations
6180000 nets processed: 0 violations
6185000 nets processed: 0 violations
6190000 nets processed: 0 violations
6195000 nets processed: 0 violations
6200000 nets processed: 0 violations
6205000 nets processed: 0 violations
6210000 nets processed: 0 violations
6215000 nets processed: 0 violations
6220000 nets processed: 0 violations
6225000 nets processed: 0 violations
6230000 nets processed: 0 violations
6235000 nets processed: 0 violations
6240000 nets processed: 0 violations
6245000 nets processed: 0 violations
6250000 nets processed: 0 violations
6255000 nets processed: 0 violations
6260000 nets processed: 0 violations
6265000 nets processed: 0 violations
6270000 nets processed: 0 violations
6275000 nets processed: 0 violations
6280000 nets processed: 0 violations
6285000 nets processed: 0 violations
6290000 nets processed: 0 violations

Num Violations: 0

End Time: Thu Dec 11 23:34:25 2025
******** End: verifyACLimit ********
  (CPU Time: 3:12:28  MEM: 10485.246M)

<CMD> exit

--------------------------------------------------------------------------------
Exiting Voltus IC Power Integrity Solution on Thu Dec 11 23:34:58 2025
  Total CPU time:     4:28:30
  Total real time:    0:37:58
  Peak memory (main): 53339.25MB

