<DOC>
<DOCNO>EP-0642078</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Method and device for error checking and error correction in memory building blocks.
</INVENTION-TITLE>
<CLASSIFICATIONS>G06F1216	G06F1216	G11C2904	G11C2908	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G06F	G06F	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G06F12	G06F12	G11C29	G11C29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
Error correction in digital memory chips at any time and using simple means. Memory chip is divided into segments. Data are written and checked after a period of time. Correction data are entered in the event of an error occurring. This procedure is repeated until no more errors occur. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
ALCATEL NV
</APPLICANT-NAME>
<APPLICANT-NAME>
SEL ALCATEL AG
</APPLICANT-NAME>
<APPLICANT-NAME>
ALCATEL N.V.
</APPLICANT-NAME>
<APPLICANT-NAME>
ALCATEL SEL AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
KOPP DIETER
</INVENTOR-NAME>
<INVENTOR-NAME>
KOPP, DIETER
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
