
#Begin clock constraint
define_clock -name {p:top_synthesis|fpga_clk} -period 8.598 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 4.299 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {n:global_nets_top|clk_blk_inst.pll_inst.sdram_clk_derived_clock} -period 8.598 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 4.299 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {n:global_nets_top|clk_blk_inst.pll_inst.system_clk_derived_clock} -period 8.598 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 4.299 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {n:global_nets_top|clk_blk_inst.pll_inst.vesa_clk_derived_clock} -period 8.598 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 4.299 -route 0.000 
#End clock constraint
