<dec f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='50'/>
<doc f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='47'>/* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to
 * do the writes, and that must have qw aligned offsets, simply pretend it&apos;s 8b.
 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='366' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='368' u='c'/>
