Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  2 18:20:15 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire4_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.631ns (19.953%)  route 2.531ns (80.047%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.661 r  mul_out_reg_i_140__29/O
                         net (fo=2, unplaced)         0.388     2.049    mul_out_reg_i_140__29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.092 r  mul_out_reg_i_65__29/O
                         net (fo=1, unplaced)         0.244     2.336    mul_out_reg_i_65__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.379 r  mul_out_reg_i_30__27/O
                         net (fo=3, unplaced)         0.240     2.619    mul_out_reg_i_30__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.662 r  mul_out_reg_i_32__27/O
                         net (fo=1, unplaced)         0.244     2.906    mul_out_reg_i_32__27_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.949 r  mul_out_reg_i_16__26/O
                         net (fo=1, unplaced)         0.244     3.193    u_2/rom1_wire[31][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.236 r  mul_out_reg_i_2__29/O
                         net (fo=1, unplaced)         0.434     3.670    kernels[31][12]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_73__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_73__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_32__8/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_32__8_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_16__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_2__11/O
                         net (fo=1, unplaced)         0.434     3.572    kernels[12][12]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_70__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_70__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_31__11/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_31__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_15__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_1__11/O
                         net (fo=5, unplaced)         0.434     3.572    kernels[12][15]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_70__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_70__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_31__11/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_31__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_15__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_1__11/O
                         net (fo=5, unplaced)         0.434     3.572    kernels[12][15]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_70__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_70__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_31__11/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_31__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_15__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_1__11/O
                         net (fo=5, unplaced)         0.434     3.572    kernels[12][15]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_70__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_70__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_31__11/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_31__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_15__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_1__11/O
                         net (fo=5, unplaced)         0.434     3.572    kernels[12][15]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.588ns (19.188%)  route 2.476ns (80.812%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.556     1.318    weight_rom_address_reg__0[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_168__28/O
                         net (fo=2, unplaced)         0.388     1.825    mul_out_reg_i_168__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.868 r  mul_out_reg_i_159__10/O
                         net (fo=2, unplaced)         0.233     2.101    mul_out_reg_i_159__10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.144 r  mul_out_reg_i_70__11/O
                         net (fo=1, unplaced)         0.377     2.521    mul_out_reg_i_70__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.564 r  mul_out_reg_i_31__11/O
                         net (fo=1, unplaced)         0.244     2.808    mul_out_reg_i_31__11_n_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.851 r  mul_out_reg_i_15__29/O
                         net (fo=1, unplaced)         0.244     3.095    u_2/rom1_wire[12][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.138 r  mul_out_reg_i_1__11/O
                         net (fo=5, unplaced)         0.434     3.572    kernels[12][15]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.631ns (20.726%)  route 2.413ns (79.274%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.255     2.490    mul_out_reg_i_34__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.533 r  mul_out_reg_i_29__28/O
                         net (fo=2, unplaced)         0.255     2.788    mul_out_reg_i_29__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.831 r  mul_out_reg_i_15__26/O
                         net (fo=1, unplaced)         0.244     3.075    u_2/rom1_wire[31][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.118 r  mul_out_reg_i_1__30/O
                         net (fo=5, unplaced)         0.434     3.552    kernels[31][15]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.631ns (20.726%)  route 2.413ns (79.274%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.255     2.490    mul_out_reg_i_34__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.533 r  mul_out_reg_i_29__28/O
                         net (fo=2, unplaced)         0.255     2.788    mul_out_reg_i_29__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.831 r  mul_out_reg_i_15__26/O
                         net (fo=1, unplaced)         0.244     3.075    u_2/rom1_wire[31][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.118 r  mul_out_reg_i_1__30/O
                         net (fo=5, unplaced)         0.434     3.552    kernels[31][15]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.631ns (20.726%)  route 2.413ns (79.274%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.255     2.490    mul_out_reg_i_34__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.533 r  mul_out_reg_i_29__28/O
                         net (fo=2, unplaced)         0.255     2.788    mul_out_reg_i_29__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.831 r  mul_out_reg_i_15__26/O
                         net (fo=1, unplaced)         0.244     3.075    u_2/rom1_wire[31][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.118 r  mul_out_reg_i_1__30/O
                         net (fo=5, unplaced)         0.434     3.552    kernels[31][15]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.631ns (20.726%)  route 2.413ns (79.274%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.255     2.490    mul_out_reg_i_34__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.533 r  mul_out_reg_i_29__28/O
                         net (fo=2, unplaced)         0.255     2.788    mul_out_reg_i_29__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.831 r  mul_out_reg_i_15__26/O
                         net (fo=1, unplaced)         0.244     3.075    u_2/rom1_wire[31][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.118 r  mul_out_reg_i_1__30/O
                         net (fo=5, unplaced)         0.434     3.552    kernels[31][15]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.631ns (20.726%)  route 2.413ns (79.274%))
  Logic Levels:           7  (LUT2=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.255     2.490    mul_out_reg_i_34__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.533 r  mul_out_reg_i_29__28/O
                         net (fo=2, unplaced)         0.255     2.788    mul_out_reg_i_29__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.831 r  mul_out_reg_i_15__26/O
                         net (fo=1, unplaced)         0.244     3.075    u_2/rom1_wire[31][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.118 r  mul_out_reg_i_1__30/O
                         net (fo=5, unplaced)         0.434     3.552    kernels[31][15]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[28].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.588ns (19.429%)  route 2.438ns (80.571%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=8190, unplaced)      0.540     1.302    weight_rom_address_reg__0[3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.421 r  mul_out_reg_i_350__17/O
                         net (fo=1, unplaced)         0.377     1.798    mul_out_reg_i_350__17_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.841 r  mul_out_reg_i_165__24/O
                         net (fo=1, unplaced)         0.244     2.085    mul_out_reg_i_165__24_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.128 r  mul_out_reg_i_75__25/O
                         net (fo=1, unplaced)         0.222     2.350    mul_out_reg_i_75__25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.393 r  mul_out_reg_i_34__24/O
                         net (fo=1, unplaced)         0.377     2.770    mul_out_reg_i_34__24_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.813 r  mul_out_reg_i_17__27/O
                         net (fo=1, unplaced)         0.244     3.057    u_2/rom1_wire[28][10]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.100 r  mul_out_reg_i_4__27/O
                         net (fo=1, unplaced)         0.434     3.534    kernels[28][10]
                         DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275     5.172    genblk1[28].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[7].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.733ns (24.422%)  route 2.268ns (75.578%))
  Logic Levels:           6  (LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_188__26/O
                         net (fo=3, unplaced)         0.395     1.832    mul_out_reg_i_188__26_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.875 r  mul_out_reg_i_76__6/O
                         net (fo=1, unplaced)         0.377     2.252    mul_out_reg_i_76__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.295 r  mul_out_reg_i_32__3/O
                         net (fo=3, unplaced)         0.262     2.557    mul_out_reg_i_32__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.600 r  mul_out_reg_i_35__5/O
                         net (fo=1, unplaced)         0.000     2.600    mul_out_reg_i_35__5_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     2.712 r  mul_out_reg_i_17__6/O
                         net (fo=1, unplaced)         0.244     2.956    u_2/rom1_wire[7][11]
                         LUT5 (Prop_lut5_I3_O)        0.119     3.075 r  mul_out_reg_i_3__6/O
                         net (fo=1, unplaced)         0.434     3.509    kernels[7][11]
                         DSP48E1                                      r  genblk1[7].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[7].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[7].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_16__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_2__12/O
                         net (fo=1, unplaced)         0.434     3.507    kernels[13][12]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_1__12/O
                         net (fo=5, unplaced)         0.434     3.507    kernels[13][15]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_1__12/O
                         net (fo=5, unplaced)         0.434     3.507    kernels[13][15]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_1__12/O
                         net (fo=5, unplaced)         0.434     3.507    kernels[13][15]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_1__12/O
                         net (fo=5, unplaced)         0.434     3.507    kernels[13][15]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[13].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.734ns (24.471%)  route 2.265ns (75.529%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.556     1.318    weight_rom_address_reg__0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_343__23/O
                         net (fo=1, unplaced)         0.000     1.437    mul_out_reg_i_343__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.550 r  mul_out_reg_i_137__12/O
                         net (fo=2, unplaced)         0.255     1.805    mul_out_reg_i_137__12_n_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.924 r  mul_out_reg_i_58__12/O
                         net (fo=2, unplaced)         0.388     2.312    mul_out_reg_i_58__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.355 r  mul_out_reg_i_29__11/O
                         net (fo=2, unplaced)         0.388     2.743    mul_out_reg_i_29__11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.786 r  mul_out_reg_i_15__9/O
                         net (fo=1, unplaced)         0.244     3.030    u_2/rom1_wire[13][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.073 r  mul_out_reg_i_1__12/O
                         net (fo=5, unplaced)         0.434     3.507    kernels[13][15]
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[13].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[9].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.588ns (19.630%)  route 2.407ns (80.370%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.655 r  mul_out_reg_i_156__7/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_156__7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_74__7/O
                         net (fo=1, unplaced)         0.377     2.319    mul_out_reg_i_74__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.362 r  mul_out_reg_i_33__6/O
                         net (fo=1, unplaced)         0.377     2.739    mul_out_reg_i_33__6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.782 r  mul_out_reg_i_16__7/O
                         net (fo=1, unplaced)         0.244     3.026    u_2/rom1_wire[9][10]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.069 r  mul_out_reg_i_3__8/O
                         net (fo=1, unplaced)         0.434     3.503    kernels[9][10]
                         DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275     5.172    genblk1[9].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.588ns (19.970%)  route 2.356ns (80.030%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=8480, unplaced)      0.540     1.302    weight_rom_address_reg__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.421 r  mul_out_reg_i_181__8/O
                         net (fo=1, unplaced)         0.377     1.798    mul_out_reg_i_181__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.841 r  mul_out_reg_i_86__11/O
                         net (fo=2, unplaced)         0.255     2.096    mul_out_reg_i_86__11_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.139 r  mul_out_reg_i_72__11/O
                         net (fo=3, unplaced)         0.262     2.401    mul_out_reg_i_72__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.444 r  mul_out_reg_i_33__9/O
                         net (fo=1, unplaced)         0.244     2.688    mul_out_reg_i_33__9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.731 r  mul_out_reg_i_17__11/O
                         net (fo=1, unplaced)         0.244     2.975    u_2/rom1_wire[12][11]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.018 r  mul_out_reg_i_3__11/O
                         net (fo=1, unplaced)         0.434     3.452    kernels[12][11]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[28].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.762ns (25.941%)  route 2.175ns (74.059%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.540     1.302    weight_rom_address_reg__0[1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.421 r  mul_out_reg_i_343__26/O
                         net (fo=3, unplaced)         0.395     1.816    mul_out_reg_i_343__26_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.859 r  mul_out_reg_i_442__1/O
                         net (fo=1, unplaced)         0.000     1.859    mul_out_reg_i_442__1_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.098     1.957 r  mul_out_reg_i_257__23/O
                         net (fo=1, unplaced)         0.000     1.957    mul_out_reg_i_257__23_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.042     1.999 r  mul_out_reg_i_114__26/O
                         net (fo=1, unplaced)         0.318     2.317    mul_out_reg_i_114__26_n_0
                         LUT3 (Prop_lut3_I1_O)        0.120     2.437 r  mul_out_reg_i_49__26/O
                         net (fo=1, unplaced)         0.244     2.681    mul_out_reg_i_49__26_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.724 r  mul_out_reg_i_23__30/O
                         net (fo=1, unplaced)         0.244     2.968    u_2/rom1_wire[28][4]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.011 r  mul_out_reg_i_10__27/O
                         net (fo=1, unplaced)         0.434     3.445    kernels[28][4]
                         DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[28].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.275     5.172    genblk1[28].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.734ns (24.996%)  route 2.202ns (75.004%))
  Logic Levels:           6  (LUT5=4 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.262     2.491    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.534 r  mul_out_reg_i_34__25/O
                         net (fo=1, unplaced)         0.000     2.534    mul_out_reg_i_34__25_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.647 r  mul_out_reg_i_17__28/O
                         net (fo=1, unplaced)         0.244     2.891    u_2/rom1_wire[29][11]
                         LUT5 (Prop_lut5_I3_O)        0.119     3.010 r  mul_out_reg_i_3__27/O
                         net (fo=1, unplaced)         0.434     3.444    kernels[29][11]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[1].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.545ns (18.726%)  route 2.365ns (81.274%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[4]/Q
                         net (fo=7769, unplaced)      0.556     1.318    weight_rom_address_reg__0[4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.437 r  mul_out_reg_i_151__0/O
                         net (fo=1, unplaced)         0.377     1.814    mul_out_reg_i_151__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.857 r  mul_out_reg_i_68__0/O
                         net (fo=1, unplaced)         0.377     2.234    mul_out_reg_i_68__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.277 r  mul_out_reg_i_30__0/O
                         net (fo=1, unplaced)         0.377     2.654    mul_out_reg_i_30__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.697 r  mul_out_reg_i_15__0/O
                         net (fo=1, unplaced)         0.244     2.941    u_2/rom1_wire[1][11]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.984 r  mul_out_reg_i_2__0/O
                         net (fo=1, unplaced)         0.434     3.418    kernels[1][11]
                         DSP48E1                                      r  genblk1[1].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[1].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[1].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.545ns (18.758%)  route 2.360ns (81.242%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=8480, unplaced)      0.540     1.302    weight_rom_address_reg__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.421 r  mul_out_reg_i_181__8/O
                         net (fo=1, unplaced)         0.377     1.798    mul_out_reg_i_181__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.841 r  mul_out_reg_i_86__11/O
                         net (fo=2, unplaced)         0.388     2.229    mul_out_reg_i_86__11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.272 r  mul_out_reg_i_36__11/O
                         net (fo=1, unplaced)         0.377     2.649    mul_out_reg_i_36__11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.692 r  mul_out_reg_i_18__11/O
                         net (fo=1, unplaced)         0.244     2.936    u_2/rom1_wire[12][10]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.979 r  mul_out_reg_i_4__12/O
                         net (fo=1, unplaced)         0.434     3.413    kernels[12][10]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[19].mac_i/mul_out_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.734ns (25.280%)  route 2.169ns (74.720%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.661 r  mul_out_reg_i_289__17/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_289__17_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.774 r  mul_out_reg_i_108__18/O
                         net (fo=1, unplaced)         0.377     2.151    mul_out_reg_i_108__18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119     2.270 r  mul_out_reg_i_48__18/O
                         net (fo=1, unplaced)         0.377     2.647    mul_out_reg_i_48__18_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.690 r  mul_out_reg_i_24__17/O
                         net (fo=1, unplaced)         0.244     2.934    u_2/rom1_wire[19][2]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.977 r  mul_out_reg_i_11__19/O
                         net (fo=1, unplaced)         0.434     3.411    kernels[19][2]
                         DSP48E1                                      r  genblk1[19].mac_i/mul_out_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[19].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.275     5.172    genblk1[19].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[12].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.661 r  mul_out_reg_i_332__10/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_332__10_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.773 r  mul_out_reg_i_139__11/O
                         net (fo=1, unplaced)         0.377     2.150    mul_out_reg_i_139__11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119     2.269 r  mul_out_reg_i_59__11/O
                         net (fo=1, unplaced)         0.377     2.646    mul_out_reg_i_59__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.689 r  mul_out_reg_i_28__10/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[12][0]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_14__17/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[12][0]
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     5.172    genblk1[12].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[14].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.661 r  mul_out_reg_i_172__10/O
                         net (fo=1, unplaced)         0.377     2.038    mul_out_reg_i_172__10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.081 r  mul_out_reg_i_72__13/O
                         net (fo=1, unplaced)         0.000     2.081    mul_out_reg_i_72__13_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     2.193 r  mul_out_reg_i_34__11/O
                         net (fo=1, unplaced)         0.377     2.570    mul_out_reg_i_34__11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119     2.689 r  mul_out_reg_i_17__13/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[14][10]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_4__14/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[14][10]
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275     5.172    genblk1[14].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[14].mac_i/mul_out_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.661 r  mul_out_reg_i_299__12/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_299__12_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.773 r  mul_out_reg_i_112__13/O
                         net (fo=1, unplaced)         0.377     2.150    mul_out_reg_i_112__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.269 r  mul_out_reg_i_51__13/O
                         net (fo=1, unplaced)         0.377     2.646    mul_out_reg_i_51__13_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.689 r  mul_out_reg_i_25__12/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[14][2]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_12__14/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[14][2]
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.275     5.172    genblk1[14].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.661 r  mul_out_reg_i_223__24/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_223__24_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.773 r  mul_out_reg_i_104__29/O
                         net (fo=1, unplaced)         0.377     2.150    mul_out_reg_i_104__29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.269 r  mul_out_reg_i_47__29/O
                         net (fo=1, unplaced)         0.377     2.646    mul_out_reg_i_47__29_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.689 r  mul_out_reg_i_22__27/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[31][6]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_8__30/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[31][6]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.661 r  mul_out_reg_i_354__1/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_354__1_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.773 r  mul_out_reg_i_155__2/O
                         net (fo=1, unplaced)         0.377     2.150    mul_out_reg_i_155__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.269 r  mul_out_reg_i_62__3/O
                         net (fo=1, unplaced)         0.377     2.646    mul_out_reg_i_62__3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.689 r  mul_out_reg_i_28__3/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[4][0]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_14__12/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[4][0]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     5.172    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.733ns (25.255%)  route 2.169ns (74.745%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.661 r  mul_out_reg_i_292__3/O
                         net (fo=1, unplaced)         0.000     1.661    mul_out_reg_i_292__3_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.773 r  mul_out_reg_i_121__3/O
                         net (fo=1, unplaced)         0.377     2.150    mul_out_reg_i_121__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.269 r  mul_out_reg_i_52__3/O
                         net (fo=1, unplaced)         0.377     2.646    mul_out_reg_i_52__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.689 r  mul_out_reg_i_25__3/O
                         net (fo=1, unplaced)         0.244     2.933    u_2/rom1_wire[4][3]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.976 r  mul_out_reg_i_11__4/O
                         net (fo=1, unplaced)         0.434     3.410    kernels[4][3]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.275     5.172    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[11].mac_i/mul_out_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.734ns (25.333%)  route 2.163ns (74.667%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.655 r  mul_out_reg_i_308__9/O
                         net (fo=1, unplaced)         0.000     1.655    mul_out_reg_i_308__9_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.768 r  mul_out_reg_i_125__10/O
                         net (fo=1, unplaced)         0.377     2.145    mul_out_reg_i_125__10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119     2.264 r  mul_out_reg_i_53__10/O
                         net (fo=1, unplaced)         0.377     2.641    mul_out_reg_i_53__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.684 r  mul_out_reg_i_25__9/O
                         net (fo=1, unplaced)         0.244     2.928    u_2/rom1_wire[11][1]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.971 r  mul_out_reg_i_12__11/O
                         net (fo=1, unplaced)         0.434     3.405    kernels[11][1]
                         DSP48E1                                      r  genblk1[11].mac_i/mul_out_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[11].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.275     5.172    genblk1[11].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.734ns (25.333%)  route 2.163ns (74.667%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.655 r  mul_out_reg_i_329__25/O
                         net (fo=1, unplaced)         0.000     1.655    mul_out_reg_i_329__25_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.768 r  mul_out_reg_i_133__27/O
                         net (fo=1, unplaced)         0.377     2.145    mul_out_reg_i_133__27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.264 r  mul_out_reg_i_57__28/O
                         net (fo=1, unplaced)         0.377     2.641    mul_out_reg_i_57__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.684 r  mul_out_reg_i_28__26/O
                         net (fo=1, unplaced)         0.244     2.928    u_2/rom1_wire[30][0]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.971 r  mul_out_reg_i_14__29/O
                         net (fo=1, unplaced)         0.434     3.405    kernels[30][0]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.733ns (25.307%)  route 2.163ns (74.693%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.655 r  mul_out_reg_i_212__23/O
                         net (fo=1, unplaced)         0.000     1.655    mul_out_reg_i_212__23_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.112     1.767 r  mul_out_reg_i_89__28/O
                         net (fo=1, unplaced)         0.377     2.144    mul_out_reg_i_89__28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.119     2.263 r  mul_out_reg_i_41__28/O
                         net (fo=1, unplaced)         0.377     2.640    mul_out_reg_i_41__28_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.683 r  mul_out_reg_i_21__26/O
                         net (fo=1, unplaced)         0.244     2.927    u_2/rom1_wire[30][7]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.970 r  mul_out_reg_i_7__29/O
                         net (fo=1, unplaced)         0.434     3.404    kernels[30][7]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_16__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_2__28/O
                         net (fo=1, unplaced)         0.434     3.399    kernels[30][12]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_15__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_1__29/O
                         net (fo=5, unplaced)         0.434     3.399    kernels[30][15]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_15__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_1__29/O
                         net (fo=5, unplaced)         0.434     3.399    kernels[30][15]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_15__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_1__29/O
                         net (fo=5, unplaced)         0.434     3.399    kernels[30][15]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_15__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_1__29/O
                         net (fo=5, unplaced)         0.434     3.399    kernels[30][15]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[30].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.588ns (20.336%)  route 2.303ns (79.664%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.655 r  mul_out_reg_i_150__28/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_150__28_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.942 r  mul_out_reg_i_62__28/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_62__28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.247 r  mul_out_reg_i_29__27/O
                         net (fo=2, unplaced)         0.388     2.635    mul_out_reg_i_29__27_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.678 r  mul_out_reg_i_15__25/O
                         net (fo=1, unplaced)         0.244     2.922    u_2/rom1_wire[30][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.965 r  mul_out_reg_i_1__29/O
                         net (fo=5, unplaced)         0.434     3.399    kernels[30][15]
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[30].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[30].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_16__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][12]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_2__27/O
                         net (fo=1, unplaced)         0.434     3.388    kernels[29][12]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_15__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_1__28/O
                         net (fo=5, unplaced)         0.434     3.388    kernels[29][15]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_15__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_1__28/O
                         net (fo=5, unplaced)         0.434     3.388    kernels[29][15]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_15__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_1__28/O
                         net (fo=5, unplaced)         0.434     3.388    kernels[29][15]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_15__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_1__28/O
                         net (fo=5, unplaced)         0.434     3.388    kernels[29][15]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[29].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.545ns (18.921%)  route 2.335ns (81.079%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[5]/Q
                         net (fo=5790, unplaced)      0.641     1.403    weight_rom_address_reg__0[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  mul_out_reg_i_192__21/O
                         net (fo=1, unplaced)         0.377     1.899    mul_out_reg_i_192__21_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.942 r  mul_out_reg_i_73__27/O
                         net (fo=1, unplaced)         0.244     2.186    mul_out_reg_i_73__27_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.229 r  mul_out_reg_i_30__25/O
                         net (fo=3, unplaced)         0.395     2.624    mul_out_reg_i_30__25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.667 r  mul_out_reg_i_15__24/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[29][15]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_1__28/O
                         net (fo=5, unplaced)         0.434     3.388    kernels[29][15]
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[29].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[29].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[9].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.588ns (20.414%)  route 2.292ns (79.586%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[1]/Q
                         net (fo=8802, unplaced)      0.379     1.141    weight_rom_address_reg__0[1]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_364__13/O
                         net (fo=140, unplaced)       0.352     1.612    mul_out_reg_i_364__13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.655 r  mul_out_reg_i_144__8/O
                         net (fo=1, unplaced)         0.244     1.899    mul_out_reg_i_144__8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     1.942 r  mul_out_reg_i_61__8/O
                         net (fo=3, unplaced)         0.262     2.204    mul_out_reg_i_61__8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.247 r  mul_out_reg_i_30__5/O
                         net (fo=1, unplaced)         0.377     2.624    mul_out_reg_i_30__5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.667 r  mul_out_reg_i_15__7/O
                         net (fo=1, unplaced)         0.244     2.911    u_2/rom1_wire[9][11]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.954 r  mul_out_reg_i_2__8/O
                         net (fo=1, unplaced)         0.434     3.388    kernels[9][11]
                         DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[9].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[31].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.588ns (20.421%)  route 2.291ns (79.579%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[2]/Q
                         net (fo=8804, unplaced)      0.379     1.141    weight_rom_address_reg__0[2]
                         LUT2 (Prop_lut2_I0_O)        0.119     1.260 r  mul_out_reg_i_368__6/O
                         net (fo=181, unplaced)       0.358     1.618    mul_out_reg_i_368__6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.661 r  mul_out_reg_i_152__27/O
                         net (fo=1, unplaced)         0.244     1.905    mul_out_reg_i_152__27_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.948 r  mul_out_reg_i_73__29/O
                         net (fo=1, unplaced)         0.244     2.192    mul_out_reg_i_73__29_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.235 r  mul_out_reg_i_34__27/O
                         net (fo=2, unplaced)         0.388     2.623    mul_out_reg_i_34__27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.666 r  mul_out_reg_i_17__30/O
                         net (fo=1, unplaced)         0.244     2.910    u_2/rom1_wire[31][11]
                         LUT5 (Prop_lut5_I3_O)        0.043     2.953 r  mul_out_reg_i_3__29/O
                         net (fo=1, unplaced)         0.434     3.387    kernels[31][11]
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=656, unset)          0.483     5.483    clk
                         DSP48E1                                      r  genblk1[31].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[31].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  1.785    




