$date
	Mon Feb 19 22:05:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2x1_tb $end
$var wire 1 ! y $end
$var reg 2 " i [1:0] $end
$var reg 1 # s $end
$scope module m2x1 $end
$var wire 2 $ i [1:0] $end
$var wire 1 # s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
1#
b1 "
0!
$end
#10
1!
0#
#20
