read_verilog -sv <<EOT
module top (
	input logic clk,
	output logic [6:0] reg_bug
);
	// The problematic negedge register
	always_ff @(negedge clk)
		reg_bug <= 7'b0011111;
endmodule
EOT

# Just prep and show the internal representation
prep
show -colors 0 -width -stretch

# Try to see what cells we get
stat

# Write out CXXRTL to see what's generated
write_cxxrtl negedge_debug.cc
