$date
	Sat Oct 22 19:46:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#703141
b1000 !
1"
#703142
b1000 &
b1000 %
1$
#703143
0"
#703146
b100 &
b100 %
#703150
b10 &
b10 %
#703154
b1 &
b1 %
1#
#703158
b0 &
0#
b0 %
0$
#1626217
b11100 !
1"
#1626218
b11100 &
b11100 %
1$
#1626219
0"
#1626222
b1110 &
b1110 %
#1626226
b111 &
b111 %
#1626230
b10110 &
b10110 %
#1626234
b1011 &
b1011 %
#1626238
b100010 &
b100010 %
#1626242
b10001 &
b10001 %
#1626246
b110100 &
b110100 %
#1626250
b11010 &
b11010 %
#1626254
b1101 &
b1101 %
#1626258
b101000 &
b101000 %
#1626262
b10100 &
b10100 %
#1626266
b1010 &
b1010 %
#1626270
b101 &
b101 %
#1626274
b10000 &
b10000 %
#1626278
b1000 &
b1000 %
#1626282
b100 &
b100 %
#1626286
b10 &
b10 %
#1626290
b1 &
b1 %
1#
#1626294
b0 &
0#
b0 %
0$
#2646601
b1101 !
1"
#2646602
b1101 &
b1101 %
1$
#2646603
0"
#2646606
b101000 &
b101000 %
#2646610
b10100 &
b10100 %
#2646614
b1010 &
b1010 %
#2646618
b101 &
b101 %
#2646622
b10000 &
b10000 %
#2646626
b1000 &
b1000 %
#2646630
b100 &
b100 %
#2646634
b10 &
b10 %
#2646638
b1 &
1#
b1 %
#2646642
b0 &
b0 %
0#
0$
#4500012
