1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[WRN:PA0205] tests/simple_tests/OneShift/dut.v:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] tests/simple_tests/OneShift/dut.v:1:1: Compile module "work@dut".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/OneShift/dut.v:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'a' of type 'ref_obj'
        Object '' of type 'constant'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/OneShift/dut.v:1.1-10.10> str='\dut'
      AST_WIRE <tests/simple_tests/OneShift/dut.v:5.12-5.13> str='\a' input logic port=1 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/simple_tests/OneShift/dut.v:5.6-5.11> basic_prep range=[2:0]
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <tests/simple_tests/OneShift/dut.v:6.11-6.12> str='\o' output reg port=2 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/simple_tests/OneShift/dut.v:6.5-6.10> basic_prep range=[2:0]
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <tests/simple_tests/OneShift/dut.v:8.8-8.18>
        AST_IDENTIFIER <tests/simple_tests/OneShift/dut.v:8.8-8.9> str='\o'
        AST_SHIFT_LEFT <tests/simple_tests/OneShift/dut.v:8.12-8.18>
          AST_IDENTIFIER <tests/simple_tests/OneShift/dut.v:8.12-8.13> str='\a'
          AST_TO_UNSIGNED <tests/simple_tests/OneShift/dut.v:0.0-0.0>
            AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(a, o);
      input [2:0] a;
      output reg [2:0] o;
      assign o = (a)<<(/** AST_TO_UNSIGNED **/);
    endmodule
--- END OF AST DUMP ---
Warning: reg '\o' is assigned in a continuous assignment at tests/simple_tests/OneShift/dut.v:8.8-8.18.
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/OneShift/dut.v:1.1-10.10> str='\dut' basic_prep
      AST_WIRE <tests/simple_tests/OneShift/dut.v:5.12-5.13> str='\a' input logic basic_prep port=1 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/simple_tests/OneShift/dut.v:5.6-5.11> basic_prep range=[2:0]
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <tests/simple_tests/OneShift/dut.v:6.11-6.12> str='\o' output reg basic_prep port=2 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <tests/simple_tests/OneShift/dut.v:6.5-6.10> basic_prep range=[2:0]
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <tests/simple_tests/OneShift/dut.v:8.8-8.18> basic_prep
        AST_IDENTIFIER <tests/simple_tests/OneShift/dut.v:8.8-8.9> str='\o' basic_prep
        AST_SHIFT_LEFT <tests/simple_tests/OneShift/dut.v:8.12-8.18> basic_prep
          AST_IDENTIFIER <tests/simple_tests/OneShift/dut.v:8.12-8.13> str='\a' basic_prep
          AST_CONSTANT <tests/simple_tests/OneShift/dut.v:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(a, o);
      input [2:0] a;
      output reg [2:0] o;
      assign o = (a)<<(1);
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.
<suppressed ~1 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dut.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== dut ===

   Number of wires:                  2
   Number of wire bits:              6
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.6 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* top =  1  *)
(* src = "tests/simple_tests/OneShift/dut.v:1.1-10.10" *)
module dut(a, o);
  (* src = "tests/simple_tests/OneShift/dut.v:5.12-5.13" *)
  input [2:0] a;
  wire [2:0] a;
  (* src = "tests/simple_tests/OneShift/dut.v:6.11-6.12" *)
  output [2:0] o;
  wire [2:0] o;
  assign o = { a[1:0], 1'h0 };
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\dut'.

Warnings: 1 unique messages, 1 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.6 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
