
map -a "ECP5UM" -p LFE5UM-45F -t CABGA381 -s 8 -oc Commercial   "versa_ecp5_mf8c.ngd" -o "versa_ecp5_mf8c_map.ncd" -pr "versa_ecp5_mf8c.prf" -mp "versa_ecp5_mf8c.mrp" -lpf "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/versa_ecp5_mf8c_synplify.lpf" -lpf "C:/project/PCIe_ECP5_MF/scripts/diamond/versa_ecp5.lpf"   -pe     -tdm -split_node    
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: versa_ecp5_mf8c.ngd
   Picdevice="LFE5UM-45F"

   Pictype="CABGA381"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5UM-45FCABGA381, Performance used: 8.

Loading device for application baspr from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.

Running general design DRC...

Removing unused logic...

Optimizing...

68 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="PERST_N_c"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="GPIO_SW4_1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="GPIO_SW4_2"  />
    <postMsg mid="51001115" type="Warning" dynamic="1" navigation="0" arg0="U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst"  />





Design Summary:
   Number of registers:  10785 out of 44457 (24%)
      PFU registers:        10780 out of 43848 (25%)
      PIO registers:            5 out of   609 (1%)
   Number of SLICEs:     12128 out of 21924 (55%)
      SLICEs as Logic/ROM:  12059 out of 21924 (55%)
      SLICEs as RAM:           69 out of 16443 (0%)
      SLICEs as Carry:       1688 out of 21924 (8%)
   Number of LUT4s:        17885 out of 43848 (41%)
      Number used as logic LUTs:        14371
      Number used as distributed RAM:   138
      Number used as ripple logic:      3376
      Number used as shift registers:     0
   Number of PIO sites used: 30 out of 203 (15%)
   Number of block RAMs:  72 out of 108 (67%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  1 out of 2 (50%)
   Number of DCU Channels:  1 out of 4 (25%)
   Number of EXTREFs:  1 out of 2 (50%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  8
     Net s_u1_clk_sys: 5985 loads, 5985 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv )
     Net U1_CORE/s_u3_clk_spi: 39 loads, 39 rising, 0 falling (Driver: U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 )
     Net U1_CORE/s_u3_xclk: 528 loads, 528 rising, 0 falling (Driver: U1_CORE/U3_CLK/s_rtl_xclk )
     Net U1_CORE/U3_CLK/o_clk_pll_out: 1 loads, 1 rising, 0 falling (Driver: U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 )
     Net U1_CORE/U1_PCIE.U1_E5/s_u2_pclk: 235 loads, 235 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv )
     Net U1_CORE/U1_PCIE.U1_E5/s_u3_refclk: 113 loads, 113 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst )
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk: 31 loads, 31 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst )
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0: 74 loads, 74 rising, 0 falling (Driver: U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst )
   Number of Clock Enables:  854
     Net PERST_N_c: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/s_crd_rst: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U6_MBX_DAT_RX/N_2127: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/s_crd_ready: 4 loads, 4 LSLICEs
     Net U1_CORE/s_cwr_rst: 39 loads, 39 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/N_206_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/N_220: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/N_223: 6 loads, 6 LSLICEs
     Net U1_CORE/U7_CFI/U4_BUF/U1_CTL/s_rsrc_availe: 7 loads, 7 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/dbuf_clr_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_xfer_countce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_xfer_countce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adr_push_3_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_175: 16 loads, 16 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_1222: 5 loads, 5 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/spi_clr: 17 loads, 17 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/N_1221: 3 loads, 3 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/dbuf_clr_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_cmdce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U7_CFI/U2_REGS/s_reg_cfi_adrce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_1_sqmuxa_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/N_147_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[5]: 5 loads, 5 LSLICEs
     Net U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]: 3 loads, 3 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U6_BMRAM/s_u1_ram_we: 2 loads, 2 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0_0_a2_RNIINUM: 7 loads, 7 LSLICEs
     Net U1_CORE/U6_BMRAM/U1_MCTL/s_ram_addr_oute: 7 loads, 7 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_wb_fsm[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_ram_addr_oute: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/s_u1_ram_we: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/un1_s_ram_be_1_sqmuxa_0: 18 loads, 18 LSLICEs
     Net U1_CORE/U5_DMA/U3_BMRAM/U1_MCTL/s_ram_addre: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/dma_clr_0_sqmuxa_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_size_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_xfer_sizece[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_high_1_sqmuxa_0_a2_2_a2_0_RNIKGMO: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_ladrce[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_low_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_lowce[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_highce[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_highce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/s_regdma_hadr_high_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U2_DMA_REGS/dma_clr_0_sqmuxa_0_a2_0_a2_RNIAV91: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[9]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[13]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_52: 18 loads, 18 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chain_linear_RNI51AQ1: 8 loads, 8 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm_RNIUI7T1[5]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_51_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_17_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_20_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_494_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/un1_s_dma_chan_fsm_29_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_dma_chan_fsm[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/s_fifo_push_0_sqmuxa: 17 loads, 17 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U6_CHN_SLV/N_522_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[16]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[10]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[13]: 15 loads, 15 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm_RNIETLA1[3]: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm_RNIUGCF1[3]: 24 loads, 24 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_23_i: 27 loads, 27 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/N_1127_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_19_0_m2: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/N_454_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_32_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/un1_s_dma_chan_fsm_25_0_o2: 17 loads, 17 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_dma_chan_fsm[18]: 1 loads, 1 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U5_CHN_MST/s_fifo_push_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/s_u1_rd_en: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/N_32_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_13: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_168_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/N_180_i: 2 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_wr_full_RNII57C1: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/N_232_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/s_u1_rd_en: 6 loads, 0 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_wr_full_RNI3T881: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/N_244_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_rd_aempty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/s_cwr_rst: 20 loads, 20 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIKQ621: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u2_wr_full: 1 loads, 1 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIOL7I: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u2_wr_full: 1 loads, 1 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNISG821: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNI0C9I: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_cwr_flag_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en: 14 loads, 14 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_56: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_wr_done_RNIGV521: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/N_54: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_crd_reg_slv_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_wr_adre: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_wr_full_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_rd_empty_2_sqmuxa_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_u2_rd_empty: 6 loads, 6 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un1_i_rd_en_lsr: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67: 9 loads, 9 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte: 3 loads, 3 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_cwr_rst_1: 73 loads, 73 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_fcr: 2 loads, 2 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_spr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_mcr: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_lcr: 7 loads, 7 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_ier: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_dlm_1: 4 loads, 4 LSLICEs
     Net U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_wr_en_dll: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_RxValid_09_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_diff_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rtc_ctrl: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/un1_pcount_diff27_i_0: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_rlols_fedge_1_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un2_rlol1_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnte: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlol1_cnte: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_dual_or_rserd_rst_4_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rxr_wt_cnte: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_38_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un2_rdo_serdes_rst_dual_c_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un3_plol_cnt_tc: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un1_plol0_cnt_tc_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rden_i: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/un1_read_enable8_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/un1_RxValid_chx8_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/start_mask_2_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_RxEI_masked_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_3_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_ffc_pcie_ct_0_sqmuxa_3_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_6_0_0_o2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_detection_done_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/un1_cs_reqdet_sm_1_i_o3_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/N_4: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/PLOL_pclk: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/I5C932555D8570D3003C70AC0892028C4: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_52_i_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/IF8CBD565485880D1C0FCE2A4735DD796: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_118_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I306E1714C5A033192CADB7DE24CB682F/N_147: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I23CE9BB6FEF8024599BED6E7C9651049: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I3133954E82C8A894470E1336CCBC8F15/N_146_i_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/IB420C4D1279F971E867FA537CA4D6E82/N_148_i_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/I25891FD4BF8EA7F9051CE324A21ED31E: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/IB420C4D1279F971E867FA537CA4D6E82/N_172_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[1]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7_RNIQ1M5[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_190_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un62_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_266_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IEB5C97BD73E9C46378468349D65DB2D9e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IE48F23B4AE45A1E423AC11ED564DE4D8e: 19 loads, 19 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/ICED1EF5C0E5400F7869E1C674AE21DA6e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un65_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/IABB783BAEC6EC4928216CD800CAC26FCe: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[8]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I706E9793A36552E97EF7B1CF0F6162D7[19]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_265_i: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/N_135: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/un58_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I0B6ECB7D58876821FA73D9499B8DE015e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I074FD9C5AE408613B3750B75A6125486_1_sqmuxa_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/I25891FD4BF8EA7F9051CE324A21ED31E: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/I367E5D13940F83603F2CC8084CDC75AC: 48 loads, 48 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/N_3307_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/ID1457574CA084B158A41B84E87670987/N_73_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3312_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un17_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I8244A0A6CFBB12A29C0A59DBB4FC13EE: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I8244A0A6CFBB12A29C0A59DBB4FC13EEe: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I037773E6A298229B4A19627ABA272E81_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I15BDB8EF2F82D399EEAB37F26106A134_5_0_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3346_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I13C229A5BDE90D9F920D8F4D218106DE_10_sm0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I15BDB8EF2F82D399EEAB37F26106A134_8_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I01F907CE74154BFFA0C1437099B21186_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 9 loads, 9 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I3283453B42BD77672B8ACE724ACDA314_0_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/IB420C4D1279F971E867FA537CA4D6E82/N_198_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/IB420C4D1279F971E867FA537CA4D6E82/N_195_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I8A3A10780386E36D927EC523D63F0852: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I8A3A10780386E36D927EC523D63F0852: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IF66089F4B958743DD8052C5F9D832CD1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa: 32 loads, 32 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/IF8163AD5BD15021B831D22F3FD61BA6Ae: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I569BD691A4BB295D836212F3738D46B4[5]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/N_125_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I28BEA4229042F20DC4BAC5A80E0CF354e: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/s_u4_tx_st: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/I094BDF55C12CD5E2524B36CC933CFAE3_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/N_127_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/IB420C4D1279F971E867FA537CA4D6E82/N_525_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/N_420_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/IB420C4D1279F971E867FA537CA4D6E82/I3283453B42BD77672B8ACE724ACDA314_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/I7E9516402D6933186513EB5B373362785: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/N_145_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ID0A5ECECBEC8CE692F380DDF069E842F_1_sqmuxa_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/ICBC89A2A67F0564ABA5BC46C474021BDce[3]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/I7E04E8229BE60B48AAE3E1EB6511163A[2]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/I4108110328C413276966776688BEAB97/N_164_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNIMIHR2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIOAMN2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNIA7IT4: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNITT1I2: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_0_sqmuxa_0_a2_RNICNFF2: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNICVMP4: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIVL6E2: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I72E47AC634CDDC2338CBBD5642F81090_2_sqmuxa_0_a2_RNIEFKB2: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 19 loads, 19 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk15.I854293011C70645A5B39295028B2D50B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_4[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_5[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_3[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780_1_0_a2_0_RNI2Q401: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk14.I79BD32F43383B22845A03B1C07DFF506/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_4[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[8]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_2[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk13.I1C325276098F305EDD5A96B670ED7E4B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_RNI3G511: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_RNI07QU: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_RNI18QU: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_3[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_0_a2_RNI4D021: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_0_a2_RNI5E021: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_0_a2_RNI27JT: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_2[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[16]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_115: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I2A3F2A5CBC5AE0DD0620353468BA1D81/N_4440_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I2A3F2A5CBC5AE0DD0620353468BA1D81/N_4441_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780_i_i_a2: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk11.ICD3794690C7B631F413EC5D0D0043A96/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[0]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[1]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa_0_o2_i_o2_RNIM3RI3: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[25]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[1]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO_0[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[9]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[16]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa_0_o2_i_o2_RNI53B22: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[24]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[25]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[8]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_1[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_169: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk10.ID078DD71CF03D7FD68F95041DED5D5CE/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNISEHO: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNITFHO: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_0_sqmuxa_0_a3_RNIUGHO: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIPMQ41: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIQNQ41: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa_0_a3_RNIROQ41: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce_0[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce_0[24]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/un20_i_a2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/N_26_i: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[6]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[23]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2_RNO[30]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[1]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[6]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[8]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38_RNO[13]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[21]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[26]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_124_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[16]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/IE10C2D271B10BCBDD51ACC08364CF5A2ce[24]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_123_i: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[15]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[16]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I696440664361E19595FC920398AFDC38ce[24]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/I54914F2A3BF3DCF1F71C331952F7B6C0_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/genblk1.I39D757619EF5DEA91CD3A2B7CE5AFB30/N_122_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I2A3F2A5CBC5AE0DD0620353468BA1D81/IE763761FF58557F78DA03BEF9DCF712E_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I2A3F2A5CBC5AE0DD0620353468BA1D81/I2792804BC0B8F3DDCC1D08D4DE2F25DA_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I191AE9CE91C1B22E4AE2BF8631B30918/I9C49DC380ED90CDC0B86D16428C58A39_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I1A907F2B09600B273EEF91F54930FBC2/I84BC79E638D11CEBD5CE37CCD54B92DA/I5E6DE37191562AC863CF1205F1C24780: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un76_i_o2: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[3]: 23 loads, 23 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IA934CBE3CC9AEBA0C32AA4C7EFA4954C: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[19]: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un74_i_a2_RNIKQM31: 32 loads, 32 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8_RNIM3AI1[11]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un76_i_o2_RNINAKR: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un52_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IEDEC097EECBEE6B592219F6FEFFC7C2A_0_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[2]: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE228EF2D803387145092976501986E10: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un58_0_0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[7]: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_1081_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I08AAFC572BC9A693B4E7C04DFD77FEAF_0_sqmuxa_4_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I8AC99AB880823B01C00D137F89AABEF8[23]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_369_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un72_0_0: 20 loads, 20 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_409_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un53_i_0: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/un1_I8AC99AB880823B01C00D137F89AABEF8_23_i: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/N_63_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I3D3502037CE2D7E5159EAF99BC9BF78D: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I00CE0BA4F77A2426865D797055E4C98A_RNI6HCK: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I6316F5248B07D9065FBC7D67EDADC4EE: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I6BE22F51BE43138B31F588DD2D062E1F_RNI2EVS: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/N_3401_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I5B7A19877C7417CDB4387DF988625F8B/I134B7C80786213E899F61495BA54C91C_0_sqmuxa: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/un1_IE97C1EAB688C29EF293B3533128589AD8_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/IE97C1EAB688C29EF293B3533128589AD7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/I0935F33573E9008AC6C383C6271492EC_0_sqmuxa: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/IDF54FF9484E1DFC8C29689596EA8984F.IDD45DEF33DD1E1740F37FA39376216EB/I6DC757833BFBECB509EE1BB6128BCB2D_1_sqmuxa_i: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/cpl_infi_credit[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/N_38_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/un1_p_pend_1bc_i: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/p_pend_1a_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/nph_pro_cnt1be: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/un1_np_pend_1bc_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/np_pend_1a_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/cpl_pend_1bc_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_p_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_p_data_2_sqmuxa_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_rxfc/u1_rxfc_vc[0]/ca_np_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/txdp_hpreq_i: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_15: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/p_set_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_19: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/cplh24: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/pd_infi_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_ph_1_sqmuxa_1_1_i_m2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh26_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/npd_infi_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cfg_resp_hdr_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cpld_infi_1_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh_0_sqmuxa_1_1_i_m2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cplh26_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_6_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_1157_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_1158_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_p_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/N_25: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_np_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/cc_cpl_hdre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txfc/u1_txfc_vc[0]/un1_cc_p_hdr26_2_i_0: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/un1_tlp_end_reg6: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/u1_txrdy[0]/un1_pause_enable_2_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/u1_txrdy[0]/N_1204_i: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/trnc_pause_ack: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/ltssm_nfts_tx[0]: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/un1_tx_st: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/pkt_progress: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/N_5_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/cs_pause[1]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_rd: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/un1_dfrm_end_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/tst2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/N_26_i_0: 12 loads, 12 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/rxtp_ack: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_wr_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/fifo_rd_addre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/un1_txtp_rtry_done: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/acknak_seq5: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_acknak/un1_dl_inact_1: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxdp/u1_rxdp_cfilt/dllp_clk2: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/dfrm_dllp_st: 8 loads, 8 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdmux_state: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/skip_grant_cnte: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/take_dllp: 16 loads, 16 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u2_txdp_crc/un1_take_dllp: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_vcneg_pend: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_lcmfci_req2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_lcmfci_req: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_32_i_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_req_2: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt5: 15 loads, 15 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_p_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_p_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_np_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_np_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_rxtp_nak_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe7: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe6: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe5: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe4: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe3: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe2: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/lcmfci_req2_only: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/lcmfci_req_only: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe7_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe6_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe5_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe4_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe3_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe2_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe1_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/awe0_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_dllp_kind_p[0]9_1: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_dllp_kind_p[0]11_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_cpl_pendl8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_cpl_pendh8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_452_i: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_rxtp_nak_1_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/un1_nak_pend7_1_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/N_28: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/u1_txtp_crc/un1_enable_crc: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/un1_comb_st_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/un1_comb_st: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/ttlp_st: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/rtlpend_wait_RNO_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_rtry_rdy_int_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_tlpend_wait7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_switch_wait8_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/N_67_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un1_pause_enb8: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/N_66_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_mux/un2_rnum_rlor_out: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/ttlp_end: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_rden_int: 2 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlpwr_ptre: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/retrain_hold_timer_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_wren_int_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tout_hold_timer_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/purge_active_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_size_cnte: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_N_3_mux_0_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_txtp_rtry_req_5_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un3_rst_timer_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlprd_ptre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_st_reg: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/tlp_sizee: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_tdmux_rtry_rdy_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_dl_inact_6_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rtry_req_pr: 18 loads, 18 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rtry_seq_num5: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/N_30: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rtry_rdy_pr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/rply_timere: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un1_rtlp_st_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/un2_rxdp_rtry_pr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/N_27: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblwr_ptre: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/atblrd_N_6_mux_i: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/txtp_nxtseqe: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/un1_tlpgen_st_2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/p_recvd116_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_timer_exp8_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/timer_34use: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_p_recvd116_1_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_4_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/N_110_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_lcmfci_req2_2_sqmuxa_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_lcmfci_req_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un11_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_vc_enable12_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_vc_enable12_2_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/reset_rcvd: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_txdp_no_lpreq_i_o3[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_up_1_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/un1_dl_inactive_3_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_skpq/skp_cnte: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_frm/u1_frm_algn/algn_val22_i: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_hrst_sm/hrst_snd_os_RNO_0[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/cs_lbk_sm_1[4]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/cs_lbk_sm_1[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/lbk_sloopback_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/un1_lbk_sloopback_0_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_lbk_sm/un1_lbk_sloopback_0_sqmuxa_1_0_0: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/rcvd_eidle_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/un1_dis_snd_os_0_sqmuxa_0_o2: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_dis_sm/un1_cs_dis_sm_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l2_sm/l2_snd_beacon_5_0_0_a2_RNIG5LS: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l2_sm/cs_l2_sm_1_8_d: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l1_sm/l1_eidle_tx_0_sqmuxa: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/cs_l0s_tx_sm_1_RNIMG5L[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/cs_l0s_tx_sm_1[2]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/start_20ns_cnt_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0s_tx_sm/l0s_tx_snd_os_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/cs_l0_sm_1[3]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/N_87_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_l0_sm/N_121_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/un15_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/rcvry_start_cnt_5: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_rcvry_sm/un1_cs_rcvry_sm_6_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/ltssm_nfts_rx_0_sqmuxa: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/cfg_lanes_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/N_111_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cs_cfg_sm_5_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_snd_os_0_sqmuxa: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_snd_os_1_sqmuxa_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/un1_cfg_eidle_tx_0_sqmuxa_3: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_cfg_up_sm/N_407_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/un1_pol_inv_polar: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/pol_snd_os_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_pol_sm/un1_cs_pol_sm_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/N_267_i: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/det_lanes_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_det_sm/det_eidle_tx_RNO[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_main_sm/N_196_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_1_i: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_3_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rd_en: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_ftsgen[1]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_eidlegen[1]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_ltssm_cfg: 7 loads, 7 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/snd_t1_1_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/skp_data_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/snd_idle_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_ose_skp_clr_1_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t2_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t12_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_t1_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/rcvd_idle_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cs_tsgen[4]: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2p_t2e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2_t2e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t2_t1e: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/cnt_t1p_t1e: 6 loads, 6 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osenc/un1_cnt_idle_idle13_0_0: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/nal_flag_RNO: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/ts12_linu5: 17 loads, 17 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_1_i_m2[0]: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_2_i_m2[0]: 4 loads, 4 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_dcom_hdec: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/u1_ts_dec/un1_cs_ts_i_m2[0]: 5 loads, 5 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_start_cnt_2_i: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_idle_m_i[3]: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/un1_ltssm_inv_polar: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/un1_t12n_found: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t2_liplape: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t2_limlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_linmlanme: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_linmlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t1_limlanme: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t12_liplape: 2 loads, 2 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/u1_osdec[0]/cnt_t12_limlame: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/un1_cfg_disable_scr: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_tllp_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/nal_dflag_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_tllp_1_i: 14 loads, 14 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_dfrm/un1_cs_dllp_1_i: 10 loads, 10 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/un1_kcntl_reg_0_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_descram/skp_in: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram/un1_kcntl_reg_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_scram/skp_in: 11 loads, 11 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/drate_enable7: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/N_2253_i: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/un1_power_down_sys_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/un1_phy_status_1: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb_i[0]: 1 loads, 1 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/hold_fb_i[1]: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net PERST_N_c merged into GSR:  6917
   Number of LSRs:  13
     Net PERST_N_c: 18 loads, 0 LSLICEs
     Net U1_CORE.s_u1_rst_n_i: 1 loads, 0 LSLICEs
     Net U3_SYNC/s_rst_sync_n_i: 2 loads, 2 LSLICEs
     Net PERST_N_c_i: 3 loads, 0 LSLICEs
     Net U1_CORE/U7_CFI/U8_CDC_STA/s_rst_sync_n_i: 2 loads, 2 LSLICEs
     Net U1_CORE/s_u1_rst_n: 2375 loads, 2302 LSLICEs
     Net U1_CORE/U7_CFI/U7_CDC_CTL/s_rst_sync_n_i: 3 loads, 3 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_rx_serdes_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_rx_pcs_rst_w: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/s_rtl_sli_rst: 53 loads, 53 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_tx_serdes_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_tx_pcs_rst_c: 1 loads, 0 LSLICEs
     Net U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i: 90 loads, 90 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net U1_CORE/s_u1_rst_n: 2401 loads
     Net U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/addr010_ff2: 256 loads
     Net U1_CORE/U5_DMA/dma_clr: 193 loads
     Net U1_CORE/U4_UART/s_rtl_addr_2_i_a2_0_0[0]: 170 loads
     Net U1_CORE/U5_DMA/dma_clr_1: 147 loads
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IC7779D4175ADF3F75C21392F9E824B6D[2]: 145 loads
     Net U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/addr011_ff2: 128 loads
     Net U1_CORE/s_cwr_rst: 119 loads
     Net U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/I511F58CE0ACA83EE959D1BF6C4EAFA7F: 102 loads
     Net U1_CORE/s_wb_adr[4]: 96 loads
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_MOSI&quot; SITE &quot;W2&quot; ;&quot;: " arg1="SF_MOSI" arg2="W2"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_CS_N&quot; SITE &quot;R2&quot; ;&quot;: " arg1="SF_CS_N" arg2="R2"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;SF_MISO&quot; SITE &quot;V2&quot; ;&quot;: " arg1="SF_MISO" arg2="V2"  />
 

   Number of warnings:  7
   Number of errors:    0



Total CPU Time: 2 mins 44 secs  
Total REAL Time: 2 mins 46 secs  
Peak Memory Usage: 387 MB

Dumping design to file versa_ecp5_mf8c_map.ncd.

mpartrce -p "versa_ecp5_mf8c.p2t" -f "versa_ecp5_mf8c.p3t" -tf "versa_ecp5_mf8c.pt" "versa_ecp5_mf8c_map.ncd" "versa_ecp5_mf8c.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .
Starting job 5_1 on node l-eqss42r at Fri Mar 04 20:16:58 2022

Starting job 5_2 on node l-eqss42r at Fri Mar 04 20:16:59 2022

Starting job 5_3 on node l-eqss42r at Fri Mar 04 20:17:00 2022

Finished job 5_1 on node l-eqss42r at Fri Mar 04 20:21:13 2022

Starting job 5_4 on node l-eqss42r at Fri Mar 04 20:21:13 2022

Finished job 5_3 on node l-eqss42r at Fri Mar 04 20:21:16 2022

Starting job 5_5 on node l-eqss42r at Fri Mar 04 20:21:16 2022

Finished job 5_2 on node l-eqss42r at Fri Mar 04 20:21:21 2022

Starting job 5_6 on node l-eqss42r at Fri Mar 04 20:21:21 2022

Finished job 5_5 on node l-eqss42r at Fri Mar 04 20:25:33 2022

Starting job 5_7 on node l-eqss42r at Fri Mar 04 20:25:33 2022

Finished job 5_4 on node l-eqss42r at Fri Mar 04 20:25:36 2022

Starting job 5_8 on node l-eqss42r at Fri Mar 04 20:25:36 2022

Finished job 5_6 on node l-eqss42r at Fri Mar 04 20:25:41 2022

Starting job 5_9 on node l-eqss42r at Fri Mar 04 20:25:41 2022

Finished job 5_8 on node l-eqss42r at Fri Mar 04 20:30:05 2022

Starting job 5_10 on node l-eqss42r at Fri Mar 04 20:30:05 2022

Finished job 5_9 on node l-eqss42r at Fri Mar 04 20:30:21 2022

Starting job 5_11 on node l-eqss42r at Fri Mar 04 20:30:21 2022

Finished job 5_7 on node l-eqss42r at Fri Mar 04 20:30:31 2022

Starting job 5_12 on node l-eqss42r at Fri Mar 04 20:30:31 2022

Finished job 5_10 on node l-eqss42r at Fri Mar 04 20:34:38 2022

Finished job 5_11 on node l-eqss42r at Fri Mar 04 20:35:09 2022

Finished job 5_12 on node l-eqss42r at Fri Mar 04 20:35:13 2022

Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "versa_ecp5_mf8c.pt" -o "versa_ecp5_mf8c.twr" "versa_ecp5_mf8c.ncd" "versa_ecp5_mf8c.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file versa_ecp5_mf8c.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Fri Mar 04 20:35:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Fri Mar 04 20:35:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 11 secs 
Total REAL Time: 12 secs 
Peak Memory Usage: 395 MB


tmcheck -par "versa_ecp5_mf8c.par" 

bitgen -w "versa_ecp5_mf8c.ncd" -f "versa_ecp5_mf8c.t2b" -e -s "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/versa_ecp5.sec" -k "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/versa_ecp5.bek" "versa_ecp5_mf8c.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file versa_ecp5_mf8c.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application Bitgen from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from versa_ecp5_mf8c.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                     SPI_SERIAL  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "versa_ecp5_mf8c.bit".
Total CPU Time: 11 secs 
Total REAL Time: 12 secs 
Peak Memory Usage: 473 MB
