#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[947].in[0] (.names)                                             0.332     6.289
[947].out[0] (.names)                                            0.261     6.550
[1280].in[1] (.names)                                            1.262     7.811
[1280].out[0] (.names)                                           0.261     8.072
n_n3184.in[1] (.names)                                           0.100     8.172
n_n3184.out[0] (.names)                                          0.261     8.433
n_n3766.D[0] (.latch)                                            0.000     8.433
data arrival time                                                          8.433

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.457


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[947].in[0] (.names)                                             0.332     6.289
[947].out[0] (.names)                                            0.261     6.550
n_n3217.in[3] (.names)                                           1.262     7.811
n_n3217.out[0] (.names)                                          0.261     8.072
n_n3724.D[0] (.latch)                                            0.000     8.072
data arrival time                                                          8.072

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.096


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1069].in[2] (.names)                                            0.946     7.092
[1069].out[0] (.names)                                           0.261     7.353
n_n3592.in[1] (.names)                                           0.100     7.453
n_n3592.out[0] (.names)                                          0.261     7.714
n_n3959.D[0] (.latch)                                            0.000     7.714
data arrival time                                                          7.714

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.737


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1771].in[3] (.names)                                            0.946     7.092
[1771].out[0] (.names)                                           0.261     7.353
n_n3235.in[0] (.names)                                           0.100     7.453
n_n3235.out[0] (.names)                                          0.261     7.714
n_n3995.D[0] (.latch)                                            0.000     7.714
data arrival time                                                          7.714

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.737


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[2261].in[3] (.names)                                            0.946     7.092
[2261].out[0] (.names)                                           0.261     7.353
n_n3444.in[0] (.names)                                           0.100     7.453
n_n3444.out[0] (.names)                                          0.261     7.714
n_n3574.D[0] (.latch)                                            0.000     7.714
data arrival time                                                          7.714

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.737


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1391].in[3] (.names)                                            0.944     7.090
[1391].out[0] (.names)                                           0.261     7.351
n_n3817.in[0] (.names)                                           0.100     7.451
n_n3817.out[0] (.names)                                          0.261     7.712
n_n3818.D[0] (.latch)                                            0.000     7.712
data arrival time                                                          7.712

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.736


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1925].in[3] (.names)                                            0.720     6.865
[1925].out[0] (.names)                                           0.261     7.126
n_n3913.in[0] (.names)                                           0.100     7.226
n_n3913.out[0] (.names)                                          0.261     7.487
n_n4040.D[0] (.latch)                                            0.000     7.487
data arrival time                                                          7.487

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.511


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[946].in[2] (.names)                                             0.340     6.486
[946].out[0] (.names)                                            0.261     6.747
n_n3813.in[2] (.names)                                           0.340     7.087
n_n3813.out[0] (.names)                                          0.261     7.348
n_n3814.D[0] (.latch)                                            0.000     7.348
data arrival time                                                          7.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.372


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6374].in[0] (.names)                                            0.338     6.123
[6374].out[0] (.names)                                           0.261     6.384
[6376].in[3] (.names)                                            0.340     6.724
[6376].out[0] (.names)                                           0.261     6.985
n_n128.in[1] (.names)                                            0.100     7.085
n_n128.out[0] (.names)                                           0.261     7.346
n_n3831.D[0] (.latch)                                            0.000     7.346
data arrival time                                                          7.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.370


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
n_n3994.in[1] (.names)                                           0.908     1.695
n_n3994.out[0] (.names)                                          0.261     1.956
n_n3595.in[2] (.names)                                           0.100     2.056
n_n3595.out[0] (.names)                                          0.261     2.317
n_n4084.in[3] (.names)                                           0.287     2.605
n_n4084.out[0] (.names)                                          0.261     2.866
n_n4082.in[1] (.names)                                           0.340     3.206
n_n4082.out[0] (.names)                                          0.261     3.467
[899].in[3] (.names)                                             0.332     3.799
[899].out[0] (.names)                                            0.261     4.060
n_n3785.in[2] (.names)                                           0.478     4.538
n_n3785.out[0] (.names)                                          0.261     4.799
[2060].in[1] (.names)                                            0.340     5.139
[2060].out[0] (.names)                                           0.261     5.400
[6290].in[1] (.names)                                            0.100     5.500
[6290].out[0] (.names)                                           0.261     5.761
[1971].in[3] (.names)                                            0.719     6.481
[1971].out[0] (.names)                                           0.261     6.742
n_n124.in[2] (.names)                                            0.337     7.078
n_n124.out[0] (.names)                                           0.261     7.339
n_n3707.D[0] (.latch)                                            0.000     7.339
data arrival time                                                          7.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.363


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1580].in[2] (.names)                                            0.340     6.486
[1580].out[0] (.names)                                           0.261     6.747
n_n3009.in[2] (.names)                                           0.309     7.056
n_n3009.out[0] (.names)                                          0.261     7.317
n_n4275.D[0] (.latch)                                            0.000     7.317
data arrival time                                                          7.317

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.340


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[982].in[0] (.names)                                             0.332     6.289
[982].out[0] (.names)                                            0.261     6.550
[1538].in[1] (.names)                                            0.100     6.650
[1538].out[0] (.names)                                           0.261     6.911
n_n3466.in[3] (.names)                                           0.100     7.011
n_n3466.out[0] (.names)                                          0.261     7.272
n_n3483.D[0] (.latch)                                            0.000     7.272
data arrival time                                                          7.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.295


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1165].in[3] (.names)                                            0.488     6.634
[1165].out[0] (.names)                                           0.261     6.895
n_n3292.in[0] (.names)                                           0.100     6.995
n_n3292.out[0] (.names)                                          0.261     7.256
n_n4080.D[0] (.latch)                                            0.000     7.256
data arrival time                                                          7.256

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.256
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.279


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[2240].in[3] (.names)                                            0.487     6.633
[2240].out[0] (.names)                                           0.261     6.894
n_n3725.in[0] (.names)                                           0.100     6.994
n_n3725.out[0] (.names)                                          0.261     7.255
n_n3726.D[0] (.latch)                                            0.000     7.255
data arrival time                                                          7.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.278


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[6255].in[0] (.names)                                            0.100     5.885
[6255].out[0] (.names)                                           0.261     6.146
[1752].in[3] (.names)                                            0.487     6.633
[1752].out[0] (.names)                                           0.261     6.894
n_n3987.in[0] (.names)                                           0.100     6.994
n_n3987.out[0] (.names)                                          0.261     7.255
n_n3988.D[0] (.latch)                                            0.000     7.255
data arrival time                                                          7.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.278


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
n_n3994.in[1] (.names)                                           0.908     1.695
n_n3994.out[0] (.names)                                          0.261     1.956
n_n3595.in[2] (.names)                                           0.100     2.056
n_n3595.out[0] (.names)                                          0.261     2.317
n_n4084.in[3] (.names)                                           0.287     2.605
n_n4084.out[0] (.names)                                          0.261     2.866
n_n4082.in[1] (.names)                                           0.340     3.206
n_n4082.out[0] (.names)                                          0.261     3.467
[899].in[3] (.names)                                             0.332     3.799
[899].out[0] (.names)                                            0.261     4.060
n_n3785.in[2] (.names)                                           0.478     4.538
n_n3785.out[0] (.names)                                          0.261     4.799
[2060].in[1] (.names)                                            0.340     5.139
[2060].out[0] (.names)                                           0.261     5.400
[6290].in[1] (.names)                                            0.100     5.500
[6290].out[0] (.names)                                           0.261     5.761
[6386].in[3] (.names)                                            0.601     6.362
[6386].out[0] (.names)                                           0.261     6.623
n_n132.in[2] (.names)                                            0.340     6.963
n_n132.out[0] (.names)                                           0.261     7.224
n_n4093.D[0] (.latch)                                            0.000     7.224
data arrival time                                                          7.224

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.248


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
n_n3994.in[1] (.names)                                           0.908     1.695
n_n3994.out[0] (.names)                                          0.261     1.956
n_n3595.in[2] (.names)                                           0.100     2.056
n_n3595.out[0] (.names)                                          0.261     2.317
n_n4084.in[3] (.names)                                           0.287     2.605
n_n4084.out[0] (.names)                                          0.261     2.866
n_n4082.in[1] (.names)                                           0.340     3.206
n_n4082.out[0] (.names)                                          0.261     3.467
[899].in[3] (.names)                                             0.332     3.799
[899].out[0] (.names)                                            0.261     4.060
n_n3785.in[2] (.names)                                           0.478     4.538
n_n3785.out[0] (.names)                                          0.261     4.799
[2060].in[1] (.names)                                            0.340     5.139
[2060].out[0] (.names)                                           0.261     5.400
[6290].in[1] (.names)                                            0.100     5.500
[6290].out[0] (.names)                                           0.261     5.761
[1492].in[3] (.names)                                            0.601     6.362
[1492].out[0] (.names)                                           0.261     6.623
n_n3199.in[1] (.names)                                           0.340     6.963
n_n3199.out[0] (.names)                                          0.261     7.224
n_n3709.D[0] (.latch)                                            0.000     7.224
data arrival time                                                          7.224

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.248


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[947].in[0] (.names)                                             0.332     6.289
[947].out[0] (.names)                                            0.261     6.550
n_n3026.in[1] (.names)                                           0.332     6.882
n_n3026.out[0] (.names)                                          0.261     7.143
n_n4227.D[0] (.latch)                                            0.000     7.143
data arrival time                                                          7.143

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.167


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[982].in[0] (.names)                                             0.332     6.289
[982].out[0] (.names)                                            0.261     6.550
n_n4011.in[1] (.names)                                           0.313     6.862
n_n4011.out[0] (.names)                                          0.261     7.123
n_n4012.D[0] (.latch)                                            0.000     7.123
data arrival time                                                          7.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.147


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[1015].in[3] (.names)                                            0.769     5.524
[1015].out[0] (.names)                                           0.261     5.785
[1208].in[0] (.names)                                            0.338     6.123
[1208].out[0] (.names)                                           0.261     6.384
n_n3140.in[3] (.names)                                           0.340     6.724
n_n3140.out[0] (.names)                                          0.261     6.985
n_n4026.D[0] (.latch)                                            0.000     6.985
data arrival time                                                          6.985

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.009


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
n_n3832.in[1] (.names)                                           0.339     5.695
n_n3832.out[0] (.names)                                          0.261     5.956
[982].in[0] (.names)                                             0.332     6.289
[982].out[0] (.names)                                            0.261     6.550
n_n3907.in[2] (.names)                                           0.100     6.650
n_n3907.out[0] (.names)                                          0.261     6.911
n_n4334.D[0] (.latch)                                            0.000     6.911
data arrival time                                                          6.911

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.934


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
[1022].in[2] (.names)                                            0.339     5.695
[1022].out[0] (.names)                                           0.261     5.956
n_n129.in[3] (.names)                                            0.485     6.441
n_n129.out[0] (.names)                                           0.261     6.702
n_n3833.D[0] (.latch)                                            0.000     6.702
data arrival time                                                          6.702

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.702
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.725


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
[936].in[1] (.names)                                             0.487     5.843
[936].out[0] (.names)                                            0.261     6.104
n_n3070.in[3] (.names)                                           0.100     6.204
n_n3070.out[0] (.names)                                          0.261     6.465
n_n3851.D[0] (.latch)                                            0.000     6.465
data arrival time                                                          6.465

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.465
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.488


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
nak3_17.in[3] (.names)                                           0.100     5.456
nak3_17.out[0] (.names)                                          0.261     5.717
n_n127.in[2] (.names)                                            0.486     6.203
n_n127.out[0] (.names)                                           0.261     6.464
nsr3_17.D[0] (.latch)                                            0.000     6.464
data arrival time                                                          6.464

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.487


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[3] (.names)                                           0.360     0.527
n_n3741.out[0] (.names)                                          0.261     0.788
n_n3994.in[1] (.names)                                           0.908     1.695
n_n3994.out[0] (.names)                                          0.261     1.956
n_n3595.in[2] (.names)                                           0.100     2.056
n_n3595.out[0] (.names)                                          0.261     2.317
n_n4084.in[3] (.names)                                           0.287     2.605
n_n4084.out[0] (.names)                                          0.261     2.866
n_n4082.in[1] (.names)                                           0.340     3.206
n_n4082.out[0] (.names)                                          0.261     3.467
[899].in[3] (.names)                                             0.332     3.799
[899].out[0] (.names)                                            0.261     4.060
n_n3785.in[2] (.names)                                           0.478     4.538
n_n3785.out[0] (.names)                                          0.261     4.799
[2060].in[1] (.names)                                            0.340     5.139
[2060].out[0] (.names)                                           0.261     5.400
[6290].in[1] (.names)                                            0.100     5.500
[6290].out[0] (.names)                                           0.261     5.761
n_n3377.in[3] (.names)                                           0.100     5.861
n_n3377.out[0] (.names)                                          0.261     6.122
n_n3198.D[0] (.latch)                                            0.000     6.122
data arrival time                                                          6.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.146


#Path 26
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3582.in[1] (.names)                                           0.487     5.843
n_n3582.out[0] (.names)                                          0.261     6.104
n_n3583.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 27
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3821.in[1] (.names)                                           0.487     5.843
n_n3821.out[0] (.names)                                          0.261     6.104
n_n3823.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 28
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3375.in[1] (.names)                                           0.487     5.843
n_n3375.out[0] (.names)                                          0.261     6.104
n_n3376.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3964.in[1] (.names)                                           0.487     5.843
n_n3964.out[0] (.names)                                          0.261     6.104
n_n3966.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 30
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3512.in[1] (.names)                                           0.487     5.843
n_n3512.out[0] (.names)                                          0.261     6.104
n_n3514.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n4276.in[1] (.names)                                           0.487     5.843
n_n4276.out[0] (.names)                                          0.261     6.104
n_n4279.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
n_n3830.in[2] (.names)                                           0.340     5.095
n_n3830.out[0] (.names)                                          0.261     5.356
n_n3206.in[1] (.names)                                           0.487     5.843
n_n3206.out[0] (.names)                                          0.261     6.104
n_n3207.D[0] (.latch)                                            0.000     6.104
data arrival time                                                          6.104

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3852.in[2] (.names)                                           0.100     4.494
n_n3852.out[0] (.names)                                          0.261     4.755
[2264].in[3] (.names)                                            0.340     5.095
[2264].out[0] (.names)                                           0.261     5.356
nak3_17.in[3] (.names)                                           0.100     5.456
nak3_17.out[0] (.names)                                          0.261     5.717
n_n3866.in[1] (.names)                                           0.100     5.817
n_n3866.out[0] (.names)                                          0.261     6.078
n_n4067.D[0] (.latch)                                            0.000     6.078
data arrival time                                                          6.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.102


#Path 34
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[914].in[2] (.names)                                             0.100     5.092
[914].out[0] (.names)                                            0.261     5.353
[1213].in[3] (.names)                                            0.100     5.453
[1213].out[0] (.names)                                           0.261     5.714
n_n3526.in[1] (.names)                                           0.100     5.814
n_n3526.out[0] (.names)                                          0.261     6.075
n_n3841.D[0] (.latch)                                            0.000     6.075
data arrival time                                                          6.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.098


#Path 35
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[914].in[2] (.names)                                             0.100     5.092
[914].out[0] (.names)                                            0.261     5.353
[1708].in[3] (.names)                                            0.100     5.453
[1708].out[0] (.names)                                           0.261     5.714
n_n3271.in[1] (.names)                                           0.100     5.814
n_n3271.out[0] (.names)                                          0.261     6.075
n_n4233.D[0] (.latch)                                            0.000     6.075
data arrival time                                                          6.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.098


#Path 36
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[914].in[2] (.names)                                             0.100     5.092
[914].out[0] (.names)                                            0.261     5.353
[1885].in[3] (.names)                                            0.100     5.453
[1885].out[0] (.names)                                           0.261     5.714
n_n3241.in[1] (.names)                                           0.100     5.814
n_n3241.out[0] (.names)                                          0.261     6.075
n_n3242.D[0] (.latch)                                            0.000     6.075
data arrival time                                                          6.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.098


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
[1096].in[3] (.names)                                            0.100     1.481
[1096].out[0] (.names)                                           0.261     1.742
n_n4069.in[1] (.names)                                           0.100     1.842
n_n4069.out[0] (.names)                                          0.261     2.103
[901].in[1] (.names)                                             1.068     3.171
[901].out[0] (.names)                                            0.261     3.432
n_n3240.in[2] (.names)                                           0.340     3.772
n_n3240.out[0] (.names)                                          0.261     4.033
[905].in[2] (.names)                                             0.100     4.133
[905].out[0] (.names)                                            0.261     4.394
n_n3563.in[2] (.names)                                           0.100     4.494
n_n3563.out[0] (.names)                                          0.261     4.755
[6252].in[3] (.names)                                            0.453     5.208
[6252].out[0] (.names)                                           0.261     5.469
n_n4140.in[3] (.names)                                           0.290     5.759
n_n4140.out[0] (.names)                                          0.261     6.020
n_n4142.D[0] (.latch)                                            0.000     6.020
data arrival time                                                          6.020

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.044


#Path 38
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[1260].in[2] (.names)                                            0.340     5.332
[1260].out[0] (.names)                                           0.261     5.593
n_n4094.in[1] (.names)                                           0.100     5.693
n_n4094.out[0] (.names)                                          0.261     5.954
n_n4095.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 39
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[1613].in[2] (.names)                                            0.340     5.332
[1613].out[0] (.names)                                           0.261     5.593
n_n4121.in[1] (.names)                                           0.100     5.693
n_n4121.out[0] (.names)                                          0.261     5.954
n_n4122.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 40
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
[1898].in[0] (.names)                                            0.483     4.731
[1898].out[0] (.names)                                           0.261     4.992
[1648].in[2] (.names)                                            0.340     5.332
[1648].out[0] (.names)                                           0.261     5.593
n_n3972.in[1] (.names)                                           0.100     5.693
n_n3972.out[0] (.names)                                          0.261     5.954
n_n4145.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 41
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n4158.in[0] (.names)                                           0.859     5.106
n_n4158.out[0] (.names)                                          0.261     5.367
n_n3302.in[1] (.names)                                           0.100     5.467
n_n3302.out[0] (.names)                                          0.261     5.728
n_n4288.D[0] (.latch)                                            0.000     5.728
data arrival time                                                          5.728

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.752


#Path 42
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n4158.in[0] (.names)                                           0.859     5.106
n_n4158.out[0] (.names)                                          0.261     5.367
n_n3459.in[1] (.names)                                           0.100     5.467
n_n3459.out[0] (.names)                                          0.261     5.728
n_n3898.D[0] (.latch)                                            0.000     5.728
data arrival time                                                          5.728

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.752


#Path 43
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n4158.in[0] (.names)                                           0.859     5.106
n_n4158.out[0] (.names)                                          0.261     5.367
n_n4156.in[1] (.names)                                           0.100     5.467
n_n4156.out[0] (.names)                                          0.261     5.728
n_n4157.D[0] (.latch)                                            0.000     5.728
data arrival time                                                          5.728

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.752


#Path 44
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n3147.in[1] (.names)                                           1.057     5.304
n_n3147.out[0] (.names)                                          0.261     5.565
n_n3458.D[0] (.latch)                                            0.000     5.565
data arrival time                                                          5.565

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.588


#Path 45
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n3226.in[1] (.names)                                           1.057     5.304
n_n3226.out[0] (.names)                                          0.261     5.565
n_n3916.D[0] (.latch)                                            0.000     5.565
data arrival time                                                          5.565

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.588


#Path 46
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.765     0.931
[2182].out[0] (.names)                                           0.261     1.192
[6278].in[3] (.names)                                            0.340     1.532
[6278].out[0] (.names)                                           0.261     1.793
n_n3974.in[3] (.names)                                           0.328     2.121
n_n3974.out[0] (.names)                                          0.261     2.382
[941].in[0] (.names)                                             0.332     2.715
[941].out[0] (.names)                                            0.261     2.976
[2049].in[3] (.names)                                            0.328     3.304
[2049].out[0] (.names)                                           0.261     3.565
[1552].in[2] (.names)                                            0.338     3.903
[1552].out[0] (.names)                                           0.261     4.164
n_n4228.in[1] (.names)                                           0.488     4.651
n_n4228.out[0] (.names)                                          0.261     4.912
n_n4229.D[0] (.latch)                                            0.000     4.912
data arrival time                                                          4.912

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.936


#Path 47
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.765     0.931
[2182].out[0] (.names)                                           0.261     1.192
[6278].in[3] (.names)                                            0.340     1.532
[6278].out[0] (.names)                                           0.261     1.793
n_n3974.in[3] (.names)                                           0.328     2.121
n_n3974.out[0] (.names)                                          0.261     2.382
[941].in[0] (.names)                                             0.332     2.715
[941].out[0] (.names)                                            0.261     2.976
[2049].in[3] (.names)                                            0.328     3.304
[2049].out[0] (.names)                                           0.261     3.565
[1487].in[2] (.names)                                            0.338     3.903
[1487].out[0] (.names)                                           0.261     4.164
n_n3058.in[1] (.names)                                           0.332     4.496
n_n3058.out[0] (.names)                                          0.261     4.757
n_n3085.D[0] (.latch)                                            0.000     4.757
data arrival time                                                          4.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.781


#Path 48
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4180.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1199].in[1] (.names)                                            3.961     4.127
[1199].out[0] (.names)                                           0.261     4.388
n_n4178.in[3] (.names)                                           0.100     4.488
n_n4178.out[0] (.names)                                          0.261     4.749
n_n4180.D[0] (.latch)                                            0.000     4.749
data arrival time                                                          4.749

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4180.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.773


#Path 49
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1520].in[1] (.names)                                            3.961     4.127
[1520].out[0] (.names)                                           0.261     4.388
n_n3629.in[3] (.names)                                           0.100     4.488
n_n3629.out[0] (.names)                                          0.261     4.749
n_n3631.D[0] (.latch)                                            0.000     4.749
data arrival time                                                          4.749

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3631.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.773


#Path 50
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1788].in[1] (.names)                                            3.961     4.127
[1788].out[0] (.names)                                           0.261     4.388
n_n3314.in[3] (.names)                                           0.100     4.488
n_n3314.out[0] (.names)                                          0.261     4.749
n_n3316.D[0] (.latch)                                            0.000     4.749
data arrival time                                                          4.749

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.773


#Path 51
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1261].in[1] (.names)                                            3.354     3.520
[1261].out[0] (.names)                                           0.261     3.781
n_n3392.in[2] (.names)                                           0.578     4.359
n_n3392.out[0] (.names)                                          0.261     4.620
n_n3394.D[0] (.latch)                                            0.000     4.620
data arrival time                                                          4.620

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3394.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.644


#Path 52
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3269.in[1] (.names)                                           2.259     4.359
n_n3269.out[0] (.names)                                          0.261     4.620
n_n3270.D[0] (.latch)                                            0.000     4.620
data arrival time                                                          4.620

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.644


#Path 53
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[2050].in[2] (.names)                                            0.895     2.846
[2050].out[0] (.names)                                           0.261     3.107
n_n4345.in[3] (.names)                                           0.880     3.986
n_n4345.out[0] (.names)                                          0.261     4.247
n_n4073.in[1] (.names)                                           0.100     4.347
n_n4073.out[0] (.names)                                          0.261     4.608
n_n4074.D[0] (.latch)                                            0.000     4.608
data arrival time                                                          4.608

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.608
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.632


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.360     0.527
n_n4155.out[0] (.names)                                          0.261     0.788
n_n3923.in[2] (.names)                                           0.332     1.120
n_n3923.out[0] (.names)                                          0.261     1.381
n_n4267.in[2] (.names)                                           0.337     1.718
n_n4267.out[0] (.names)                                          0.261     1.979
n_n4034.in[3] (.names)                                           0.100     2.079
n_n4034.out[0] (.names)                                          0.261     2.340
n_n4259.in[2] (.names)                                           0.100     2.440
n_n4259.out[0] (.names)                                          0.261     2.701
[1078].in[2] (.names)                                            0.100     2.801
[1078].out[0] (.names)                                           0.261     3.062
n_n3110.in[2] (.names)                                           1.267     4.329
n_n3110.out[0] (.names)                                          0.261     4.590
n_n3111.D[0] (.latch)                                            0.000     4.590
data arrival time                                                          4.590

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.590
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.614


#Path 55
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[2182].in[3] (.names)                                            0.765     0.931
[2182].out[0] (.names)                                           0.261     1.192
[6278].in[3] (.names)                                            0.340     1.532
[6278].out[0] (.names)                                           0.261     1.793
n_n3974.in[3] (.names)                                           0.328     2.121
n_n3974.out[0] (.names)                                          0.261     2.382
[941].in[0] (.names)                                             0.332     2.715
[941].out[0] (.names)                                            0.261     2.976
[2049].in[3] (.names)                                            0.328     3.304
[2049].out[0] (.names)                                           0.261     3.565
[1509].in[2] (.names)                                            0.338     3.903
[1509].out[0] (.names)                                           0.261     4.164
n_n3308.in[1] (.names)                                           0.100     4.264
n_n3308.out[0] (.names)                                          0.261     4.525
n_n4351.D[0] (.latch)                                            0.000     4.525
data arrival time                                                          4.525

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.548


#Path 56
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3213.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1447].in[1] (.names)                                            3.680     3.846
[1447].out[0] (.names)                                           0.261     4.107
n_n3212.in[2] (.names)                                           0.100     4.207
n_n3212.out[0] (.names)                                          0.261     4.468
n_n3213.D[0] (.latch)                                            0.000     4.468
data arrival time                                                          4.468

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3213.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.492


#Path 57
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1204].in[1] (.names)                                            3.680     3.846
[1204].out[0] (.names)                                           0.261     4.107
n_n4100.in[2] (.names)                                           0.100     4.207
n_n4100.out[0] (.names)                                          0.261     4.468
n_n4102.D[0] (.latch)                                            0.000     4.468
data arrival time                                                          4.468

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4102.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.492


#Path 58
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3396.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3395.in[1] (.names)                                           3.961     4.127
n_n3395.out[0] (.names)                                          0.261     4.388
n_n3396.D[0] (.latch)                                            0.000     4.388
data arrival time                                                          4.388

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3396.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.412


#Path 59
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3440.in[1] (.names)                                           3.961     4.127
n_n3440.out[0] (.names)                                          0.261     4.388
n_n3441.D[0] (.latch)                                            0.000     4.388
data arrival time                                                          4.388

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3441.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.412


#Path 60
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1711].in[1] (.names)                                            3.591     3.757
[1711].out[0] (.names)                                           0.261     4.018
n_n3154.in[2] (.names)                                           0.100     4.118
n_n3154.out[0] (.names)                                          0.261     4.379
n_n3155.D[0] (.latch)                                            0.000     4.379
data arrival time                                                          4.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3155.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 61
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1847].in[1] (.names)                                            3.591     3.757
[1847].out[0] (.names)                                           0.261     4.018
n_n4283.in[2] (.names)                                           0.100     4.118
n_n4283.out[0] (.names)                                          0.261     4.379
n_n4286.D[0] (.latch)                                            0.000     4.379
data arrival time                                                          4.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4286.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 62
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1527].in[1] (.names)                                            3.591     3.757
[1527].out[0] (.names)                                           0.261     4.018
n_n3056.in[2] (.names)                                           0.100     4.118
n_n3056.out[0] (.names)                                          0.261     4.379
n_n3057.D[0] (.latch)                                            0.000     4.379
data arrival time                                                          4.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 63
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4383.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[997].in[0] (.names)                                             1.887     1.887
[997].out[0] (.names)                                            0.261     2.148
n_n3022.in[1] (.names)                                           1.959     4.107
n_n3022.out[0] (.names)                                          0.261     4.368
n_n4383.D[0] (.latch)                                            0.000     4.368
data arrival time                                                          4.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.392


#Path 64
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[997].in[0] (.names)                                             1.887     1.887
[997].out[0] (.names)                                            0.261     2.148
n_n3015.in[1] (.names)                                           1.959     4.107
n_n3015.out[0] (.names)                                          0.261     4.368
n_n4182.D[0] (.latch)                                            0.000     4.368
data arrival time                                                          4.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4182.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.392


#Path 65
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
[1006].in[1] (.names)                                            0.848     2.862
[1006].out[0] (.names)                                           0.261     3.123
n_n3296.in[0] (.names)                                           0.970     4.093
n_n3296.out[0] (.names)                                          0.261     4.354
n_n4381.D[0] (.latch)                                            0.000     4.354
data arrival time                                                          4.354

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.378


#Path 66
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n3500.in[2] (.names)                                           0.849     2.115
n_n3500.out[0] (.names)                                          0.261     2.376
[1182].in[3] (.names)                                            1.068     3.444
[1182].out[0] (.names)                                           0.261     3.705
n_n3104.in[1] (.names)                                           0.337     4.042
n_n3104.out[0] (.names)                                          0.261     4.303
n_n3865.D[0] (.latch)                                            0.000     4.303
data arrival time                                                          4.303

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.326


#Path 67
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4159.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[997].in[0] (.names)                                             1.887     1.887
[997].out[0] (.names)                                            0.261     2.148
n_n3229.in[1] (.names)                                           1.813     3.962
n_n3229.out[0] (.names)                                          0.261     4.223
n_n4159.D[0] (.latch)                                            0.000     4.223
data arrival time                                                          4.223

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 68
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[997].in[0] (.names)                                             1.887     1.887
[997].out[0] (.names)                                            0.261     2.148
n_n3016.in[1] (.names)                                           1.813     3.962
n_n3016.out[0] (.names)                                          0.261     4.223
n_n4160.D[0] (.latch)                                            0.000     4.223
data arrival time                                                          4.223

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 69
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3906.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3904.in[1] (.names)                                           1.759     3.859
n_n3904.out[0] (.names)                                          0.261     4.120
n_n3906.D[0] (.latch)                                            0.000     4.120
data arrival time                                                          4.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.143


#Path 70
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3285.in[0] (.names)                                           1.759     3.859
n_n3285.out[0] (.names)                                          0.261     4.120
n_n3287.D[0] (.latch)                                            0.000     4.120
data arrival time                                                          4.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3287.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.143


#Path 71
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1604].in[1] (.names)                                            3.325     3.492
[1604].out[0] (.names)                                           0.261     3.753
n_n3950.in[2] (.names)                                           0.100     3.853
n_n3950.out[0] (.names)                                          0.261     4.114
n_n3952.D[0] (.latch)                                            0.000     4.114
data arrival time                                                          4.114

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3952.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.137


#Path 72
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1514].in[1] (.names)                                            3.325     3.492
[1514].out[0] (.names)                                           0.261     3.753
n_n4063.in[2] (.names)                                           0.100     3.853
n_n4063.out[0] (.names)                                          0.261     4.114
n_n4065.D[0] (.latch)                                            0.000     4.114
data arrival time                                                          4.114

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4065.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.137


#Path 73
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1518].in[1] (.names)                                            3.325     3.492
[1518].out[0] (.names)                                           0.261     3.753
n_n3137.in[2] (.names)                                           0.100     3.853
n_n3137.out[0] (.names)                                          0.261     4.114
n_n3138.D[0] (.latch)                                            0.000     4.114
data arrival time                                                          4.114

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3138.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.137


#Path 74
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3590.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3589.in[1] (.names)                                           3.680     3.846
n_n3589.out[0] (.names)                                          0.261     4.107
n_n3590.D[0] (.latch)                                            0.000     4.107
data arrival time                                                          4.107

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3590.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.131


#Path 75
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4129.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n4128.in[1] (.names)                                           3.680     3.846
n_n4128.out[0] (.names)                                          0.261     4.107
n_n4129.D[0] (.latch)                                            0.000     4.107
data arrival time                                                          4.107

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4129.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.131


#Path 76
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[1129].in[2] (.names)                                            0.774     2.725
[1129].out[0] (.names)                                           0.261     2.986
n_n4015.in[3] (.names)                                           0.100     3.086
n_n4015.out[0] (.names)                                          0.261     3.347
n_n3518.in[0] (.names)                                           0.483     3.831
n_n3518.out[0] (.names)                                          0.261     4.092
n_n4316.D[0] (.latch)                                            0.000     4.092
data arrival time                                                          4.092

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.092
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.115


#Path 77
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3350.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3349.in[1] (.names)                                           3.591     3.757
n_n3349.out[0] (.names)                                          0.261     4.018
n_n3350.D[0] (.latch)                                            0.000     4.018
data arrival time                                                          4.018

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3350.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.042


#Path 78
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3252.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3251.in[1] (.names)                                           3.591     3.757
n_n3251.out[0] (.names)                                          0.261     4.018
n_n3252.D[0] (.latch)                                            0.000     4.018
data arrival time                                                          4.018

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3252.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.042


#Path 79
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
[1006].in[1] (.names)                                            0.848     2.862
[1006].out[0] (.names)                                           0.261     3.123
n_n3579.in[0] (.names)                                           0.634     3.757
n_n3579.out[0] (.names)                                          0.261     4.018
n_n3955.D[0] (.latch)                                            0.000     4.018
data arrival time                                                          4.018

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.041


#Path 80
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
[1006].in[1] (.names)                                            0.848     2.862
[1006].out[0] (.names)                                           0.261     3.123
n_n121.in[0] (.names)                                            0.634     3.757
n_n121.out[0] (.names)                                           0.261     4.018
n_n3954.D[0] (.latch)                                            0.000     4.018
data arrival time                                                          4.018

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.041


#Path 81
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[2224].in[1] (.names)                                            3.228     3.395
[2224].out[0] (.names)                                           0.261     3.656
n_n3224.in[2] (.names)                                           0.100     3.756
n_n3224.out[0] (.names)                                          0.261     4.017
n_n3225.D[0] (.latch)                                            0.000     4.017
data arrival time                                                          4.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3225.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.040


#Path 82
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_3.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[944].in[1] (.names)                                             2.844     3.010
[944].out[0] (.names)                                            0.261     3.271
n_n123.in[1] (.names)                                            0.427     3.698
n_n123.out[0] (.names)                                           0.261     3.959
nsr3_3.D[0] (.latch)                                             0.000     3.959
data arrival time                                                          3.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_3.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.982


#Path 83
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3484.in[1] (.names)                                           1.597     3.697
n_n3484.out[0] (.names)                                          0.261     3.958
n_n3486.D[0] (.latch)                                            0.000     3.958
data arrival time                                                          3.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.981


#Path 84
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n4186.in[1] (.names)                                           1.597     3.697
n_n4186.out[0] (.names)                                          0.261     3.958
n_n4189.D[0] (.latch)                                            0.000     3.958
data arrival time                                                          3.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4189.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.981


#Path 85
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3505.in[1] (.names)                                           1.597     3.697
n_n3505.out[0] (.names)                                          0.261     3.958
n_n3506.D[0] (.latch)                                            0.000     3.958
data arrival time                                                          3.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3506.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.981


#Path 86
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[1129].in[2] (.names)                                            0.774     2.725
[1129].out[0] (.names)                                           0.261     2.986
n_n4015.in[3] (.names)                                           0.100     3.086
n_n4015.out[0] (.names)                                          0.261     3.347
n_n3148.in[0] (.names)                                           0.337     3.684
n_n3148.out[0] (.names)                                          0.261     3.945
n_n3495.D[0] (.latch)                                            0.000     3.945
data arrival time                                                          3.945

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.969


#Path 87
Startpoint: ngfdn_3.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
ngfdn_3.Q[0] (.latch) [clock-to-output]                          0.124     0.166
nrq3_15.in[1] (.names)                                           0.629     0.796
nrq3_15.out[0] (.names)                                          0.261     1.057
[6281].in[2] (.names)                                            0.633     1.690
[6281].out[0] (.names)                                           0.261     1.951
[1129].in[2] (.names)                                            0.774     2.725
[1129].out[0] (.names)                                           0.261     2.986
n_n4015.in[3] (.names)                                           0.100     3.086
n_n4015.out[0] (.names)                                          0.261     3.347
n_n3017.in[1] (.names)                                           0.337     3.684
n_n3017.out[0] (.names)                                          0.261     3.945
n_n3657.D[0] (.latch)                                            0.000     3.945
data arrival time                                                          3.945

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.969


#Path 88
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3646.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[978].in[1] (.names)                                             2.965     3.131
[978].out[0] (.names)                                            0.261     3.392
n_n3644.in[2] (.names)                                           0.290     3.682
n_n3644.out[0] (.names)                                          0.261     3.943
n_n3646.D[0] (.latch)                                            0.000     3.943
data arrival time                                                          3.943

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3646.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.967


#Path 89
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
[1362].in[2] (.names)                                            1.033     3.047
[1362].out[0] (.names)                                           0.261     3.308
n_n3552.in[3] (.names)                                           0.340     3.648
n_n3552.out[0] (.names)                                          0.261     3.909
n_n3934.D[0] (.latch)                                            0.000     3.909
data arrival time                                                          3.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.933


#Path 90
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3572.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1267].in[1] (.names)                                            3.110     3.277
[1267].out[0] (.names)                                           0.261     3.538
n_n3571.in[3] (.names)                                           0.100     3.638
n_n3571.out[0] (.names)                                          0.261     3.899
n_n3572.D[0] (.latch)                                            0.000     3.899
data arrival time                                                          3.899

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3572.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.899
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.922


#Path 91
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1786].in[1] (.names)                                            3.110     3.277
[1786].out[0] (.names)                                           0.261     3.538
n_n3060.in[2] (.names)                                           0.100     3.638
n_n3060.out[0] (.names)                                          0.261     3.899
n_n3061.D[0] (.latch)                                            0.000     3.899
data arrival time                                                          3.899

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3061.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.899
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.922


#Path 92
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1919].in[1] (.names)                                            3.110     3.277
[1919].out[0] (.names)                                           0.261     3.538
n_n3172.in[2] (.names)                                           0.100     3.638
n_n3172.out[0] (.names)                                          0.261     3.899
n_n3173.D[0] (.latch)                                            0.000     3.899
data arrival time                                                          3.899

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3173.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.899
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.922


#Path 93
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
[2011].in[2] (.names)                                            0.849     2.115
[2011].out[0] (.names)                                           0.261     2.376
[1325].in[2] (.names)                                            0.819     3.195
[1325].out[0] (.names)                                           0.261     3.456
n_n4028.in[2] (.names)                                           0.100     3.556
n_n4028.out[0] (.names)                                          0.261     3.817
n_n4029.D[0] (.latch)                                            0.000     3.817
data arrival time                                                          3.817

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.840


#Path 94
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
[2011].in[2] (.names)                                            0.849     2.115
[2011].out[0] (.names)                                           0.261     2.376
[1189].in[2] (.names)                                            0.819     3.195
[1189].out[0] (.names)                                           0.261     3.456
n_n3680.in[2] (.names)                                           0.100     3.556
n_n3680.out[0] (.names)                                          0.261     3.817
n_n3845.D[0] (.latch)                                            0.000     3.817
data arrival time                                                          3.817

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.840


#Path 95
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3428.in[1] (.names)                                           1.449     3.549
n_n3428.out[0] (.names)                                          0.261     3.810
n_n3429.D[0] (.latch)                                            0.000     3.810
data arrival time                                                          3.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3429.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.834


#Path 96
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3370.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n3368.in[1] (.names)                                           1.449     3.549
n_n3368.out[0] (.names)                                          0.261     3.810
n_n3370.D[0] (.latch)                                            0.000     3.810
data arrival time                                                          3.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3370.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.834


#Path 97
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             1.672     1.839
[894].out[0] (.names)                                            0.261     2.100
n_n4134.in[1] (.names)                                           1.449     3.549
n_n4134.out[0] (.names)                                          0.261     3.810
n_n4136.D[0] (.latch)                                            0.000     3.810
data arrival time                                                          3.810

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4136.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.834


#Path 98
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
n_n4046.in[2] (.names)                                           1.519     3.533
n_n4046.out[0] (.names)                                          0.261     3.794
n_n4047.D[0] (.latch)                                            0.000     3.794
data arrival time                                                          3.794

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.818


#Path 99
Startpoint: n_n3968.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3968.clk[0] (.latch)                                          0.042     0.042
n_n3968.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[0] (.names)                                            0.120     0.286
[6266].out[0] (.names)                                           0.261     0.547
n_n4367.in[3] (.names)                                           0.457     1.004
n_n4367.out[0] (.names)                                          0.261     1.265
n_n4126.in[1] (.names)                                           0.488     1.753
n_n4126.out[0] (.names)                                          0.261     2.014
n_n4124.in[2] (.names)                                           1.519     3.533
n_n4124.out[0] (.names)                                          0.261     3.794
n_n4125.D[0] (.latch)                                            0.000     3.794
data arrival time                                                          3.794

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.818


#Path 100
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n3366.in[1] (.names)                                           3.354     3.520
n_n3366.out[0] (.names)                                          0.261     3.781
n_n3367.D[0] (.latch)                                            0.000     3.781
data arrival time                                                          3.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3367.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.805


#End of timing report
