  223    0    1 1625012799   0000                                         
-- *****************************************************************************

--   BSDL file for design qua_dwalin

--   Created by Synopsys Version M-2016.12-SP5-5 (Mar 08, 2018)

--   Designer:
--   Company:  MediaTek Incorporation

--   Date: Thu Sep  5 21:50:52 2019

-- *****************************************************************************


 entity qua_dwalin is

-- This section identifies the default device package selected.

   generic (PHYSICAL_PIN_MAP: string:= "all_pkg");

-- This section declares all the ports in the design.

   port (
          I_CLK_OBS_EN             : in       bit;
          I_CORE_FREQ_SEL_0        : in       bit;
          I_CORE_FREQ_SEL_1        : in       bit;
          I_CORE_PLL_BYP           : in       bit;
          I_CORE_PLL_RST_N         : in       bit;
          ETHL24_RXN0     : in       bit;
          ETHL24_RXP0     : in       bit;
          ETHL24_RXN1     : in       bit;
          ETHL24_RXP1     : in       bit;
          ETHL24_RXN2     : in       bit;
          ETHL24_RXP2     : in       bit;
          ETHL24_RXN3     : in       bit;
          ETHL24_RXP3     : in       bit;
          ETHL24_RXN4     : in       bit;
          ETHL24_RXP4     : in       bit;
          ETHL24_RXN5     : in       bit;
          ETHL24_RXP5     : in       bit;
          ETHL24_RXN6     : in       bit;
          ETHL24_RXP6     : in       bit;
          ETHL24_RXN7     : in       bit;
          ETHL24_RXP7     : in       bit;
          ETHL25_RXN0     : in       bit;
          ETHL25_RXP0     : in       bit;
          ETHL25_RXN1     : in       bit;
          ETHL25_RXP1     : in       bit;
          ETHL25_RXN2     : in       bit;
          ETHL25_RXP2     : in       bit;
          ETHL25_RXN3     : in       bit;
          ETHL25_RXP3     : in       bit;
          ETHL25_RXN4     : in       bit;
          ETHL25_RXP4     : in       bit;
          ETHL25_RXN5     : in       bit;
          ETHL25_RXP5     : in       bit;
          ETHL25_RXN6     : in       bit;
          ETHL25_RXP6     : in       bit;
          ETHL25_RXN7     : in       bit;
          ETHL25_RXP7     : in       bit;
          ETHL26_RXN0     : in       bit;
          ETHL26_RXP0     : in       bit;
          ETHL26_RXN1     : in       bit;
          ETHL26_RXP1     : in       bit;
          ETHL26_RXN2     : in       bit;
          ETHL26_RXP2     : in       bit;
          ETHL26_RXN3     : in       bit;
          ETHL26_RXP3     : in       bit;
          ETHL26_RXN4     : in       bit;
          ETHL26_RXP4     : in       bit;
          ETHL26_RXN5     : in       bit;
          ETHL26_RXP5     : in       bit;
          ETHL26_RXN6     : in       bit;
          ETHL26_RXP6     : in       bit;
          ETHL26_RXN7     : in       bit;
          ETHL26_RXP7     : in       bit;
          ETHL27_RXN0     : in       bit;
          ETHL27_RXP0     : in       bit;
          ETHL27_RXN1     : in       bit;
          ETHL27_RXP1     : in       bit;
          ETHL27_RXN2     : in       bit;
          ETHL27_RXP2     : in       bit;
          ETHL27_RXN3     : in       bit;
          ETHL27_RXP3     : in       bit;
          ETHL27_RXN4     : in       bit;
          ETHL27_RXP4     : in       bit;
          ETHL27_RXN5     : in       bit;
          ETHL27_RXP5     : in       bit;
          ETHL27_RXN6     : in       bit;
          ETHL27_RXP6     : in       bit;
          ETHL27_RXN7     : in       bit;
          ETHL27_RXP7     : in       bit;
          ETHL28_RXN0     : in       bit;
          ETHL28_RXP0     : in       bit;
          ETHL28_RXN1     : in       bit;
          ETHL28_RXP1     : in       bit;
          ETHL28_RXN2     : in       bit;
          ETHL28_RXP2     : in       bit;
          ETHL28_RXN3     : in       bit;
          ETHL28_RXP3     : in       bit;
          ETHL28_RXN4     : in       bit;
          ETHL28_RXP4     : in       bit;
          ETHL28_RXN5     : in       bit;
          ETHL28_RXP5     : in       bit;
          ETHL28_RXN6     : in       bit;
          ETHL28_RXP6     : in       bit;
          ETHL28_RXN7     : in       bit;
          ETHL28_RXP7     : in       bit;
          ETHL29_RXN0     : in       bit;
          ETHL29_RXP0     : in       bit;
          ETHL29_RXN1     : in       bit;
          ETHL29_RXP1     : in       bit;
          ETHL29_RXN2     : in       bit;
          ETHL29_RXP2     : in       bit;
          ETHL29_RXN3     : in       bit;
          ETHL29_RXP3     : in       bit;
          ETHL29_RXN4     : in       bit;
          ETHL29_RXP4     : in       bit;
          ETHL29_RXN5     : in       bit;
          ETHL29_RXP5     : in       bit;
          ETHL29_RXN6     : in       bit;
          ETHL29_RXP6     : in       bit;
          ETHL29_RXN7     : in       bit;
          ETHL29_RXP7     : in       bit;
          ETHL30_RXN0     : in       bit;
          ETHL30_RXP0     : in       bit;
          ETHL30_RXN1     : in       bit;
          ETHL30_RXP1     : in       bit;
          ETHL30_RXN2     : in       bit;
          ETHL30_RXP2     : in       bit;
          ETHL30_RXN3     : in       bit;
          ETHL30_RXP3     : in       bit;
          ETHL30_RXN4     : in       bit;
          ETHL30_RXP4     : in       bit;
          ETHL30_RXN5     : in       bit;
          ETHL30_RXP5     : in       bit;
          ETHL30_RXN6     : in       bit;
          ETHL30_RXP6     : in       bit;
          ETHL30_RXN7     : in       bit;
          ETHL30_RXP7     : in       bit;
          ETHL31_RXN0     : in       bit;
          ETHL31_RXP0     : in       bit;
          ETHL31_RXN1     : in       bit;
          ETHL31_RXP1     : in       bit;
          ETHL31_RXN2     : in       bit;
          ETHL31_RXP2     : in       bit;
          ETHL31_RXN3     : in       bit;
          ETHL31_RXP3     : in       bit;
          ETHL31_RXN4     : in       bit;
          ETHL31_RXP4     : in       bit;
          ETHL31_RXN5     : in       bit;
          ETHL31_RXP5     : in       bit;
          ETHL31_RXN6     : in       bit;
          ETHL31_RXP6     : in       bit;
          ETHL31_RXN7     : in       bit;
          ETHL31_RXP7     : in       bit;
          I_PLL_OBS_EN             : in       bit;
          B_I2C_CLK                : inout    bit;
          B_I2C_DATA               : inout    bit;
          PDIE1_B_PTP_SYNC_MASTER        : inout    bit;
          PDIE1_GPIO00_G_DFT_12                  : inout    bit;
          PDIE1_GPIO01_G_DFT_13                  : inout    bit;
          PDIE1_GPIO02_G_DFT_14                  : inout    bit;
          PDIE1_GPIO03_G_DFT_15                  : inout    bit;
          PDIE1_GPIO04_G_DFT_16                  : inout    bit;
          PDIE1_GPIO05_G_DFT_17                  : inout    bit;
          HOST_SCL                 : inout    bit;
          HOST_SDA                 : inout    bit;
          PDIE1_I_PTP_SYNC_SLAVE         : inout    bit;
          ETHL24_TXN0     : buffer   bit;
          ETHL24_TXP0     : buffer   bit;
          ETHL24_TXN1     : buffer   bit;
          ETHL24_TXP1     : buffer   bit;
          ETHL24_TXN2     : buffer   bit;
          ETHL24_TXP2     : buffer   bit;
          ETHL24_TXN3     : buffer   bit;
          ETHL24_TXP3     : buffer   bit;
          ETHL24_TXN4     : buffer   bit;
          ETHL24_TXP4     : buffer   bit;
          ETHL24_TXN5     : buffer   bit;
          ETHL24_TXP5     : buffer   bit;
          ETHL24_TXN6     : buffer   bit;
          ETHL24_TXP6     : buffer   bit;
          ETHL24_TXN7     : buffer   bit;
          ETHL24_TXP7     : buffer   bit;
          ETHL25_TXN0     : buffer   bit;
          ETHL25_TXP0     : buffer   bit;
          ETHL25_TXN1     : buffer   bit;
          ETHL25_TXP1     : buffer   bit;
          ETHL25_TXN2     : buffer   bit;
          ETHL25_TXP2     : buffer   bit;
          ETHL25_TXN3     : buffer   bit;
          ETHL25_TXP3     : buffer   bit;
          ETHL25_TXN4     : buffer   bit;
          ETHL25_TXP4     : buffer   bit;
          ETHL25_TXN5     : buffer   bit;
          ETHL25_TXP5     : buffer   bit;
          ETHL25_TXN6     : buffer   bit;
          ETHL25_TXP6     : buffer   bit;
          ETHL25_TXN7     : buffer   bit;
          ETHL25_TXP7     : buffer   bit;
          ETHL26_TXN0     : buffer   bit;
          ETHL26_TXP0     : buffer   bit;
          ETHL26_TXN1     : buffer   bit;
          ETHL26_TXP1     : buffer   bit;
          ETHL26_TXN2     : buffer   bit;
          ETHL26_TXP2     : buffer   bit;
          ETHL26_TXN3     : buffer   bit;
          ETHL26_TXP3     : buffer   bit;
          ETHL26_TXN4     : buffer   bit;
          ETHL26_TXP4     : buffer   bit;
          ETHL26_TXN5     : buffer   bit;
          ETHL26_TXP5     : buffer   bit;
          ETHL26_TXN6     : buffer   bit;
          ETHL26_TXP6     : buffer   bit;
          ETHL26_TXN7     : buffer   bit;
          ETHL26_TXP7     : buffer   bit;
          ETHL27_TXN0     : buffer   bit;
          ETHL27_TXP0     : buffer   bit;
          ETHL27_TXN1     : buffer   bit;
          ETHL27_TXP1     : buffer   bit;
          ETHL27_TXN2     : buffer   bit;
          ETHL27_TXP2     : buffer   bit;
          ETHL27_TXN3     : buffer   bit;
          ETHL27_TXP3     : buffer   bit;
          ETHL27_TXN4     : buffer   bit;
          ETHL27_TXP4     : buffer   bit;
          ETHL27_TXN5     : buffer   bit;
          ETHL27_TXP5     : buffer   bit;
          ETHL27_TXN6     : buffer   bit;
          ETHL27_TXP6     : buffer   bit;
          ETHL27_TXN7     : buffer   bit;
          ETHL27_TXP7     : buffer   bit;
          ETHL28_TXN0     : buffer   bit;
          ETHL28_TXP0     : buffer   bit;
          ETHL28_TXN1     : buffer   bit;
          ETHL28_TXP1     : buffer   bit;
          ETHL28_TXN2     : buffer   bit;
          ETHL28_TXP2     : buffer   bit;
          ETHL28_TXN3     : buffer   bit;
          ETHL28_TXP3     : buffer   bit;
          ETHL28_TXN4     : buffer   bit;
          ETHL28_TXP4     : buffer   bit;
          ETHL28_TXN5     : buffer   bit;
          ETHL28_TXP5     : buffer   bit;
          ETHL28_TXN6     : buffer   bit;
          ETHL28_TXP6     : buffer   bit;
          ETHL28_TXN7     : buffer   bit;
          ETHL28_TXP7     : buffer   bit;
          ETHL29_TXN0     : buffer   bit;
          ETHL29_TXP0     : buffer   bit;
          ETHL29_TXN1     : buffer   bit;
          ETHL29_TXP1     : buffer   bit;
          ETHL29_TXN2     : buffer   bit;
          ETHL29_TXP2     : buffer   bit;
          ETHL29_TXN3     : buffer   bit;
          ETHL29_TXP3     : buffer   bit;
          ETHL29_TXN4     : buffer   bit;
          ETHL29_TXP4     : buffer   bit;
          ETHL29_TXN5     : buffer   bit;
          ETHL29_TXP5     : buffer   bit;
          ETHL29_TXN6     : buffer   bit;
          ETHL29_TXP6     : buffer   bit;
          ETHL29_TXN7     : buffer   bit;
          ETHL29_TXP7     : buffer   bit;
          ETHL30_TXN0     : buffer   bit;
          ETHL30_TXP0     : buffer   bit;
          ETHL30_TXN1     : buffer   bit;
          ETHL30_TXP1     : buffer   bit;
          ETHL30_TXN2     : buffer   bit;
          ETHL30_TXP2     : buffer   bit;
          ETHL30_TXN3     : buffer   bit;
          ETHL30_TXP3     : buffer   bit;
          ETHL30_TXN4     : buffer   bit;
          ETHL30_TXP4     : buffer   bit;
          ETHL30_TXN5     : buffer   bit;
          ETHL30_TXP5     : buffer   bit;
          ETHL30_TXN6     : buffer   bit;
          ETHL30_TXP6     : buffer   bit;
          ETHL30_TXN7     : buffer   bit;
          ETHL30_TXP7     : buffer   bit;
          ETHL31_TXN0     : buffer   bit;
          ETHL31_TXP0     : buffer   bit;
          ETHL31_TXN1     : buffer   bit;
          ETHL31_TXP1     : buffer   bit;
          ETHL31_TXN2     : buffer   bit;
          ETHL31_TXP2     : buffer   bit;
          ETHL31_TXN3     : buffer   bit;
          ETHL31_TXP3     : buffer   bit;
          ETHL31_TXN4     : buffer   bit;
          ETHL31_TXP4     : buffer   bit;
          ETHL31_TXN5     : buffer   bit;
          ETHL31_TXP5     : buffer   bit;
          ETHL31_TXN6     : buffer   bit;
          ETHL31_TXP6     : buffer   bit;
          ETHL31_TXN7     : buffer   bit;
          ETHL31_TXP7     : buffer   bit;
          TCK                      : in  bit;
          PDIE1_TDI                      : in  bit;
          PDIE1_TDO                      : out  bit;
          TMS                      : in  bit;
          PDIE_TRI_EN                   : inout  bit;
          PDIE1_TRST_L                   : in  bit
   );

   use STD_1149_1_2001.all;
   use STD_1149_6_2003.all;

   attribute COMPONENT_CONFORMANCE of qua_dwalin: entity is "STD_1149_1_2001";

   attribute PIN_MAP of qua_dwalin: entity is PHYSICAL_PIN_MAP;

-- This section specifies the pin map for each port. This information is
-- extracted from the port-to-pin map file that was read in using the
-- "read_pin_map" command.

     constant all_pkg: PIN_MAP_STRING :=
        "I_CLK_OBS_EN             : BW59," &
        "I_CORE_FREQ_SEL_0        : T22," &
        "I_CORE_FREQ_SEL_1        : U22," &
        "I_CORE_PLL_BYP           : AA57," &
        "I_CORE_PLL_RST_N         : BV21," &
        "ETHL24_RXN0     : CD7," &
        "ETHL24_RXP0     : CD6," &
        "ETHL24_RXN1     : CB9," &
        "ETHL24_RXP1     : CB10," &
        "ETHL24_RXN2     : CB6," &
        "ETHL24_RXP2     : CB7," &
        "ETHL24_RXN3     : CD10," &
        "ETHL24_RXP3     : CD9," &
        "ETHL24_RXN4     : CF6," &
        "ETHL24_RXP4     : CF7," &
        "ETHL24_RXN5     : CH9," &
        "ETHL24_RXP5     : CH10," &
        "ETHL24_RXN6     : CF10," &
        "ETHL24_RXP6     : CF9," &
        "ETHL24_RXN7     : CH7," &
        "ETHL24_RXP7     : CH6," &
        "ETHL25_RXN0     : CL8," &
        "ETHL25_RXP0     : CK8," &
        "ETHL25_RXN1     : CP6," &
        "ETHL25_RXP1     : CN6," &
        "ETHL25_RXN2     : CL6," &
        "ETHL25_RXP2     : CK6," &
        "ETHL25_RXN3     : CP8," &
        "ETHL25_RXP3     : CN8," &
        "ETHL25_RXN4     : CN10," &
        "ETHL25_RXP4     : CP10," &
        "ETHL25_RXN5     : CK10," &
        "ETHL25_RXP5     : CL10," &
        "ETHL25_RXN6     : CL12," &
        "ETHL25_RXP6     : CM12," &
        "ETHL25_RXN7     : CJ12," &
        "ETHL25_RXP7     : CH12," &
        "ETHL26_RXN0     : CM16," &
        "ETHL26_RXP0     : CL16," &
        "ETHL26_RXN1     : CJ14," &
        "ETHL26_RXP1     : CH14," &
        "ETHL26_RXN2     : CM14," &
        "ETHL26_RXP2     : CL14," &
        "ETHL26_RXN3     : CJ16," &
        "ETHL26_RXP3     : CH16," &
        "ETHL26_RXN4     : CH18," &
        "ETHL26_RXP4     : CJ18," &
        "ETHL26_RXN5     : CL20," &
        "ETHL26_RXP5     : CM20," &
        "ETHL26_RXN6     : CJ20," &
        "ETHL26_RXP6     : CH20," &
        "ETHL26_RXN7     : CM18," &
        "ETHL26_RXP7     : CL18," &
        "ETHL27_RXN0     : CM24," &
        "ETHL27_RXP0     : CL24," &
        "ETHL27_RXN1     : CJ22," &
        "ETHL27_RXP1     : CH22," &
        "ETHL27_RXN2     : CM22," &
        "ETHL27_RXP2     : CL22," &
        "ETHL27_RXN3     : CJ24," &
        "ETHL27_RXP3     : CH24," &
        "ETHL27_RXN4     : CH26," &
        "ETHL27_RXP4     : CJ26," &
        "ETHL27_RXN5     : CL28," &
        "ETHL27_RXP5     : CM28," &
        "ETHL27_RXN6     : CJ28," &
        "ETHL27_RXP6     : CH28," &
        "ETHL27_RXN7     : CM26," &
        "ETHL27_RXP7     : CL26," &
        "ETHL28_RXN0     : CL32," &
        "ETHL28_RXP0     : CM32," &
        "ETHL28_RXN1     : CJ30," &
        "ETHL28_RXP1     : CH30," &
        "ETHL28_RXN2     : CM30," &
        "ETHL28_RXP2     : CL30," &
        "ETHL28_RXN3     : CH32," &
        "ETHL28_RXP3     : CJ32," &
        "ETHL28_RXN4     : CJ34," &
        "ETHL28_RXP4     : CH34," &
        "ETHL28_RXN5     : CM36," &
        "ETHL28_RXP5     : CL36," &
        "ETHL28_RXN6     : CH36," &
        "ETHL28_RXP6     : CJ36," &
        "ETHL28_RXN7     : CL34," &
        "ETHL28_RXP7     : CM34," &
        "ETHL29_RXN0     : CL40," &
        "ETHL29_RXP0     : CM40," &
        "ETHL29_RXN1     : CH38," &
        "ETHL29_RXP1     : CJ38," &
        "ETHL29_RXN2     : CL38," &
        "ETHL29_RXP2     : CM38," &
        "ETHL29_RXN3     : CH40," &
        "ETHL29_RXP3     : CJ40," &
        "ETHL29_RXN4     : CJ42," &
        "ETHL29_RXP4     : CH42," &
        "ETHL29_RXN5     : CM44," &
        "ETHL29_RXP5     : CL44," &
        "ETHL29_RXN6     : CH44," &
        "ETHL29_RXP6     : CJ44," &
        "ETHL29_RXN7     : CL42," &
        "ETHL29_RXP7     : CM42," &
        "ETHL30_RXN0     : CL48," &
        "ETHL30_RXP0     : CM48," &
        "ETHL30_RXN1     : CH46," &
        "ETHL30_RXP1     : CJ46," &
        "ETHL30_RXN2     : CL46," &
        "ETHL30_RXP2     : CM46," &
        "ETHL30_RXN3     : CH48," &
        "ETHL30_RXP3     : CJ48," &
        "ETHL30_RXN4     : CJ50," &
        "ETHL30_RXP4     : CH50," &
        "ETHL30_RXN5     : CM52," &
        "ETHL30_RXP5     : CL52," &
        "ETHL30_RXN6     : CH52," &
        "ETHL30_RXP6     : CJ52," &
        "ETHL30_RXN7     : CL50," &
        "ETHL30_RXP7     : CM50," &
        "ETHL31_RXN0     : CL56," &
        "ETHL31_RXP0     : CM56," &
        "ETHL31_RXN1     : CH54," &
        "ETHL31_RXP1     : CJ54," &
        "ETHL31_RXN2     : CL54," &
        "ETHL31_RXP2     : CM54," &
        "ETHL31_RXN3     : CH56," &
        "ETHL31_RXP3     : CJ56," &
        "ETHL31_RXN4     : CM60," &
        "ETHL31_RXP4     : CL60," &
        "ETHL31_RXN5     : CJ58," &
        "ETHL31_RXP5     : CH58," &
        "ETHL31_RXN6     : CH60," &
        "ETHL31_RXP6     : CJ60," &
        "ETHL31_RXN7     : CL58," &
        "ETHL31_RXP7     : CM58," &
        "I_PLL_OBS_EN             : BY57," &
        "B_I2C_CLK                : P23," &
        "B_I2C_DATA               : R22," &
        "PDIE1_B_PTP_SYNC_MASTER        : BT22," &
        "PDIE1_GPIO00_G_DFT_12                  : BU14," &
        "PDIE1_GPIO01_G_DFT_13                  : BV12," &
        "PDIE1_GPIO02_G_DFT_14                  : CA13," &
        "PDIE1_GPIO03_G_DFT_15                  : CC13," &
        "PDIE1_GPIO04_G_DFT_16                  : BU13," &
        "PDIE1_GPIO05_G_DFT_17                  : BW12," &
        "HOST_SCL                 : V58," &
        "HOST_SDA                 : M60," &
        "PDIE1_I_PTP_SYNC_SLAVE         : BT21," &
        "ETHL24_TXN0     : BY4," &
        "ETHL24_TXP0     : BY3," &
        "ETHL24_TXN1     : CA2," &
        "ETHL24_TXP1     : CA1," &
        "ETHL24_TXN2     : CB4," &
        "ETHL24_TXP2     : CB3," &
        "ETHL24_TXN3     : CC2," &
        "ETHL24_TXP3     : CC1," &
        "ETHL24_TXN4     : CD4," &
        "ETHL24_TXP4     : CD3," &
        "ETHL24_TXN5     : CE2," &
        "ETHL24_TXP5     : CE1," &
        "ETHL24_TXN6     : CF3," &
        "ETHL24_TXP6     : CF4," &
        "ETHL24_TXN7     : CG1," &
        "ETHL24_TXP7     : CG2," &
        "ETHL25_TXN0     : CJ1," &
        "ETHL25_TXP0     : CJ2," &
        "ETHL25_TXN1     : CH4," &
        "ETHL25_TXP1     : CH3," &
        "ETHL25_TXN2     : CL2," &
        "ETHL25_TXP2     : CL1," &
        "ETHL25_TXN3     : CK4," &
        "ETHL25_TXP3     : CK3," &
        "ETHL25_TXN4     : CM3," &
        "ETHL25_TXP4     : CM4," &
        "ETHL25_TXN5     : CU7," &
        "ETHL25_TXP5     : CT7," &
        "ETHL25_TXN6     : CU9," &
        "ETHL25_TXP6     : CT9," &
        "ETHL25_TXN7     : CU11," &
        "ETHL25_TXP7     : CT11," &
        "ETHL26_TXN0     : CP12," &
        "ETHL26_TXP0     : CR12," &
        "ETHL26_TXN1     : CT13," &
        "ETHL26_TXP1     : CU13," &
        "ETHL26_TXN2     : CP14," &
        "ETHL26_TXP2     : CR14," &
        "ETHL26_TXN3     : CT15," &
        "ETHL26_TXP3     : CU15," &
        "ETHL26_TXN4     : CP16," &
        "ETHL26_TXP4     : CR16," &
        "ETHL26_TXN5     : CT17," &
        "ETHL26_TXP5     : CU17," &
        "ETHL26_TXN6     : CU19," &
        "ETHL26_TXP6     : CT19," &
        "ETHL26_TXN7     : CR18," &
        "ETHL26_TXP7     : CP18," &
        "ETHL27_TXN0     : CP20," &
        "ETHL27_TXP0     : CR20," &
        "ETHL27_TXN1     : CT21," &
        "ETHL27_TXP1     : CU21," &
        "ETHL27_TXN2     : CP22," &
        "ETHL27_TXP2     : CR22," &
        "ETHL27_TXN3     : CT23," &
        "ETHL27_TXP3     : CU23," &
        "ETHL27_TXN4     : CP24," &
        "ETHL27_TXP4     : CR24," &
        "ETHL27_TXN5     : CT25," &
        "ETHL27_TXP5     : CU25," &
        "ETHL27_TXN6     : CU27," &
        "ETHL27_TXP6     : CT27," &
        "ETHL27_TXN7     : CR26," &
        "ETHL27_TXP7     : CP26," &
        "ETHL28_TXN0     : CP28," &
        "ETHL28_TXP0     : CR28," &
        "ETHL28_TXN1     : CT29," &
        "ETHL28_TXP1     : CU29," &
        "ETHL28_TXN2     : CT31," &
        "ETHL28_TXP2     : CU31," &
        "ETHL28_TXN3     : CP30," &
        "ETHL28_TXP3     : CR30," &
        "ETHL28_TXN4     : CU33," &
        "ETHL28_TXP4     : CT33," &
        "ETHL28_TXN5     : CP32," &
        "ETHL28_TXP5     : CR32," &
        "ETHL28_TXN6     : CU35," &
        "ETHL28_TXP6     : CT35," &
        "ETHL28_TXN7     : CR34," &
        "ETHL28_TXP7     : CP34," &
        "ETHL29_TXN0     : CR36," &
        "ETHL29_TXP0     : CP36," &
        "ETHL29_TXN1     : CT37," &
        "ETHL29_TXP1     : CU37," &
        "ETHL29_TXN2     : CT39," &
        "ETHL29_TXP2     : CU39," &
        "ETHL29_TXN3     : CP38," &
        "ETHL29_TXP3     : CR38," &
        "ETHL29_TXN4     : CU41," &
        "ETHL29_TXP4     : CT41," &
        "ETHL29_TXN5     : CP40," &
        "ETHL29_TXP5     : CR40," &
        "ETHL29_TXN6     : CU43," &
        "ETHL29_TXP6     : CT43," &
        "ETHL29_TXN7     : CR42," &
        "ETHL29_TXP7     : CP42," &
        "ETHL30_TXN0     : CR44," &
        "ETHL30_TXP0     : CP44," &
        "ETHL30_TXN1     : CT45," &
        "ETHL30_TXP1     : CU45," &
        "ETHL30_TXN2     : CT47," &
        "ETHL30_TXP2     : CU47," &
        "ETHL30_TXN3     : CP46," &
        "ETHL30_TXP3     : CR46," &
        "ETHL30_TXN4     : CU49," &
        "ETHL30_TXP4     : CT49," &
        "ETHL30_TXN5     : CP48," &
        "ETHL30_TXP5     : CR48," &
        "ETHL30_TXN6     : CU51," &
        "ETHL30_TXP6     : CT51," &
        "ETHL30_TXN7     : CR50," &
        "ETHL30_TXP7     : CP50," &
        "ETHL31_TXN0     : CU53," &
        "ETHL31_TXP0     : CT53," &
        "ETHL31_TXN1     : CP52," &
        "ETHL31_TXP1     : CR52," &
        "ETHL31_TXN2     : CT55," &
        "ETHL31_TXP2     : CU55," &
        "ETHL31_TXN3     : CP54," &
        "ETHL31_TXP3     : CR54," &
        "ETHL31_TXN4     : CU57," &
        "ETHL31_TXP4     : CT57," &
        "ETHL31_TXN5     : CP56," &
        "ETHL31_TXP5     : CR56," &
        "ETHL31_TXN6     : CU59," &
        "ETHL31_TXP6     : CT59," &
        "ETHL31_TXN7     : CR58," &
        "ETHL31_TXP7     : CP58," &
        "TCK             : CE55," &
        "PDIE1_TDI       : BW22," &
        "PDIE1_TDO       : CF20," &
        "TMS             : BV22," &
        "PDIE_TRI_EN     : P22," &
        "PDIE1_TRST_L    : BW21";

-- This section specifies the differential IO port groupings.

   attribute PORT_GROUPING of qua_dwalin: entity is
      "Differential_Voltage ( " &
          "(ETHL24_RXP0,ETHL24_RXN0)," &
          "(ETHL24_RXP1,ETHL24_RXN1)," &
          "(ETHL24_RXP2,ETHL24_RXN2)," &
          "(ETHL24_RXP3,ETHL24_RXN3)," &
          "(ETHL24_RXP4,ETHL24_RXN4)," &
          "(ETHL24_RXP5,ETHL24_RXN5)," &
          "(ETHL24_RXP6,ETHL24_RXN6)," &
          "(ETHL24_RXP7,ETHL24_RXN7)," &
          "(ETHL25_RXP0,ETHL25_RXN0)," &
          "(ETHL25_RXP1,ETHL25_RXN1)," &
          "(ETHL25_RXP2,ETHL25_RXN2)," &
          "(ETHL25_RXP3,ETHL25_RXN3)," &
          "(ETHL25_RXP4,ETHL25_RXN4)," &
          "(ETHL25_RXP5,ETHL25_RXN5)," &
          "(ETHL25_RXP6,ETHL25_RXN6)," &
          "(ETHL25_RXP7,ETHL25_RXN7)," &
          "(ETHL26_RXP0,ETHL26_RXN0)," &
          "(ETHL26_RXP1,ETHL26_RXN1)," &
          "(ETHL26_RXP2,ETHL26_RXN2)," &
          "(ETHL26_RXP3,ETHL26_RXN3)," &
          "(ETHL26_RXP4,ETHL26_RXN4)," &
          "(ETHL26_RXP5,ETHL26_RXN5)," &
          "(ETHL26_RXP6,ETHL26_RXN6)," &
          "(ETHL26_RXP7,ETHL26_RXN7)," &
          "(ETHL27_RXP0,ETHL27_RXN0)," &
          "(ETHL27_RXP1,ETHL27_RXN1)," &
          "(ETHL27_RXP2,ETHL27_RXN2)," &
          "(ETHL27_RXP3,ETHL27_RXN3)," &
          "(ETHL27_RXP4,ETHL27_RXN4)," &
          "(ETHL27_RXP5,ETHL27_RXN5)," &
          "(ETHL27_RXP6,ETHL27_RXN6)," &
          "(ETHL27_RXP7,ETHL27_RXN7)," &
          "(ETHL28_RXP0,ETHL28_RXN0)," &
          "(ETHL28_RXP1,ETHL28_RXN1)," &
          "(ETHL28_RXP2,ETHL28_RXN2)," &
          "(ETHL28_RXP3,ETHL28_RXN3)," &
          "(ETHL28_RXP4,ETHL28_RXN4)," &
          "(ETHL28_RXP5,ETHL28_RXN5)," &
          "(ETHL28_RXP6,ETHL28_RXN6)," &
          "(ETHL28_RXP7,ETHL28_RXN7)," &
          "(ETHL29_RXP0,ETHL29_RXN0)," &
          "(ETHL29_RXP1,ETHL29_RXN1)," &
          "(ETHL29_RXP2,ETHL29_RXN2)," &
          "(ETHL29_RXP3,ETHL29_RXN3)," &
          "(ETHL29_RXP4,ETHL29_RXN4)," &
          "(ETHL29_RXP5,ETHL29_RXN5)," &
          "(ETHL29_RXP6,ETHL29_RXN6)," &
          "(ETHL29_RXP7,ETHL29_RXN7)," &
          "(ETHL30_RXP0,ETHL30_RXN0)," &
          "(ETHL30_RXP1,ETHL30_RXN1)," &
          "(ETHL30_RXP2,ETHL30_RXN2)," &
          "(ETHL30_RXP3,ETHL30_RXN3)," &
          "(ETHL30_RXP4,ETHL30_RXN4)," &
          "(ETHL30_RXP5,ETHL30_RXN5)," &
          "(ETHL30_RXP6,ETHL30_RXN6)," &
          "(ETHL30_RXP7,ETHL30_RXN7)," &
          "(ETHL31_RXP0,ETHL31_RXN0)," &
          "(ETHL31_RXP1,ETHL31_RXN1)," &
          "(ETHL31_RXP2,ETHL31_RXN2)," &
          "(ETHL31_RXP3,ETHL31_RXN3)," &
          "(ETHL31_RXP4,ETHL31_RXN4)," &
          "(ETHL31_RXP5,ETHL31_RXN5)," &
          "(ETHL31_RXP6,ETHL31_RXN6)," &
          "(ETHL31_RXP7,ETHL31_RXN7)," &
          "(ETHL24_TXP0,ETHL24_TXN0)," &
          "(ETHL24_TXP1,ETHL24_TXN1)," &
          "(ETHL24_TXP2,ETHL24_TXN2)," &
          "(ETHL24_TXP3,ETHL24_TXN3)," &
          "(ETHL24_TXP4,ETHL24_TXN4)," &
          "(ETHL24_TXP5,ETHL24_TXN5)," &
          "(ETHL24_TXP6,ETHL24_TXN6)," &
          "(ETHL24_TXP7,ETHL24_TXN7)," &
          "(ETHL25_TXP0,ETHL25_TXN0)," &
          "(ETHL25_TXP1,ETHL25_TXN1)," &
          "(ETHL25_TXP2,ETHL25_TXN2)," &
          "(ETHL25_TXP3,ETHL25_TXN3)," &
          "(ETHL25_TXP4,ETHL25_TXN4)," &
          "(ETHL25_TXP5,ETHL25_TXN5)," &
          "(ETHL25_TXP6,ETHL25_TXN6)," &
          "(ETHL25_TXP7,ETHL25_TXN7)," &
          "(ETHL26_TXP0,ETHL26_TXN0)," &
          "(ETHL26_TXP1,ETHL26_TXN1)," &
          "(ETHL26_TXP2,ETHL26_TXN2)," &
          "(ETHL26_TXP3,ETHL26_TXN3)," &
          "(ETHL26_TXP4,ETHL26_TXN4)," &
          "(ETHL26_TXP5,ETHL26_TXN5)," &
          "(ETHL26_TXP6,ETHL26_TXN6)," &
          "(ETHL26_TXP7,ETHL26_TXN7)," &
          "(ETHL27_TXP0,ETHL27_TXN0)," &
          "(ETHL27_TXP1,ETHL27_TXN1)," &
          "(ETHL27_TXP2,ETHL27_TXN2)," &
          "(ETHL27_TXP3,ETHL27_TXN3)," &
          "(ETHL27_TXP4,ETHL27_TXN4)," &
          "(ETHL27_TXP5,ETHL27_TXN5)," &
          "(ETHL27_TXP6,ETHL27_TXN6)," &
          "(ETHL27_TXP7,ETHL27_TXN7)," &
          "(ETHL28_TXP0,ETHL28_TXN0)," &
          "(ETHL28_TXP1,ETHL28_TXN1)," &
          "(ETHL28_TXP2,ETHL28_TXN2)," &
          "(ETHL28_TXP3,ETHL28_TXN3)," &
          "(ETHL28_TXP4,ETHL28_TXN4)," &
          "(ETHL28_TXP5,ETHL28_TXN5)," &
          "(ETHL28_TXP6,ETHL28_TXN6)," &
          "(ETHL28_TXP7,ETHL28_TXN7)," &
          "(ETHL29_TXP0,ETHL29_TXN0)," &
          "(ETHL29_TXP1,ETHL29_TXN1)," &
          "(ETHL29_TXP2,ETHL29_TXN2)," &
          "(ETHL29_TXP3,ETHL29_TXN3)," &
          "(ETHL29_TXP4,ETHL29_TXN4)," &
          "(ETHL29_TXP5,ETHL29_TXN5)," &
          "(ETHL29_TXP6,ETHL29_TXN6)," &
          "(ETHL29_TXP7,ETHL29_TXN7)," &
          "(ETHL30_TXP0,ETHL30_TXN0)," &
          "(ETHL30_TXP1,ETHL30_TXN1)," &
          "(ETHL30_TXP2,ETHL30_TXN2)," &
          "(ETHL30_TXP3,ETHL30_TXN3)," &
          "(ETHL30_TXP4,ETHL30_TXN4)," &
          "(ETHL30_TXP5,ETHL30_TXN5)," &
          "(ETHL30_TXP6,ETHL30_TXN6)," &
          "(ETHL30_TXP7,ETHL30_TXN7)," &
          "(ETHL31_TXP0,ETHL31_TXN0)," &
          "(ETHL31_TXP1,ETHL31_TXN1)," &
          "(ETHL31_TXP2,ETHL31_TXN2)," &
          "(ETHL31_TXP3,ETHL31_TXN3)," &
          "(ETHL31_TXP4,ETHL31_TXN4)," &
          "(ETHL31_TXP5,ETHL31_TXN5)," &
          "(ETHL31_TXP6,ETHL31_TXN6)," &
          "(ETHL31_TXP7,ETHL31_TXN7))";

-- This section specifies the TAP ports. For the TAP TCK port, the parameters in
-- the brackets are:
--        First Field : Maximum  TCK frequency.
--        Second Field: Allowable states TCK may be stopped in.

   attribute TAP_SCAN_CLOCK of TCK   : signal is (5.000000e+06, BOTH);
   attribute TAP_SCAN_IN    of PDIE1_TDI   : signal is true;
   attribute TAP_SCAN_MODE  of TMS   : signal is true;
   attribute TAP_SCAN_OUT   of PDIE1_TDO   : signal is true;
   attribute TAP_SCAN_RESET of PDIE1_TRST_L: signal is true;

-- Specifies the compliance enable patterns for the design. It lists a set of
-- design ports and the values that they should be set to, in order to enable
-- compliance to IEEE Std 1149.1

--YW--   attribute COMPLIANCE_PATTERNS of qua_dwalin: entity is
--YW--        "(CPU2JTAG_EN, I_CORE_RST_N, PDIE_TRI_EN) (010)";

-- Specifies the number of bits in the instruction register.

   attribute INSTRUCTION_LENGTH of qua_dwalin: entity is 6;

-- Specifies the boundary-scan instructions implemented in the design and their
-- opcodes.

   attribute INSTRUCTION_OPCODE of qua_dwalin: entity is
     "BYPASS       (111111)," &
     "EXTEST       (100100)," &
     "SAMPLE       (100101)," &
     "PRELOAD      (100101)," &
     "EXTEST_PULSE (100111)," &
     "EXTEST_TRAIN (100110)," &
     "IDCODE       (111110)";

-- Specifies the bit pattern that is loaded into the instruction register when
-- the TAP controller passes through the Capture-IR state. The standard mandates
-- that the two LSBs must be "01". The remaining bits are design specific.

   attribute INSTRUCTION_CAPTURE of qua_dwalin: entity is "000001";

-- Specifies the bit pattern that is loaded into the DEVICE_ID register during
-- the IDCODE instruction when the TAP controller passes through the Capture-DR
-- state.

   attribute IDCODE_REGISTER of qua_dwalin: entity is  -- noidcode
--      "0001" &
--  -- 4-bit version number
--      "0000010001100100" &
--  -- 16-bit part number
--      "01000100110" &
--  -- 11-bit identity of the manufacturer
--      "1";
  "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1";
 -- Required by IEEE Std 1149.1

-- This section specifies the test data register placed between TDI and TDO for
-- each implemented instruction.

   attribute REGISTER_ACCESS of qua_dwalin: entity is
        "BYPASS    (BYPASS)," &
        "BOUNDARY  (EXTEST, SAMPLE, PRELOAD, EXTEST_PULSE, EXTEST_TRAIN)," &
        "DEVICE_ID (IDCODE)";

-- Specifies the length of the boundary scan register.

   attribute BOUNDARY_LENGTH of qua_dwalin: entity is 223;

-- The following list specifies the characteristics of each cell in the boundary
-- scan register from TDI to TDO. The following is a description of the label
-- fields:
--      num     : Is the cell number.
--      cell    : Is the cell type as defined by the standard.
--      port    : Is the design port name. Control cells do not have a port
--                name.
--      function: Is the function of the cell as defined by the standard. Is one
--                of input, output2, output3, bidir, control or controlr.
--      safe    : Specifies the value that the BSR cell should be loaded with
--                for safe operation when the software might otherwise choose a
--                random value.
--      ccell   : The control cell number. Specifies the control cell that
--                drives the output enable for this port.
--      disval  : Specifies the value that is loaded into the control cell to
--                disable the output enable for the corresponding port.
--      rslt    : Resulting state. Shows the state of the driver when it is
--                disabled.

   attribute BOUNDARY_REGISTER of qua_dwalin: entity is
--
--    num   cell   port                      function      safe  [ccell  disval
--     rslt]
--
     "222  (BC_2,  *,                        control,      " &
     "0),                        " &
     "221  (BC_7,  PDIE1_B_PTP_SYNC_MASTER,    bidir,        X,    222,    " &
     "0,      Z),  " &
     "220  (BC_2,  *,                        control,      " &
     "0),                        " &
     "219  (BC_7,  PDIE1_I_PTP_SYNC_SLAVE,     bidir,        X,    220,    " &
     "0,      Z),  " &
     "218  (BC_2,  *,                        control,      " &
     "0),                        " &
     "217  (BC_7,  PDIE1_GPIO00_G_DFT_12,              bidir,        X,    218,    " &
     "0,      Z),  " &
     "216  (BC_2,  *,                        control,      " &
     "0),                        " &
     "215  (BC_7,  PDIE1_GPIO01_G_DFT_13,              bidir,        X,    216,    " &
     "0,      Z),  " &
     "214  (BC_2,  *,                        control,      " &
     "0),                        " &
     "213  (BC_7,  PDIE1_GPIO02_G_DFT_14,              bidir,        X,    214,    " &
     "0,      Z),  " &
     "212  (BC_2,  *,                        control,      " &
     "0),                        " &
     "211  (BC_7,  PDIE1_GPIO03_G_DFT_15,              bidir,        X,    212,    " &
     "0,      Z),  " &
     "210  (BC_2,  *,                        control,      " &
     "0),                        " &
     "209  (BC_7,  PDIE1_GPIO04_G_DFT_16,              bidir,        X,    210,    " &
     "0,      Z),  " &
     "208  (BC_2,  *,                        control,      " &
     "0),                        " &
     "207  (BC_7,  PDIE1_GPIO05_G_DFT_17,              bidir,        X,    208,    " &
     "0,      Z),  " &
     "206  (AC_1,  ETHL24_TXP0, output2,      " &
     "X),                        " &
     "205  (AC_SELU,*,                        internal,     " &
     "0),                        " &
     "204  (AC_1,  ETHL24_TXP1, output2,      " &
     "X),                        " &
     "203  (BC_4,  ETHL24_RXN0, observe_only, " &
     "X),                        " &
     "202  (BC_4,  ETHL24_RXP0, observe_only, " &
     "X),                        " &
     "201  (BC_4,  ETHL24_RXP1, observe_only, " &
     "X),                        " &
     "200  (BC_4,  ETHL24_RXN1, observe_only, " &
     "X),                        " &
     "199  (AC_1,  ETHL24_TXP2, output2,      " &
     "X),                        " &
     "198  (AC_1,  ETHL24_TXP3, output2,      " &
     "X),                        " &
     "197  (BC_4,  ETHL24_RXN2, observe_only, " &
     "X),                        " &
     "196  (BC_4,  ETHL24_RXP2, observe_only, " &
     "X),                        " &
     "195  (BC_4,  ETHL24_RXP3, observe_only, " &
     "X),                        " &
     "194  (BC_4,  ETHL24_RXN3, observe_only, " &
     "X),                        " &
     "193  (AC_1,  ETHL24_TXP4, output2,      " &
     "X),                        " &
     "192  (AC_1,  ETHL24_TXP5, output2,      " &
     "X),                        " &
     "191  (BC_4,  ETHL24_RXN4, observe_only, " &
     "X),                        " &
     "190  (BC_4,  ETHL24_RXP4, observe_only, " &
     "X),                        " &
     "189  (BC_4,  ETHL24_RXP5, observe_only, " &
     "X),                        " &
     "188  (BC_4,  ETHL24_RXN5, observe_only, " &
     "X),                        " &
     "187  (AC_1,  ETHL24_TXP6, output2,      " &
     "X),                        " &
     "186  (AC_1,  ETHL24_TXP7, output2,      " &
     "X),                        " &
     "185  (BC_4,  ETHL24_RXN6, observe_only, " &
     "X),                        " &
     "184  (BC_4,  ETHL24_RXP6, observe_only, " &
     "X),                        " &
     "183  (BC_4,  ETHL24_RXP7, observe_only, " &
     "X),                        " &
     "182  (BC_4,  ETHL24_RXN7, observe_only, " &
     "X),                        " &
     "181  (AC_1,  ETHL25_TXP0, output2,      " &
     "X),                        " &
     "180  (AC_1,  ETHL25_TXP1, output2,      " &
     "X),                        " &
     "179  (BC_4,  ETHL25_RXN0, observe_only, " &
     "X),                        " &
     "178  (BC_4,  ETHL25_RXP0, observe_only, " &
     "X),                        " &
     "177  (BC_4,  ETHL25_RXP1, observe_only, " &
     "X),                        " &
     "176  (BC_4,  ETHL25_RXN1, observe_only, " &
     "X),                        " &
     "175  (AC_1,  ETHL25_TXP2, output2,      " &
     "X),                        " &
     "174  (AC_1,  ETHL25_TXP3, output2,      " &
     "X),                        " &
     "173  (BC_4,  ETHL25_RXN2, observe_only, " &
     "X),                        " &
     "172  (BC_4,  ETHL25_RXP2, observe_only, " &
     "X),                        " &
     "171  (BC_4,  ETHL25_RXP3, observe_only, " &
     "X),                        " &
     "170  (BC_4,  ETHL25_RXN3, observe_only, " &
     "X),                        " &
     "169  (AC_1,  ETHL25_TXP4, output2,      " &
     "X),                        " &
     "168  (AC_1,  ETHL25_TXP5, output2,      " &
     "X),                        " &
     "167  (BC_4,  ETHL25_RXN4, observe_only, " &
     "X),                        " &
     "166  (BC_4,  ETHL25_RXP4, observe_only, " &
     "X),                        " &
     "165  (BC_4,  ETHL25_RXP5, observe_only, " &
     "X),                        " &
     "164  (BC_4,  ETHL25_RXN5, observe_only, " &
     "X),                        " &
     "163  (AC_1,  ETHL25_TXP6, output2,      " &
     "X),                        " &
     "162  (AC_1,  ETHL25_TXP7, output2,      " &
     "X),                        " &
     "161  (BC_4,  ETHL25_RXN6, observe_only, " &
     "X),                        " &
     "160  (BC_4,  ETHL25_RXP6, observe_only, " &
     "X),                        " &
     "159  (BC_4,  ETHL25_RXP7, observe_only, " &
     "X),                        " &
     "158  (BC_4,  ETHL25_RXN7, observe_only, " &
     "X),                        " &
     "157  (AC_1,  ETHL26_TXP0, output2,      " &
     "X),                        " &
     "156  (AC_1,  ETHL26_TXP1, output2,      " &
     "X),                        " &
     "155  (BC_4,  ETHL26_RXN0, observe_only, " &
     "X),                        " &
     "154  (BC_4,  ETHL26_RXP0, observe_only, " &
     "X),                        " &
     "153  (BC_4,  ETHL26_RXP1, observe_only, " &
     "X),                        " &
     "152  (BC_4,  ETHL26_RXN1, observe_only, " &
     "X),                        " &
     "151  (AC_1,  ETHL26_TXP2, output2,      " &
     "X),                        " &
     "150  (AC_1,  ETHL26_TXP3, output2,      " &
     "X),                        " &
     "149  (BC_4,  ETHL26_RXN2, observe_only, " &
     "X),                        " &
     "148  (BC_4,  ETHL26_RXP2, observe_only, " &
     "X),                        " &
     "147  (BC_4,  ETHL26_RXP3, observe_only, " &
     "X),                        " &
     "146  (BC_4,  ETHL26_RXN3, observe_only, " &
     "X),                        " &
     "145  (AC_1,  ETHL26_TXP4, output2,      " &
     "X),                        " &
     "144  (AC_1,  ETHL26_TXP5, output2,      " &
     "X),                        " &
     "143  (BC_4,  ETHL26_RXN4, observe_only, " &
     "X),                        " &
     "142  (BC_4,  ETHL26_RXP4, observe_only, " &
     "X),                        " &
     "141  (BC_4,  ETHL26_RXP5, observe_only, " &
     "X),                        " &
     "140  (BC_4,  ETHL26_RXN5, observe_only, " &
     "X),                        " &
     "139  (AC_1,  ETHL26_TXP6, output2,      " &
     "X),                        " &
     "138  (AC_1,  ETHL26_TXP7, output2,      " &
     "X),                        " &
     "137  (BC_4,  ETHL26_RXN6, observe_only, " &
     "X),                        " &
     "136  (BC_4,  ETHL26_RXP6, observe_only, " &
     "X),                        " &
     "135  (BC_4,  ETHL26_RXP7, observe_only, " &
     "X),                        " &
     "134  (BC_4,  ETHL26_RXN7, observe_only, " &
     "X),                        " &
     "133  (AC_1,  ETHL27_TXP0, output2,      " &
     "X),                        " &
     "132  (AC_1,  ETHL27_TXP1, output2,      " &
     "X),                        " &
     "131  (BC_4,  ETHL27_RXN0, observe_only, " &
     "X),                        " &
     "130  (BC_4,  ETHL27_RXP0, observe_only, " &
     "X),                        " &
     "129  (BC_4,  ETHL27_RXP1, observe_only, " &
     "X),                        " &
     "128  (BC_4,  ETHL27_RXN1, observe_only, " &
     "X),                        " &
     "127  (AC_1,  ETHL27_TXP2, output2,      " &
     "X),                        " &
     "126  (AC_1,  ETHL27_TXP3, output2,      " &
     "X),                        " &
     "125  (BC_4,  ETHL27_RXN2, observe_only, " &
     "X),                        " &
     "124  (BC_4,  ETHL27_RXP2, observe_only, " &
     "X),                        " &
     "123  (BC_4,  ETHL27_RXP3, observe_only, " &
     "X),                        " &
     "122  (BC_4,  ETHL27_RXN3, observe_only, " &
     "X),                        " &
     "121  (AC_1,  ETHL27_TXP4, output2,      " &
     "X),                        " &
     "120  (AC_1,  ETHL27_TXP5, output2,      " &
     "X),                        " &
     "119  (BC_4,  ETHL27_RXN4, observe_only, " &
     "X),                        " &
     "118  (BC_4,  ETHL27_RXP4, observe_only, " &
     "X),                        " &
     "117  (BC_4,  ETHL27_RXP5, observe_only, " &
     "X),                        " &
     "116  (BC_4,  ETHL27_RXN5, observe_only, " &
     "X),                        " &
     "115  (AC_1,  ETHL27_TXP6, output2,      " &
     "X),                        " &
     "114  (AC_1,  ETHL27_TXP7, output2,      " &
     "X),                        " &
     "113  (BC_4,  ETHL27_RXN6, observe_only, " &
     "X),                        " &
     "112  (BC_4,  ETHL27_RXP6, observe_only, " &
     "X),                        " &
     "111  (BC_4,  ETHL27_RXP7, observe_only, " &
     "X),                        " &
     "110  (BC_4,  ETHL27_RXN7, observe_only, " &
     "X),                        " &
     "109  (AC_1,  ETHL28_TXP0, output2,      " &
     "X),                        " &
     "108  (AC_1,  ETHL28_TXP1, output2,      " &
     "X),                        " &
     "107  (BC_4,  ETHL28_RXN0, observe_only, " &
     "X),                        " &
     "106  (BC_4,  ETHL28_RXP0, observe_only, " &
     "X),                        " &
     "105  (BC_4,  ETHL28_RXP1, observe_only, " &
     "X),                        " &
     "104  (BC_4,  ETHL28_RXN1, observe_only, " &
     "X),                        " &
     "103  (AC_1,  ETHL28_TXP2, output2,      " &
     "X),                        " &
     "102  (AC_1,  ETHL28_TXP3, output2,      " &
     "X),                        " &
     "101  (BC_4,  ETHL28_RXN2, observe_only, " &
     "X),                        " &
     "100  (BC_4,  ETHL28_RXP2, observe_only, " &
     "X),                        " &
     "99   (BC_4,  ETHL28_RXP3, observe_only, " &
     "X),                        " &
     "98   (BC_4,  ETHL28_RXN3, observe_only, " &
     "X),                        " &
     "97   (AC_1,  ETHL28_TXP4, output2,      " &
     "X),                        " &
     "96   (AC_1,  ETHL28_TXP5, output2,      " &
     "X),                        " &
     "95   (BC_4,  ETHL28_RXN4, observe_only, " &
     "X),                        " &
     "94   (BC_4,  ETHL28_RXP4, observe_only, " &
     "X),                        " &
     "93   (BC_4,  ETHL28_RXP5, observe_only, " &
     "X),                        " &
     "92   (BC_4,  ETHL28_RXN5, observe_only, " &
     "X),                        " &
     "91   (AC_1,  ETHL28_TXP6, output2,      " &
     "X),                        " &
     "90   (AC_1,  ETHL28_TXP7, output2,      " &
     "X),                        " &
     "89   (BC_4,  ETHL28_RXN6, observe_only, " &
     "X),                        " &
     "88   (BC_4,  ETHL28_RXP6, observe_only, " &
     "X),                        " &
     "87   (BC_4,  ETHL28_RXP7, observe_only, " &
     "X),                        " &
     "86   (BC_4,  ETHL28_RXN7, observe_only, " &
     "X),                        " &
     "85   (AC_1,  ETHL29_TXP0, output2,      " &
     "X),                        " &
     "84   (AC_1,  ETHL29_TXP1, output2,      " &
     "X),                        " &
     "83   (BC_4,  ETHL29_RXN0, observe_only, " &
     "X),                        " &
     "82   (BC_4,  ETHL29_RXP0, observe_only, " &
     "X),                        " &
     "81   (BC_4,  ETHL29_RXP1, observe_only, " &
     "X),                        " &
     "80   (BC_4,  ETHL29_RXN1, observe_only, " &
     "X),                        " &
     "79   (AC_1,  ETHL29_TXP2, output2,      " &
     "X),                        " &
     "78   (AC_1,  ETHL29_TXP3, output2,      " &
     "X),                        " &
     "77   (BC_4,  ETHL29_RXN2, observe_only, " &
     "X),                        " &
     "76   (BC_4,  ETHL29_RXP2, observe_only, " &
     "X),                        " &
     "75   (BC_4,  ETHL29_RXP3, observe_only, " &
     "X),                        " &
     "74   (BC_4,  ETHL29_RXN3, observe_only, " &
     "X),                        " &
     "73   (AC_1,  ETHL29_TXP4, output2,      " &
     "X),                        " &
     "72   (AC_1,  ETHL29_TXP5, output2,      " &
     "X),                        " &
     "71   (BC_4,  ETHL29_RXN4, observe_only, " &
     "X),                        " &
     "70   (BC_4,  ETHL29_RXP4, observe_only, " &
     "X),                        " &
     "69   (BC_4,  ETHL29_RXP5, observe_only, " &
     "X),                        " &
     "68   (BC_4,  ETHL29_RXN5, observe_only, " &
     "X),                        " &
     "67   (AC_1,  ETHL29_TXP6, output2,      " &
     "X),                        " &
     "66   (AC_1,  ETHL29_TXP7, output2,      " &
     "X),                        " &
     "65   (BC_4,  ETHL29_RXN6, observe_only, " &
     "X),                        " &
     "64   (BC_4,  ETHL29_RXP6, observe_only, " &
     "X),                        " &
     "63   (BC_4,  ETHL29_RXP7, observe_only, " &
     "X),                        " &
     "62   (BC_4,  ETHL29_RXN7, observe_only, " &
     "X),                        " &
     "61   (AC_1,  ETHL30_TXP0, output2,      " &
     "X),                        " &
     "60   (AC_1,  ETHL30_TXP1, output2,      " &
     "X),                        " &
     "59   (BC_4,  ETHL30_RXN0, observe_only, " &
     "X),                        " &
     "58   (BC_4,  ETHL30_RXP0, observe_only, " &
     "X),                        " &
     "57   (BC_4,  ETHL30_RXP1, observe_only, " &
     "X),                        " &
     "56   (BC_4,  ETHL30_RXN1, observe_only, " &
     "X),                        " &
     "55   (AC_1,  ETHL30_TXP2, output2,      " &
     "X),                        " &
     "54   (AC_1,  ETHL30_TXP3, output2,      " &
     "X),                        " &
     "53   (BC_4,  ETHL30_RXN2, observe_only, " &
     "X),                        " &
     "52   (BC_4,  ETHL30_RXP2, observe_only, " &
     "X),                        " &
     "51   (BC_4,  ETHL30_RXP3, observe_only, " &
     "X),                        " &
     "50   (BC_4,  ETHL30_RXN3, observe_only, " &
     "X),                        " &
     "49   (AC_1,  ETHL30_TXP4, output2,      " &
     "X),                        " &
     "48   (AC_1,  ETHL30_TXP5, output2,      " &
     "X),                        " &
     "47   (BC_4,  ETHL30_RXN4, observe_only, " &
     "X),                        " &
     "46   (BC_4,  ETHL30_RXP4, observe_only, " &
     "X),                        " &
     "45   (BC_4,  ETHL30_RXP5, observe_only, " &
     "X),                        " &
     "44   (BC_4,  ETHL30_RXN5, observe_only, " &
     "X),                        " &
     "43   (AC_1,  ETHL30_TXP6, output2,      " &
     "X),                        " &
     "42   (AC_1,  ETHL30_TXP7, output2,      " &
     "X),                        " &
     "41   (BC_4,  ETHL30_RXN6, observe_only, " &
     "X),                        " &
     "40   (BC_4,  ETHL30_RXP6, observe_only, " &
     "X),                        " &
     "39   (BC_4,  ETHL30_RXP7, observe_only, " &
     "X),                        " &
     "38   (BC_4,  ETHL30_RXN7, observe_only, " &
     "X),                        " &
     "37   (AC_1,  ETHL31_TXP0, output2,      " &
     "X),                        " &
     "36   (AC_1,  ETHL31_TXP1, output2,      " &
     "X),                        " &
     "35   (BC_4,  ETHL31_RXN0, observe_only, " &
     "X),                        " &
     "34   (BC_4,  ETHL31_RXP0, observe_only, " &
     "X),                        " &
     "33   (BC_4,  ETHL31_RXP1, observe_only, " &
     "X),                        " &
     "32   (BC_4,  ETHL31_RXN1, observe_only, " &
     "X),                        " &
     "31   (AC_1,  ETHL31_TXP2, output2,      " &
     "X),                        " &
     "30   (AC_1,  ETHL31_TXP3, output2,      " &
     "X),                        " &
     "29   (BC_4,  ETHL31_RXN2, observe_only, " &
     "X),                        " &
     "28   (BC_4,  ETHL31_RXP2, observe_only, " &
     "X),                        " &
     "27   (BC_4,  ETHL31_RXP3, observe_only, " &
     "X),                        " &
     "26   (BC_4,  ETHL31_RXN3, observe_only, " &
     "X),                        " &
     "25   (AC_1,  ETHL31_TXP4, output2,      " &
     "X),                        " &
     "24   (AC_1,  ETHL31_TXP5, output2,      " &
     "X),                        " &
     "23   (BC_4,  ETHL31_RXN4, observe_only, " &
     "X),                        " &
     "22   (BC_4,  ETHL31_RXP4, observe_only, " &
     "X),                        " &
     "21   (BC_4,  ETHL31_RXP5, observe_only, " &
     "X),                        " &
     "20   (BC_4,  ETHL31_RXN5, observe_only, " &
     "X),                        " &
     "19   (AC_1,  ETHL31_TXP6, output2,      " &
     "X),                        " &
     "18   (AC_1,  ETHL31_TXP7, output2,      " &
     "X),                        " &
     "17   (BC_4,  ETHL31_RXN6, observe_only, " &
     "X),                        " &
     "16   (BC_4,  ETHL31_RXP6, observe_only, " &
     "X),                        " &
     "15   (BC_4,  ETHL31_RXP7, observe_only, " &
     "X),                        " &
     "14   (BC_4,  ETHL31_RXN7, observe_only, " &
     "X),                        " &
     "13   (BC_2,  I_CORE_PLL_RST_N,     input,        " &
     "X),                        " &
     "12   (BC_2,  *,                        control,      " &
     "0),                        " &
     "11   (BC_7,  HOST_SCL,             bidir,        X,    12,     " &
     "0,      Z),  " &
     "10   (BC_2,  *,                        control,      " &
     "0),                        " &
     "9    (BC_7,  HOST_SDA,             bidir,        X,    10,     " &
     "0,      Z),  " &
     "8    (BC_2,  I_CORE_PLL_BYP,       input,        " &
     "X),                        " &
     "7    (BC_2,  I_CORE_FREQ_SEL_0,    input,        " &
     "X),                        " &
     "6    (BC_2,  I_CORE_FREQ_SEL_1,    input,        " &
     "X),                        " &
     "5    (BC_2,  *,                        control,      " &
     "0),                        " &
     "4    (BC_7,  B_I2C_CLK,            bidir,        X,    5,      " &
     "0,      Z),  " &
     "3    (BC_2,  *,                        control,      " &
     "0),                        " &
     "2    (BC_7,  B_I2C_DATA,           bidir,        X,    3,      " &
     "0,      Z),  " &
     "1    (BC_2,  I_PLL_OBS_EN,         input,        " &
     "X),                        " &
     "0    (BC_2,  I_CLK_OBS_EN,         input,        " &
     "X)                         ";

-- Advanced I/O Description

   attribute AIO_COMPONENT_CONFORMANCE of qua_dwalin: entity is
   "STD_1149_6_2003";

   attribute AIO_EXTEST_Pulse_Execution of qua_dwalin: entity is
   "Wait_Duration 5000.000000e-9";

   attribute AIO_EXTEST_Train_Execution of qua_dwalin: entity is
   "train 100, maximum_time 5000.000000e-9";

   attribute AIO_Pin_Behavior of qua_dwalin: entity is
   "ETHL31_RXP7, ETHL31_RXP6, " &
   "ETHL31_RXP5, ETHL31_RXP4, " &
   "ETHL31_RXP3, ETHL31_RXP2, " &
   "ETHL31_RXP1, ETHL31_RXP0, " &
   "ETHL30_RXP7, ETHL30_RXP6, " &
   "ETHL30_RXP5, ETHL30_RXP4, " &
   "ETHL30_RXP3, ETHL30_RXP2, " &
   "ETHL30_RXP1, ETHL30_RXP0, " &
   "ETHL29_RXP7, ETHL29_RXP6, " &
   "ETHL29_RXP5, ETHL29_RXP4, " &
   "ETHL29_RXP3, ETHL29_RXP2, " &
   "ETHL29_RXP1, ETHL29_RXP0, " &
   "ETHL28_RXP7, ETHL28_RXP6, " &
   "ETHL28_RXP5, ETHL28_RXP4, " &
   "ETHL28_RXP3, ETHL28_RXP2, " &
   "ETHL28_RXP1, ETHL28_RXP0, " &
   "ETHL27_RXP7, ETHL27_RXP6, " &
   "ETHL27_RXP5, ETHL27_RXP4, " &
   "ETHL27_RXP3, ETHL27_RXP2, " &
   "ETHL27_RXP1, ETHL27_RXP0, " &
   "ETHL26_RXP7, ETHL26_RXP6, " &
   "ETHL26_RXP5, ETHL26_RXP4, " &
   "ETHL26_RXP3, ETHL26_RXP2, " &
   "ETHL26_RXP1, ETHL26_RXP0, " &
   "ETHL25_RXP7, ETHL25_RXP6, " &
   "ETHL25_RXP5, ETHL25_RXP4, " &
   "ETHL25_RXP3, ETHL25_RXP2, " &
   "ETHL25_RXP1, ETHL25_RXP0, " &
   "ETHL24_RXP7, ETHL24_RXP6, " &
   "ETHL24_RXP5, ETHL24_RXP4, " &
   "ETHL24_RXP3, ETHL24_RXP2, " &
   "ETHL24_RXP1, ETHL24_RXP0 : " &
   "HP_time=50.000000e-9 On_Chip ;" &
   "ETHL31_TXP7, ETHL31_TXP6, " &
   "ETHL31_TXP5, ETHL31_TXP4, " &
   "ETHL31_TXP3, ETHL31_TXP2, " &
   "ETHL31_TXP1, ETHL31_TXP0, " &
   "ETHL30_TXP7, ETHL30_TXP6, " &
   "ETHL30_TXP5, ETHL30_TXP4, " &
   "ETHL30_TXP3, ETHL30_TXP2, " &
   "ETHL30_TXP1, ETHL30_TXP0, " &
   "ETHL29_TXP7, ETHL29_TXP6, " &
   "ETHL29_TXP5, ETHL29_TXP4, " &
   "ETHL29_TXP3, ETHL29_TXP2, " &
   "ETHL29_TXP1, ETHL29_TXP0, " &
   "ETHL28_TXP7, ETHL28_TXP6, " &
   "ETHL28_TXP5, ETHL28_TXP4, " &
   "ETHL28_TXP3, ETHL28_TXP2, " &
   "ETHL28_TXP1, ETHL28_TXP0, " &
   "ETHL27_TXP7, ETHL27_TXP6, " &
   "ETHL27_TXP5, ETHL27_TXP4, " &
   "ETHL27_TXP3, ETHL27_TXP2, " &
   "ETHL27_TXP1, ETHL27_TXP0, " &
   "ETHL26_TXP7, ETHL26_TXP6, " &
   "ETHL26_TXP5, ETHL26_TXP4, " &
   "ETHL26_TXP3, ETHL26_TXP2, " &
   "ETHL26_TXP1, ETHL26_TXP0, " &
   "ETHL25_TXP7, ETHL25_TXP6, " &
   "ETHL25_TXP5, ETHL25_TXP4, " &
   "ETHL25_TXP3, ETHL25_TXP2, " &
   "ETHL25_TXP1, ETHL25_TXP0, " &
   "ETHL24_TXP7, ETHL24_TXP6, " &
   "ETHL24_TXP5, ETHL24_TXP4, " &
   "ETHL24_TXP3, ETHL24_TXP2, " &
   "ETHL24_TXP1, ETHL24_TXP0 : AC_Select=205  ";

 end qua_dwalin;
