Classic Timing Analyzer report for lab4
Tue Oct 22 18:07:35 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'start/stop'
  7. Clock Hold: 'clk'
  8. Clock Hold: 'start/stop'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.131 ns                         ; clk                                                                                                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; --         ; start/stop ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.054 ns                        ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; changeState                                                                                                                                ; start/stop ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.213 ns                        ; clk                                                                                                                                        ; ronCLk                                                                                                                                     ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 15.189 ns                        ; start/stop                                                                                                                                 ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; --         ; clk        ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 43.41 MHz ( period = 23.038 ns ) ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; clk        ; clk        ; 0            ;
; Clock Setup: 'start/stop'    ; N/A                                      ; None          ; 43.73 MHz ( period = 22.866 ns ) ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; start/stop ; start/stop ; 0            ;
; Clock Hold: 'start/stop'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; 489          ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk        ; 489          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                                            ;                                                                                                                                            ;            ;            ; 978          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start/stop      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 43.41 MHz ( period = 23.038 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.802 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A                                     ; 44.43 MHz ( period = 22.506 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; clk        ; clk      ; None                        ; None                      ; 0.901 ns                ;
; N/A                                     ; 44.48 MHz ( period = 22.480 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; clk        ; clk      ; None                        ; None                      ; 0.888 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.378 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; clk        ; clk      ; None                        ; None                      ; 0.841 ns                ;
; N/A                                     ; 44.87 MHz ( period = 22.288 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A                                     ; 45.26 MHz ( period = 22.094 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; clk        ; clk      ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 45.29 MHz ( period = 22.078 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; clk        ; clk      ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 49.36 MHz ( period = 20.260 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|inst4                                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.843 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.843 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.48 MHz ( period = 19.808 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; 50.48 MHz ( period = 19.808 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 53.57 MHz ( period = 18.668 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.278 ns                ;
; N/A                                     ; 63.92 MHz ( period = 15.645 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                       ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.667 ns                ;
; N/A                                     ; 67.08 MHz ( period = 14.907 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; clk        ; clk      ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 67.08 MHz ( period = 14.907 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 68.02 MHz ( period = 14.702 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 68.98 MHz ( period = 14.496 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A                                     ; 69.25 MHz ( period = 14.440 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A                                     ; 69.28 MHz ( period = 14.434 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A                                     ; 69.28 MHz ( period = 14.434 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A                                     ; 69.36 MHz ( period = 14.418 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; 69.36 MHz ( period = 14.418 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.320 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; clk        ; clk      ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; 70.04 MHz ( period = 14.277 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; clk        ; clk      ; None                        ; None                      ; 1.392 ns                ;
; N/A                                     ; 70.09 MHz ( period = 14.267 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; 70.32 MHz ( period = 14.220 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; 70.98 MHz ( period = 14.088 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.619 ns                ;
; N/A                                     ; 71.16 MHz ( period = 14.053 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; 71.19 MHz ( period = 14.047 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; 71.19 MHz ( period = 14.046 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; 71.24 MHz ( period = 14.037 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.961 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 79.16 MHz ( period = 12.633 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.59 MHz ( period = 12.565 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.014 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; 91.90 MHz ( period = 10.881 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.028 ns                ;
; N/A                                     ; 91.95 MHz ( period = 10.876 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; 92.02 MHz ( period = 10.867 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.018 ns                ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.868 ns                ;
; N/A                                     ; 95.98 MHz ( period = 10.419 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.122 ns                ;
; N/A                                     ; 96.81 MHz ( period = 10.329 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 101.58 MHz ( period = 9.844 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 102.31 MHz ( period = 9.774 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 102.31 MHz ( period = 9.774 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 102.31 MHz ( period = 9.774 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 102.68 MHz ( period = 9.739 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 103.80 MHz ( period = 9.634 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 104.06 MHz ( period = 9.610 ns )                    ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
; N/A                                     ; 104.11 MHz ( period = 9.605 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 105.99 MHz ( period = 9.435 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 106.41 MHz ( period = 9.398 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; 106.76 MHz ( period = 9.367 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 106.78 MHz ( period = 9.365 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 106.78 MHz ( period = 9.365 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 43.73 MHz ( period = 22.866 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; start/stop ; start/stop ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; 44.19 MHz ( period = 22.630 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; start/stop ; start/stop ; None                        ; None                      ; 1.049 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.334 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; start/stop ; start/stop ; None                        ; None                      ; 0.901 ns                ;
; N/A                                     ; 44.83 MHz ( period = 22.308 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; start/stop ; start/stop ; None                        ; None                      ; 0.888 ns                ;
; N/A                                     ; 45.03 MHz ( period = 22.206 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; start/stop ; start/stop ; None                        ; None                      ; 0.841 ns                ;
; N/A                                     ; 45.22 MHz ( period = 22.116 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; start/stop ; start/stop ; None                        ; None                      ; 0.794 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.922 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; start/stop ; start/stop ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 45.65 MHz ( period = 21.906 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; start/stop ; start/stop ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 49.27 MHz ( period = 20.297 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|inst4                                                                                                                        ; start/stop ; start/stop ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 49.57 MHz ( period = 20.172 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.001 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.001 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.080 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.588 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.040 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.998 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 63.33 MHz ( period = 15.791 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.278 ns                ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; 65.38 MHz ( period = 15.296 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                       ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                        ; None                      ; 0.667 ns                ;
; N/A                                     ; 67.56 MHz ( period = 14.802 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; start/stop ; start/stop ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 67.56 MHz ( period = 14.802 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 67.62 MHz ( period = 14.788 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.827 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; start/stop ; start/stop ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.767 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.803 ns                ;
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.796 ns                ;
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.800 ns                ;
; N/A                                     ; 68.00 MHz ( period = 14.706 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; 68.00 MHz ( period = 14.706 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.790 ns                ;
; N/A                                     ; 68.51 MHz ( period = 14.597 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.598 ns                ;
; N/A                                     ; 69.56 MHz ( period = 14.376 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.619 ns                ;
; N/A                                     ; 70.25 MHz ( period = 14.234 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; start/stop ; start/stop ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; 70.47 MHz ( period = 14.191 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; start/stop ; start/stop ; None                        ; None                      ; 1.392 ns                ;
; N/A                                     ; 70.52 MHz ( period = 14.181 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; start/stop ; start/stop ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.134 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; start/stop ; start/stop ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.967 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; start/stop ; start/stop ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; 71.63 MHz ( period = 13.961 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; start/stop ; start/stop ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; 71.63 MHz ( period = 13.960 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; start/stop ; start/stop ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; 71.68 MHz ( period = 13.951 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; start/stop ; start/stop ; None                        ; None                      ; 1.152 ns                ;
; N/A                                     ; 74.65 MHz ( period = 13.395 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 79.82 MHz ( period = 12.528 ns )                    ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.471 ns                ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; 90.64 MHz ( period = 11.033 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.014 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.161 ns                ;
; N/A                                     ; 91.90 MHz ( period = 10.881 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.028 ns                ;
; N/A                                     ; 91.95 MHz ( period = 10.876 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; 92.02 MHz ( period = 10.867 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.018 ns                ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 0.868 ns                ;
; N/A                                     ; 94.48 MHz ( period = 10.584 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                        ; None                      ; 1.122 ns                ;
; N/A                                     ; 95.29 MHz ( period = 10.494 ns )                    ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                        ; None                      ; 1.032 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.29 MHz ( period = 10.385 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 96.53 MHz ( period = 10.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 100.47 MHz ( period = 9.953 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 100.47 MHz ( period = 9.953 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 101.18 MHz ( period = 9.883 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 101.18 MHz ( period = 9.883 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 101.18 MHz ( period = 9.883 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 101.18 MHz ( period = 9.883 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.27 MHz ( period = 9.778 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.123 ns                ;
; N/A                                     ; 102.99 MHz ( period = 9.710 ns )                    ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.112 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 0.951 ns                ;
; N/A                                     ; 104.26 MHz ( period = 9.591 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 104.82 MHz ( period = 9.540 ns )                    ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 105.82 MHz ( period = 9.450 ns )                    ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.601 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; clk        ; clk      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; clk        ; clk      ; None                       ; None                       ; 0.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; clk        ; clk      ; None                       ; None                       ; 0.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; clk        ; clk      ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; clk        ; clk      ; None                       ; None                       ; 0.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; clk        ; clk      ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; clk        ; clk      ; None                       ; None                       ; 0.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; clk        ; clk      ; None                       ; None                       ; 0.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; clk        ; clk      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; clk        ; clk      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; clk        ; clk      ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; clk        ; clk      ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; clk        ; clk      ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; clk        ; clk      ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; clk        ; clk      ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; clk        ; clk      ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; clk        ; clk      ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; clk        ; clk      ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; clk        ; clk      ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                       ; None                       ; 1.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 0.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 6.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; clk        ; clk      ; None                       ; None                       ; 7.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                       ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; clk        ; clk      ; None                       ; None                       ; 0.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; clk        ; clk      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; clk        ; clk      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; clk        ; clk      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                        ;                                                                                                                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                                ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5                                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]       ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; start/stop ; start/stop ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; start/stop ; start/stop ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                      ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                       ; None                       ; 1.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                          ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                          ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                         ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 6.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; start/stop ; start/stop ; None                       ; None                       ; 7.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                       ; control:inst8|ClkRouter:inst15|inst4                                                                                                       ; start/stop ; start/stop ; None                       ; None                       ; 0.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|CommandDecoder:inst1|inst4                                                                                                   ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                          ; start/stop ; start/stop ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                             ; control:inst8|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                             ; start/stop ; start/stop ; None                       ; None                       ; 0.785 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                        ;                                                                                                                                            ;            ;            ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                        ; To Clock   ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 2.131 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A   ; None         ; 2.129 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A   ; None         ; 2.110 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A   ; None         ; 2.108 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A   ; None         ; 2.034 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A   ; None         ; 2.032 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A   ; None         ; 2.013 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A   ; None         ; 2.011 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A   ; None         ; 1.972 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A   ; None         ; 1.970 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A   ; None         ; 1.966 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A   ; None         ; 1.951 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A   ; None         ; 1.949 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A   ; None         ; 1.945 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A   ; None         ; 1.926 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A   ; None         ; 1.924 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A   ; None         ; 1.905 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A   ; None         ; 1.903 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A   ; None         ; 1.875 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A   ; None         ; 1.873 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A   ; None         ; 1.869 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A   ; None         ; 1.854 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A   ; None         ; 1.852 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A   ; None         ; 1.848 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A   ; None         ; 1.829 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A   ; None         ; 1.827 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A   ; None         ; 1.808 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A   ; None         ; 1.806 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A   ; None         ; 1.759 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A   ; None         ; 1.738 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A   ; None         ; 1.662 ns   ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A   ; None         ; 1.641 ns   ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A   ; None         ; -0.009 ns  ; start/stop ; control:inst8|inst4                                                                                       ; clk        ;
; N/A   ; None         ; -0.074 ns  ; start/stop ; control:inst8|inst4                                                                                       ; start/stop ;
; N/A   ; None         ; -0.074 ns  ; clk        ; control:inst8|inst4                                                                                       ; clk        ;
; N/A   ; None         ; -0.139 ns  ; clk        ; control:inst8|inst4                                                                                       ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A   ; None         ; -6.401 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A   ; None         ; -6.492 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A   ; None         ; -6.498 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A   ; None         ; -6.589 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                       ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 26.054 ns  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; changeState       ; start/stop ;
; N/A                                     ; None                                                ; 25.971 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; aluResult[7]      ; clk        ;
; N/A                                     ; None                                                ; 25.952 ns  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; changeState       ; clk        ;
; N/A                                     ; None                                                ; 25.874 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                  ; aluResult[7]      ; start/stop ;
; N/A                                     ; None                                                ; 25.762 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 25.663 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 25.660 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 25.572 ns  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; aluCLk            ; start/stop ;
; N/A                                     ; None                                                ; 25.561 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 25.553 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 25.524 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                  ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 25.470 ns  ; control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; aluCLk            ; clk        ;
; N/A                                     ; None                                                ; 25.416 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; aluResult[4]      ; clk        ;
; N/A                                     ; None                                                ; 25.319 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                  ; aluResult[4]      ; start/stop ;
; N/A                                     ; None                                                ; 25.304 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; aluResult[6]      ; clk        ;
; N/A                                     ; None                                                ; 25.261 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; aluResult[3]      ; clk        ;
; N/A                                     ; None                                                ; 25.259 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; aluResult[2]      ; clk        ;
; N/A                                     ; None                                                ; 25.207 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                  ; aluResult[6]      ; start/stop ;
; N/A                                     ; None                                                ; 25.164 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                  ; aluResult[3]      ; start/stop ;
; N/A                                     ; None                                                ; 25.162 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                  ; aluResult[2]      ; start/stop ;
; N/A                                     ; None                                                ; 25.152 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; aluResult[1]      ; clk        ;
; N/A                                     ; None                                                ; 25.144 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; aluResult[5]      ; clk        ;
; N/A                                     ; None                                                ; 25.117 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; aluResult[0]      ; clk        ;
; N/A                                     ; None                                                ; 25.057 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 25.055 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                  ; aluResult[1]      ; start/stop ;
; N/A                                     ; None                                                ; 25.047 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                  ; aluResult[5]      ; start/stop ;
; N/A                                     ; None                                                ; 25.020 ns  ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                  ; aluResult[0]      ; start/stop ;
; N/A                                     ; None                                                ; 24.955 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 24.894 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; start/stop ;
; N/A                                     ; None                                                ; 24.792 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; clk        ;
; N/A                                     ; None                                                ; 24.634 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; aluResult[7]      ; start/stop ;
; N/A                                     ; None                                                ; 24.538 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                        ; aluResult[7]      ; clk        ;
; N/A                                     ; None                                                ; 24.392 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; start/stop ;
; N/A                                     ; None                                                ; 24.290 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; clk        ;
; N/A                                     ; None                                                ; 24.280 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; start/stop ;
; N/A                                     ; None                                                ; 24.178 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; clk        ;
; N/A                                     ; None                                                ; 24.115 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; start/stop ;
; N/A                                     ; None                                                ; 24.049 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[4]      ; start/stop ;
; N/A                                     ; None                                                ; 24.038 ns  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; start/stop ;
; N/A                                     ; None                                                ; 24.029 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[2]      ; start/stop ;
; N/A                                     ; None                                                ; 24.013 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; clk        ;
; N/A                                     ; None                                                ; 24.006 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; aluResult[4]      ; start/stop ;
; N/A                                     ; None                                                ; 24.002 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; start/stop ;
; N/A                                     ; None                                                ; 23.947 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[4]      ; clk        ;
; N/A                                     ; None                                                ; 23.936 ns  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; clk        ;
; N/A                                     ; None                                                ; 23.927 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[2]      ; clk        ;
; N/A                                     ; None                                                ; 23.910 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                        ; aluResult[4]      ; clk        ;
; N/A                                     ; None                                                ; 23.907 ns  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; start/stop ;
; N/A                                     ; None                                                ; 23.900 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; clk        ;
; N/A                                     ; None                                                ; 23.897 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; start/stop ;
; N/A                                     ; None                                                ; 23.881 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[3]      ; start/stop ;
; N/A                                     ; None                                                ; 23.805 ns  ; Ron:inst6|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; clk        ;
; N/A                                     ; None                                                ; 23.796 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; start/stop ;
; N/A                                     ; None                                                ; 23.795 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; clk        ;
; N/A                                     ; None                                                ; 23.779 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[3]      ; clk        ;
; N/A                                     ; None                                                ; 23.772 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; start/stop ;
; N/A                                     ; None                                                ; 23.771 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; start/stop ;
; N/A                                     ; None                                                ; 23.767 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; clk        ;
; N/A                                     ; None                                                ; 23.761 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; start/stop ;
; N/A                                     ; None                                                ; 23.744 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; aluResult[0]      ; start/stop ;
; N/A                                     ; None                                                ; 23.742 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                  ; ronOutput[6]      ; clk        ;
; N/A                                     ; None                                                ; 23.693 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; start/stop ;
; N/A                                     ; None                                                ; 23.689 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; aluResult[2]      ; start/stop ;
; N/A                                     ; None                                                ; 23.678 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[0]      ; start/stop ;
; N/A                                     ; None                                                ; 23.678 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; aluResult[5]      ; start/stop ;
; N/A                                     ; None                                                ; 23.670 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; clk        ;
; N/A                                     ; None                                                ; 23.664 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                  ; ronOutput[4]      ; clk        ;
; N/A                                     ; None                                                ; 23.659 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; clk        ;
; N/A                                     ; None                                                ; 23.654 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; start/stop ;
; N/A                                     ; None                                                ; 23.648 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                        ; aluResult[0]      ; clk        ;
; N/A                                     ; None                                                ; 23.609 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; start/stop ;
; N/A                                     ; None                                                ; 23.598 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; start/stop ;
; N/A                                     ; None                                                ; 23.593 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                        ; aluResult[2]      ; clk        ;
; N/A                                     ; None                                                ; 23.582 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                        ; aluResult[5]      ; clk        ;
; N/A                                     ; None                                                ; 23.576 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[0]      ; clk        ;
; N/A                                     ; None                                                ; 23.572 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; aluResult[1]      ; start/stop ;
; N/A                                     ; None                                                ; 23.552 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; clk        ;
; N/A                                     ; None                                                ; 23.549 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; aluResult[6]      ; start/stop ;
; N/A                                     ; None                                                ; 23.507 ns  ; Ron:inst6|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                  ; ronOutput[3]      ; clk        ;
; N/A                                     ; None                                                ; 23.496 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; clk        ;
; N/A                                     ; None                                                ; 23.476 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                        ; aluResult[1]      ; clk        ;
; N/A                                     ; None                                                ; 23.472 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; start/stop ;
; N/A                                     ; None                                                ; 23.453 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                        ; aluResult[6]      ; clk        ;
; N/A                                     ; None                                                ; 23.442 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; aluResult[3]      ; start/stop ;
; N/A                                     ; None                                                ; 23.370 ns  ; Ron:inst6|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; clk        ;
; N/A                                     ; None                                                ; 23.346 ns  ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                        ; aluResult[3]      ; clk        ;
; N/A                                     ; None                                                ; 23.270 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[0]      ; start/stop ;
; N/A                                     ; None                                                ; 23.243 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; start/stop ;
; N/A                                     ; None                                                ; 23.241 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                  ; ronOutput[0]      ; clk        ;
; N/A                                     ; None                                                ; 23.214 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                  ; ronOutput[1]      ; clk        ;
; N/A                                     ; None                                                ; 23.114 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; start/stop ;
; N/A                                     ; None                                                ; 23.085 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                  ; ronOutput[7]      ; clk        ;
; N/A                                     ; None                                                ; 22.796 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; start/stop ;
; N/A                                     ; None                                                ; 22.767 ns  ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                  ; ronOutput[2]      ; clk        ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.670 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[1] ; start/stop ;
; N/A                                     ; None                                                ; 20.619 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.568 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[1] ; clk        ;
; N/A                                     ; None                                                ; 20.517 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                           ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 20.303 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; ronOutput[5]      ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.265 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[6] ; start/stop ;
; N/A                                     ; None                                                ; 20.201 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                           ; ronOutput[5]      ; clk        ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.194 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[5] ; start/stop ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.163 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[6] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[5] ; clk        ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 20.011 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[4] ; start/stop ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.909 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[4] ; clk        ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.857 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[3] ; start/stop ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.755 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[3] ; clk        ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.665 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[7] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.658 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7                     ; dataFromMemory[0] ; start/stop ;
; N/A                                     ; None                                                ; 19.655 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                          ; aluResult[7]      ; start/stop ;
; N/A                                     ; None                                                ; 19.633 ns  ; control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                           ; aluResult[7]      ; start/stop ;
; N/A                                     ; None                                                ; 19.620 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0                     ; dataFromMemory[2] ; start/stop ;
; N/A                                     ; None                                                ; 19.620 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1                     ; dataFromMemory[2] ; start/stop ;
; N/A                                     ; None                                                ; 19.620 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2                     ; dataFromMemory[2] ; start/stop ;
; N/A                                     ; None                                                ; 19.620 ns  ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3                     ; dataFromMemory[2] ; start/stop ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                            ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 16.213 ns       ; clk        ; ronCLk      ;
; N/A   ; None              ; 16.192 ns       ; start/stop ; ronCLk      ;
; N/A   ; None              ; 5.683 ns        ; start/stop ; changeState ;
; N/A   ; None              ; 5.618 ns        ; clk        ; changeState ;
; N/A   ; None              ; 5.402 ns        ; start/stop ; memoryClk   ;
; N/A   ; None              ; 5.214 ns        ; clk        ; memoryClk   ;
+-------+-------------------+-----------------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                        ; To Clock   ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A           ; None        ; 15.189 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A           ; None        ; 15.098 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A           ; None        ; 15.092 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A           ; None        ; 15.001 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A           ; None        ; 6.471 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A           ; None        ; 6.450 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A           ; None        ; 6.442 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A           ; None        ; 6.421 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A           ; None        ; 6.306 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A           ; None        ; 6.304 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A           ; None        ; 6.285 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A           ; None        ; 6.283 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A           ; None        ; 6.277 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A           ; None        ; 6.275 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A           ; None        ; 6.264 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A           ; None        ; 6.260 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A           ; None        ; 6.258 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A           ; None        ; 6.256 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A           ; None        ; 6.254 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A           ; None        ; 6.243 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A           ; None        ; 6.239 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A           ; None        ; 6.237 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A           ; None        ; 6.235 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A           ; None        ; 6.231 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A           ; None        ; 6.229 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A           ; None        ; 6.214 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A           ; None        ; 6.210 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A           ; None        ; 6.208 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A           ; None        ; 6.101 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A           ; None        ; 6.099 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A           ; None        ; 6.080 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A           ; None        ; 6.078 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A           ; None        ; 6.072 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A           ; None        ; 6.070 ns  ; start/stop ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A           ; None        ; 6.051 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A           ; None        ; 6.049 ns  ; clk        ; Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A           ; None        ; 5.588 ns  ; clk        ; control:inst8|inst4                                                                                       ; start/stop ;
; N/A           ; None        ; 5.523 ns  ; start/stop ; control:inst8|inst4                                                                                       ; start/stop ;
; N/A           ; None        ; 5.486 ns  ; clk        ; control:inst8|inst4                                                                                       ; clk        ;
; N/A           ; None        ; 5.421 ns  ; start/stop ; control:inst8|inst4                                                                                       ; clk        ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 22 18:07:34 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "start/stop" is an undefined clock
Warning: Found 77 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ALU:inst2|inst9~0" as buffer
    Info: Detected gated clock "ALU:inst2|inst9" as buffer
    Info: Detected gated clock "Ron:inst6|inst16" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst6" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst5" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst9" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst9" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst9" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|JMP:inst3|inst9" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst11" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst11" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst11" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|inst4" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|inst4" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|inst4" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|JMP:inst3|inst11" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|inst11" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst8" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst8" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst8" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|JMP:inst3|inst4" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|JMP:inst3|inst8" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|inst12" as buffer
    Info: Detected gated clock "Ron:inst6|inst12" as buffer
    Info: Detected gated clock "ALU:inst2|inst8" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|inst10" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "control:inst8|IPreg:inst|inst1" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|inst5" as buffer
    Info: Detected ripple clock "Ron:inst6|inst7" as buffer
    Info: Detected gated clock "control:inst8|inst16" as buffer
    Info: Detected gated clock "Ron:inst6|inst14" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8" as buffer
    Info: Detected gated clock "Ron:inst6|inst8" as buffer
    Info: Detected ripple clock "control:inst8|inst4" as buffer
    Info: Detected ripple clock "control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "memory:inst|inst2" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst8|inst14" as buffer
    Info: Detected gated clock "control:inst8|ClkRouter:inst15|inst12" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|inst1" as buffer
    Info: Detected ripple clock "control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst8|ClkRouter:inst15|inst4" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|inst4" as buffer
    Info: Detected gated clock "control:inst8|clkRouter1:inst3|inst13" as buffer
    Info: Detected gated clock "control:inst8|ClkRouter:inst15|inst8" as buffer
    Info: Detected ripple clock "control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "control:inst8|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst3" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst12" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5" as buffer
    Info: Detected gated clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8" as buffer
    Info: Detected ripple clock "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
Info: Clock "clk" has Internal fmax of 43.41 MHz between source register "control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]" and destination memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2" (period= 23.038 ns)
    Info: + Longest register to memory delay is 1.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 6; REG Node = 'control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(0.490 ns) + CELL(0.053 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'control:inst8|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 3: + IC(0.517 ns) + CELL(0.103 ns) = 1.163 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.156 ns ( 13.41 % )
        Info: Total interconnect delay = 1.007 ns ( 86.59 % )
    Info: - Smallest clock skew is -10.240 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 4.914 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
            Info: 2: + IC(1.193 ns) + CELL(0.053 ns) = 2.055 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 2; COMB Node = 'Ron:inst6|inst14'
            Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 2.497 ns; Loc. = LCCOMB_X22_Y19_N6; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 4: + IC(1.294 ns) + CELL(0.000 ns) = 3.791 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 5: + IC(0.642 ns) + CELL(0.481 ns) = 4.914 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2'
            Info: Total cell delay = 1.568 ns ( 31.91 % )
            Info: Total interconnect delay = 3.346 ns ( 68.09 % )
        Info: - Longest clock path from clock "clk" to source register is 15.154 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
            Info: 2: + IC(1.270 ns) + CELL(0.053 ns) = 2.132 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 3: + IC(0.310 ns) + CELL(0.712 ns) = 3.154 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 8; REG Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.469 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 5: + IC(0.532 ns) + CELL(0.154 ns) = 5.155 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 2; COMB Node = 'Ron:inst6|inst12'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 6.090 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 4; REG Node = 'Ron:inst6|inst7'
            Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 6.352 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'Ron:inst6|inst8'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 7.277 ns; Loc. = LCFF_X21_Y19_N3; Fanout = 9; REG Node = 'Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 9: + IC(0.366 ns) + CELL(0.357 ns) = 8.000 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'control:inst8|inst16'
            Info: 10: + IC(0.578 ns) + CELL(0.712 ns) = 9.290 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 3; REG Node = 'control:inst8|inst4'
            Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 9.905 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'control:inst8|inst14'
            Info: 12: + IC(0.213 ns) + CELL(0.712 ns) = 10.830 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 5; REG Node = 'control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.240 ns) + CELL(0.225 ns) = 11.295 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'control:inst8|clkRouter1:inst3|inst13'
            Info: 14: + IC(0.212 ns) + CELL(0.712 ns) = 12.219 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 6; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 15: + IC(1.663 ns) + CELL(0.000 ns) = 13.882 ns; Loc. = CLKCTRL_G7; Fanout = 10; COMB Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 16: + IC(0.654 ns) + CELL(0.618 ns) = 15.154 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 6; REG Node = 'control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 7.306 ns ( 48.21 % )
            Info: Total interconnect delay = 7.848 ns ( 51.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "start/stop" has Internal fmax of 43.73 MHz between source register "control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]" and destination memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2" (period= 22.866 ns)
    Info: + Longest register to memory delay is 1.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 6; REG Node = 'control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(0.490 ns) + CELL(0.053 ns) = 0.543 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'control:inst8|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 3: + IC(0.517 ns) + CELL(0.103 ns) = 1.163 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.156 ns ( 13.41 % )
        Info: Total interconnect delay = 1.007 ns ( 86.59 % )
    Info: - Smallest clock skew is -10.154 ns
        Info: + Shortest clock path from clock "start/stop" to destination memory is 5.102 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
            Info: 2: + IC(1.206 ns) + CELL(0.228 ns) = 2.243 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 2; COMB Node = 'Ron:inst6|inst14'
            Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 2.685 ns; Loc. = LCCOMB_X22_Y19_N6; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 4: + IC(1.294 ns) + CELL(0.000 ns) = 3.979 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 5: + IC(0.642 ns) + CELL(0.481 ns) = 5.102 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2'
            Info: Total cell delay = 1.743 ns ( 34.16 % )
            Info: Total interconnect delay = 3.359 ns ( 65.84 % )
        Info: - Longest clock path from clock "start/stop" to source register is 15.256 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
            Info: 2: + IC(1.200 ns) + CELL(0.225 ns) = 2.234 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 3: + IC(0.310 ns) + CELL(0.712 ns) = 3.256 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 8; REG Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.571 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 5: + IC(0.532 ns) + CELL(0.154 ns) = 5.257 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 2; COMB Node = 'Ron:inst6|inst12'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 6.192 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 4; REG Node = 'Ron:inst6|inst7'
            Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 6.454 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'Ron:inst6|inst8'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 7.379 ns; Loc. = LCFF_X21_Y19_N3; Fanout = 9; REG Node = 'Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 9: + IC(0.366 ns) + CELL(0.357 ns) = 8.102 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'control:inst8|inst16'
            Info: 10: + IC(0.578 ns) + CELL(0.712 ns) = 9.392 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 3; REG Node = 'control:inst8|inst4'
            Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 10.007 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'control:inst8|inst14'
            Info: 12: + IC(0.213 ns) + CELL(0.712 ns) = 10.932 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 5; REG Node = 'control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.240 ns) + CELL(0.225 ns) = 11.397 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'control:inst8|clkRouter1:inst3|inst13'
            Info: 14: + IC(0.212 ns) + CELL(0.712 ns) = 12.321 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 6; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 15: + IC(1.663 ns) + CELL(0.000 ns) = 13.984 ns; Loc. = CLKCTRL_G7; Fanout = 10; COMB Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 16: + IC(0.654 ns) + CELL(0.618 ns) = 15.256 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 6; REG Node = 'control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 7.478 ns ( 49.02 % )
            Info: Total interconnect delay = 7.778 ns ( 50.98 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" and destination pin or register "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" for clock "clk" (Hold time is 17.465 ns)
    Info: + Largest clock skew is 18.019 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.333 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
            Info: 2: + IC(1.270 ns) + CELL(0.053 ns) = 2.132 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 3: + IC(0.310 ns) + CELL(0.712 ns) = 3.154 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 8; REG Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.469 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 5: + IC(0.532 ns) + CELL(0.154 ns) = 5.155 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 2; COMB Node = 'Ron:inst6|inst12'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 6.090 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 4; REG Node = 'Ron:inst6|inst7'
            Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 6.352 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'Ron:inst6|inst8'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 7.277 ns; Loc. = LCFF_X21_Y19_N3; Fanout = 9; REG Node = 'Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 9: + IC(0.366 ns) + CELL(0.357 ns) = 8.000 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'control:inst8|inst16'
            Info: 10: + IC(0.578 ns) + CELL(0.712 ns) = 9.290 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 3; REG Node = 'control:inst8|inst4'
            Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 9.905 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'control:inst8|inst14'
            Info: 12: + IC(0.213 ns) + CELL(0.712 ns) = 10.830 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 5; REG Node = 'control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.240 ns) + CELL(0.225 ns) = 11.295 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'control:inst8|clkRouter1:inst3|inst13'
            Info: 14: + IC(0.212 ns) + CELL(0.712 ns) = 12.219 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 6; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 15: + IC(0.566 ns) + CELL(0.712 ns) = 13.497 ns; Loc. = LCFF_X22_Y22_N11; Fanout = 2; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 16: + IC(0.200 ns) + CELL(0.053 ns) = 13.750 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst12'
            Info: 17: + IC(0.224 ns) + CELL(0.712 ns) = 14.686 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 4; REG Node = 'control:inst8|ClkRouter:inst15|inst4'
            Info: 18: + IC(0.223 ns) + CELL(0.053 ns) = 14.962 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst8'
            Info: 19: + IC(0.304 ns) + CELL(0.712 ns) = 15.978 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 8; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 20: + IC(0.917 ns) + CELL(0.053 ns) = 16.948 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst3'
            Info: 21: + IC(0.311 ns) + CELL(0.712 ns) = 17.971 ns; Loc. = LCFF_X21_Y16_N25; Fanout = 2; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.564 ns) + CELL(0.154 ns) = 18.689 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst12'
            Info: 23: + IC(0.512 ns) + CELL(0.712 ns) = 19.913 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5'
            Info: 24: + IC(0.533 ns) + CELL(0.053 ns) = 20.499 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8'
            Info: 25: + IC(0.216 ns) + CELL(0.618 ns) = 21.333 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: Total cell delay = 11.232 ns ( 52.65 % )
            Info: Total interconnect delay = 10.101 ns ( 47.35 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
            Info: 2: + IC(1.517 ns) + CELL(0.154 ns) = 2.480 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8'
            Info: 3: + IC(0.216 ns) + CELL(0.618 ns) = 3.314 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.581 ns ( 47.71 % )
            Info: Total interconnect delay = 1.733 ns ( 52.29 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 1; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "start/stop" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" and destination pin or register "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" for clock "start/stop" (Hold time is 17.623 ns)
    Info: + Largest clock skew is 18.177 ns
        Info: + Longest clock path from clock "start/stop" to destination register is 21.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
            Info: 2: + IC(1.200 ns) + CELL(0.225 ns) = 2.234 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8'
            Info: 3: + IC(0.310 ns) + CELL(0.712 ns) = 3.256 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 8; REG Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.571 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 5: + IC(0.532 ns) + CELL(0.154 ns) = 5.257 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 2; COMB Node = 'Ron:inst6|inst12'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 6.192 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 4; REG Node = 'Ron:inst6|inst7'
            Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 6.454 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'Ron:inst6|inst8'
            Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 7.379 ns; Loc. = LCFF_X21_Y19_N3; Fanout = 9; REG Node = 'Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 9: + IC(0.366 ns) + CELL(0.357 ns) = 8.102 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'control:inst8|inst16'
            Info: 10: + IC(0.578 ns) + CELL(0.712 ns) = 9.392 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 3; REG Node = 'control:inst8|inst4'
            Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 10.007 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'control:inst8|inst14'
            Info: 12: + IC(0.213 ns) + CELL(0.712 ns) = 10.932 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 5; REG Node = 'control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.240 ns) + CELL(0.225 ns) = 11.397 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'control:inst8|clkRouter1:inst3|inst13'
            Info: 14: + IC(0.212 ns) + CELL(0.712 ns) = 12.321 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 6; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 15: + IC(0.566 ns) + CELL(0.712 ns) = 13.599 ns; Loc. = LCFF_X22_Y22_N11; Fanout = 2; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 16: + IC(0.200 ns) + CELL(0.053 ns) = 13.852 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst12'
            Info: 17: + IC(0.224 ns) + CELL(0.712 ns) = 14.788 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 4; REG Node = 'control:inst8|ClkRouter:inst15|inst4'
            Info: 18: + IC(0.223 ns) + CELL(0.053 ns) = 15.064 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst8'
            Info: 19: + IC(0.304 ns) + CELL(0.712 ns) = 16.080 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 8; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 20: + IC(0.917 ns) + CELL(0.053 ns) = 17.050 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst3'
            Info: 21: + IC(0.311 ns) + CELL(0.712 ns) = 18.073 ns; Loc. = LCFF_X21_Y16_N25; Fanout = 2; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 22: + IC(0.564 ns) + CELL(0.154 ns) = 18.791 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst12'
            Info: 23: + IC(0.512 ns) + CELL(0.712 ns) = 20.015 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5'
            Info: 24: + IC(0.533 ns) + CELL(0.053 ns) = 20.601 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8'
            Info: 25: + IC(0.216 ns) + CELL(0.618 ns) = 21.435 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: Total cell delay = 11.404 ns ( 53.20 % )
            Info: Total interconnect delay = 10.031 ns ( 46.80 % )
        Info: - Shortest clock path from clock "start/stop" to source register is 3.258 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
            Info: 2: + IC(1.343 ns) + CELL(0.272 ns) = 2.424 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8'
            Info: 3: + IC(0.216 ns) + CELL(0.618 ns) = 3.258 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.699 ns ( 52.15 % )
            Info: Total interconnect delay = 1.559 ns ( 47.85 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 1; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]" (data pin = "clk", clock pin = "start/stop") is 2.131 ns
    Info: + Longest pin to register delay is 13.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
        Info: 2: + IC(11.300 ns) + CELL(0.366 ns) = 12.475 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 10; COMB Node = 'ALU:inst2|inst9'
        Info: 3: + IC(0.611 ns) + CELL(0.366 ns) = 13.452 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 1; COMB Node = 'Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 13.607 ns; Loc. = LCFF_X26_Y7_N27; Fanout = 1; REG Node = 'Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
        Info: Total cell delay = 1.696 ns ( 12.46 % )
        Info: Total interconnect delay = 11.911 ns ( 87.54 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "start/stop" to destination register is 11.566 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
        Info: 2: + IC(1.210 ns) + CELL(0.154 ns) = 2.173 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 3; COMB Node = 'ALU:inst2|incs:inst|inst8'
        Info: 3: + IC(0.573 ns) + CELL(0.712 ns) = 3.458 ns; Loc. = LCFF_X22_Y12_N5; Fanout = 8; REG Node = 'ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]'
        Info: 4: + IC(1.141 ns) + CELL(0.225 ns) = 4.824 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 10; COMB Node = 'ALU:inst2|inst9'
        Info: 5: + IC(5.470 ns) + CELL(0.000 ns) = 10.294 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'ALU:inst2|inst9~clkctrl'
        Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 11.566 ns; Loc. = LCFF_X26_Y7_N27; Fanout = 1; REG Node = 'Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]'
        Info: Total cell delay = 2.518 ns ( 21.77 % )
        Info: Total interconnect delay = 9.048 ns ( 78.23 % )
Info: tco from clock "start/stop" to destination pin "changeState" through register "control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" is 26.054 ns
    Info: + Longest clock path from clock "start/stop" to source register is 21.435 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
        Info: 2: + IC(1.200 ns) + CELL(0.225 ns) = 2.234 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|inst8'
        Info: 3: + IC(0.310 ns) + CELL(0.712 ns) = 3.256 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 8; REG Node = 'control:inst8|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.571 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'Ron:inst6|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 5: + IC(0.532 ns) + CELL(0.154 ns) = 5.257 ns; Loc. = LCCOMB_X21_Y19_N22; Fanout = 2; COMB Node = 'Ron:inst6|inst12'
        Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 6.192 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 4; REG Node = 'Ron:inst6|inst7'
        Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 6.454 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 2; COMB Node = 'Ron:inst6|inst8'
        Info: 8: + IC(0.213 ns) + CELL(0.712 ns) = 7.379 ns; Loc. = LCFF_X21_Y19_N3; Fanout = 9; REG Node = 'Ron:inst6|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
        Info: 9: + IC(0.366 ns) + CELL(0.357 ns) = 8.102 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'control:inst8|inst16'
        Info: 10: + IC(0.578 ns) + CELL(0.712 ns) = 9.392 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 3; REG Node = 'control:inst8|inst4'
        Info: 11: + IC(0.562 ns) + CELL(0.053 ns) = 10.007 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'control:inst8|inst14'
        Info: 12: + IC(0.213 ns) + CELL(0.712 ns) = 10.932 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 5; REG Node = 'control:inst8|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
        Info: 13: + IC(0.240 ns) + CELL(0.225 ns) = 11.397 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 1; COMB Node = 'control:inst8|clkRouter1:inst3|inst13'
        Info: 14: + IC(0.212 ns) + CELL(0.712 ns) = 12.321 ns; Loc. = LCFF_X22_Y19_N3; Fanout = 6; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: 15: + IC(0.566 ns) + CELL(0.712 ns) = 13.599 ns; Loc. = LCFF_X22_Y22_N11; Fanout = 2; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 16: + IC(0.200 ns) + CELL(0.053 ns) = 13.852 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst12'
        Info: 17: + IC(0.224 ns) + CELL(0.712 ns) = 14.788 ns; Loc. = LCFF_X22_Y22_N21; Fanout = 4; REG Node = 'control:inst8|ClkRouter:inst15|inst4'
        Info: 18: + IC(0.223 ns) + CELL(0.053 ns) = 15.064 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'control:inst8|ClkRouter:inst15|inst8'
        Info: 19: + IC(0.304 ns) + CELL(0.712 ns) = 16.080 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 8; REG Node = 'control:inst8|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 20: + IC(0.917 ns) + CELL(0.053 ns) = 17.050 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst3'
        Info: 21: + IC(0.311 ns) + CELL(0.712 ns) = 18.073 ns; Loc. = LCFF_X21_Y16_N25; Fanout = 2; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 22: + IC(0.564 ns) + CELL(0.154 ns) = 18.791 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst12'
        Info: 23: + IC(0.512 ns) + CELL(0.712 ns) = 20.015 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst5'
        Info: 24: + IC(0.533 ns) + CELL(0.053 ns) = 20.601 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|inst8'
        Info: 25: + IC(0.216 ns) + CELL(0.618 ns) = 21.435 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: Total cell delay = 11.404 ns ( 53.20 % )
        Info: Total interconnect delay = 10.031 ns ( 46.80 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N17; Fanout = 10; REG Node = 'control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 2: + IC(0.835 ns) + CELL(0.378 ns) = 1.213 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'control:inst8|CommandDecoder:inst1|inst10'
        Info: 3: + IC(1.360 ns) + CELL(1.952 ns) = 4.525 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'changeState'
        Info: Total cell delay = 2.330 ns ( 51.49 % )
        Info: Total interconnect delay = 2.195 ns ( 48.51 % )
Info: Longest tpd from source pin "clk" to destination pin "ronCLk" is 16.213 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
    Info: 2: + IC(11.300 ns) + CELL(0.366 ns) = 12.475 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 10; COMB Node = 'ALU:inst2|inst9'
    Info: 3: + IC(1.614 ns) + CELL(2.124 ns) = 16.213 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'ronCLk'
    Info: Total cell delay = 3.299 ns ( 20.35 % )
    Info: Total interconnect delay = 12.914 ns ( 79.65 % )
Info: th for register "ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]" (data pin = "start/stop", clock pin = "clk") is 15.189 ns
    Info: + Longest clock path from clock "clk" to destination register is 21.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 14; CLK Node = 'clk'
        Info: 2: + IC(1.189 ns) + CELL(0.272 ns) = 2.270 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 3; COMB Node = 'ALU:inst2|incs:inst|inst8'
        Info: 3: + IC(0.573 ns) + CELL(0.712 ns) = 3.555 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 9; REG Node = 'ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]'
        Info: 4: + IC(8.969 ns) + CELL(0.346 ns) = 12.870 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'ALU:inst2|incs:inst|inst5'
        Info: 5: + IC(7.188 ns) + CELL(0.000 ns) = 20.058 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst2|incs:inst|inst5~clkctrl'
        Info: 6: + IC(0.648 ns) + CELL(0.618 ns) = 21.324 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 2; REG Node = 'ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]'
        Info: Total cell delay = 2.757 ns ( 12.93 % )
        Info: Total interconnect delay = 18.567 ns ( 87.07 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 14; CLK Node = 'start/stop'
        Info: 2: + IC(4.706 ns) + CELL(0.053 ns) = 5.568 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 8; COMB Node = 'ALU:inst2|incs:inst|inst6'
        Info: 3: + IC(0.213 ns) + CELL(0.503 ns) = 6.284 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 2; REG Node = 'ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.365 ns ( 21.72 % )
        Info: Total interconnect delay = 4.919 ns ( 78.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Tue Oct 22 18:07:36 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


