 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline
Version: D-2010.03-SP5
Date   : Thu Mar 17 22:40:27 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8459/Z (MUX2_X1)                        0.13       0.52 f
  U8458/ZN (INV_X1)                        0.03       0.55 r
  mem_wb/aluRes_q_reg[21]/D (DFF_X2)       0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[21]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         3.75


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8307/Z (MUX2_X1)                        0.13       0.52 f
  U8306/ZN (INV_X1)                        0.03       0.55 r
  mem_wb/aluRes_q_reg[3]/D (DFF_X2)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[3]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         3.75


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8044/Z (MUX2_X1)                        0.13       0.49 f
  U8043/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[15]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[15]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8046/Z (MUX2_X1)                        0.13       0.49 f
  U8045/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[16]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[16]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8048/Z (MUX2_X1)                        0.13       0.49 f
  U8047/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[20]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[20]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8050/Z (MUX2_X1)                        0.13       0.49 f
  U8049/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[23]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[23]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8053/Z (MUX2_X1)                        0.13       0.49 f
  U8052/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[26]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[26]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8036/Z (MUX2_X1)                        0.13       0.49 f
  U8035/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[1]/D (DFF_X2)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[1]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8038/Z (MUX2_X1)                        0.13       0.49 f
  U8037/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[7]/D (DFF_X2)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[7]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8042/Z (MUX2_X1)                        0.13       0.49 f
  U8041/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[13]/D (DFF_X2)       0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[13]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5245/ZN (INV_X4)                        0.08       0.36 r
  U8034/Z (MUX2_X1)                        0.13       0.49 f
  U8033/ZN (INV_X1)                        0.03       0.53 r
  mem_wb/aluRes_q_reg[0]/D (DFF_X2)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[0]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7762/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[1]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[1]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7751/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[2]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[2]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7747/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[4]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[4]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7745/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[6]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[6]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7743/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[8]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[8]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7763/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[19]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[19]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7761/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[20]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[20]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7760/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[21]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[21]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7759/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[22]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[22]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7758/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[23]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[23]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7757/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[24]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[24]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7756/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[25]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[25]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7755/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[26]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[26]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7754/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[27]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[27]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7753/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[28]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[28]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5400/ZN (INV_X4)                                       0.11       0.38 r
  U7749/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/memRdData_q_reg[31]/D (DFF_X2)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[31]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8327/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[5]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[5]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8342/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[7]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[7]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8357/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[9]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[9]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8372/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[11]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[11]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8421/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[22]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[22]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8417/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[24]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[24]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8313/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[3]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[3]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8320/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[4]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[4]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8335/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[6]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[6]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5243/ZN (INV_X4)                        0.11       0.38 r
  U8350/Z (MUX2_X1)                        0.14       0.52 f
  mem_wb/reg31Val_q_reg[8]/D (DFF_X2)      0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[8]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8365/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[10]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[10]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8380/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[12]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[12]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8419/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[23]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[23]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5243/ZN (INV_X4)                                       0.11       0.38 r
  U8428/Z (MUX2_X1)                                       0.14       0.52 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8055/Z (MUX2_X1)                        0.13       0.49 f
  U8054/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[28]/D (DFF_X2)       0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[28]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8181/Z (MUX2_X1)                        0.13       0.49 f
  U8180/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[19]/D (DFF_X2)       0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[19]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8152/Z (MUX2_X1)                        0.13       0.49 f
  U8151/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[22]/D (DFF_X2)       0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[22]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8244/Z (MUX2_X1)                        0.13       0.49 f
  U8243/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[2]/D (DFF_X2)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[2]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8253/Z (MUX2_X1)                        0.13       0.49 f
  U8252/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[5]/D (DFF_X2)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[5]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8259/Z (MUX2_X1)                        0.13       0.49 f
  U8258/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[6]/D (DFF_X2)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[6]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8269/Z (MUX2_X1)                        0.13       0.49 f
  U8268/ZN (INV_X1)                        0.03       0.52 r
  mem_wb/aluRes_q_reg[14]/D (DFF_X2)       0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[14]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.04       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7773/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[0]/D (DFF_X2)                    0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[0]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7772/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[10]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[10]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7771/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[11]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[11]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7770/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[12]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[12]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7769/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[13]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[13]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7768/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[14]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[14]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7767/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[15]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[15]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7766/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[16]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[16]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7765/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[17]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[17]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5245/ZN (INV_X4)                                       0.08       0.36 r
  U7764/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/memRdData_q_reg[18]/D (DFF_X2)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[18]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8051/Z (MUX2_X1)                        0.14       0.50 f
  mem_wb/aluRes_q_reg[24]/D (DFF_X2)       0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[24]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8039/Z (MUX2_X1)                        0.14       0.50 f
  mem_wb/aluRes_q_reg[10]/D (DFF_X2)       0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[10]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5244/ZN (INV_X4)                        0.08       0.36 r
  U8040/Z (MUX2_X1)                        0.14       0.50 f
  mem_wb/aluRes_q_reg[11]/D (DFF_X2)       0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[11]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U5244/ZN (INV_X4)                                       0.08       0.36 r
  U8415/Z (MUX2_X1)                                       0.14       0.50 f
  mem_wb/reg31Val_q_reg[25]/D (DFF_X2)                    0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[25]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/fp_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U5245/ZN (INV_X4)                        0.08       0.36 r
  U6725/Z (MUX2_X2)                        0.14       0.50 f
  mem_wb/fp_q_reg/D (DFF_X2)               0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/fp_q_reg/CK (DFF_X2)              0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8170/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[29]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[29]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8247/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/reg31Val_q_reg[2]/D (DFF_X2)      0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[2]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8160/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[17]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[17]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8173/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[18]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[18]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8172/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[25]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[25]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8174/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[27]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[27]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8056/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[30]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[30]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8057/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[31]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[31]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4758/ZN (INV_X4)                        0.08       0.35 r
  U8179/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[4]/D (DFF_X2)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[4]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8169/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[12]/D (DFF_X2)       0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[12]/CK (DFF_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/link_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8068/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/link_q_reg/D (DFF_X2)             0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/link_q_reg/CK (DFF_X2)            0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8070/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/memRd_q_reg/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/memRd_q_reg/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8063/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/rd_q_reg[0]/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/rd_q_reg[0]/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8064/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/rd_q_reg[1]/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/rd_q_reg[1]/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8065/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/rd_q_reg[2]/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/rd_q_reg[2]/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8067/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/rd_q_reg[3]/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/rd_q_reg[3]/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/rd_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8066/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/rd_q_reg[4]/D (DFF_X2)            0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/rd_q_reg[4]/CK (DFF_X2)           0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8150/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/reg31Val_q_reg[1]/D (DFF_X2)      0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[1]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U4758/ZN (INV_X4)                                       0.08       0.35 r
  U8299/Z (MUX2_X1)                                       0.14       0.49 f
  mem_wb/reg31Val_q_reg[28]/D (DFF_X2)                    0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[28]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8171/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[8]/D (DFF_X2)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[8]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8154/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/aluRes_q_reg[9]/D (DFF_X2)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/aluRes_q_reg[9]/CK (DFF_X2)       0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8059/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/dSize_q_reg[0]/D (DFF_X2)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/dSize_q_reg[0]/CK (DFF_X2)        0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/dSize_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4761/ZN (INV_X4)                        0.08       0.35 r
  U8062/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/dSize_q_reg[1]/D (DFF_X2)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/dSize_q_reg[1]/CK (DFF_X2)        0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rst (in)                                 0.00       0.00 r
  U4800/ZN (INV_X4)                        0.02       0.02 f
  U4902/ZN (INV_X4)                        0.06       0.09 r
  U5429/ZN (NAND2_X2)                      0.03       0.12 f
  U5399/ZN (INV_X4)                        0.11       0.23 r
  U5055/ZN (INV_X4)                        0.05       0.28 f
  U4760/ZN (INV_X4)                        0.08       0.35 r
  U8105/Z (MUX2_X1)                        0.14       0.49 f
  mem_wb/reg31Val_q_reg[0]/D (DFF_X2)      0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  mem_wb/reg31Val_q_reg[0]/CK (DFF_X2)     0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U4758/ZN (INV_X4)                                       0.08       0.35 r
  U8297/Z (MUX2_X1)                                       0.14       0.49 f
  mem_wb/reg31Val_q_reg[29]/D (DFF_X2)                    0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[29]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U5055/ZN (INV_X4)                                       0.05       0.28 f
  U4758/ZN (INV_X4)                                       0.08       0.35 r
  U8237/Z (MUX2_X1)                                       0.14       0.49 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7748/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[3]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[3]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7746/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[5]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[5]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7744/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[7]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[7]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7742/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[9]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[9]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7752/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[29]/D (DFF_X2)                   0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[29]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/memRdData_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U7750/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/memRdData_q_reg[30]/D (DFF_X2)                   0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/memRdData_q_reg[30]/CK (DFF_X2)                  0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U8387/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/reg31Val_q_reg[13]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[13]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U8407/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/reg31Val_q_reg[15]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[15]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U8401/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/reg31Val_q_reg[18]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[18]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U8397/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/reg31Val_q_reg[20]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[20]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: rst (input port clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst (in)                                                0.00       0.00 r
  U4800/ZN (INV_X4)                                       0.02       0.02 f
  U4902/ZN (INV_X4)                                       0.06       0.09 r
  U5429/ZN (NAND2_X2)                                     0.03       0.12 f
  U5399/ZN (INV_X4)                                       0.11       0.23 r
  U8413/Z (MUX2_X1)                                       0.14       0.36 f
  mem_wb/reg31Val_q_reg[26]/D (DFF_X2)                    0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[26]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8623/ZN (INV_X1)                        0.02       2.88 f
  U8622/ZN (OAI22_X1)                      0.08       2.97 r
  U8620/Z (XOR2_X1)                        0.10       3.07 r
  U6483/ZN (OAI221_X2)                     0.04       3.11 f
  iAddr[31] (out)                          0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8624/Z (XOR2_X1)                        0.11       2.96 r
  U6379/ZN (OAI211_X2)                     0.04       3.01 f
  iAddr[30] (out)                          0.00       3.01 f
  data arrival time                                   3.01

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8629/ZN (XNOR2_X1)                      0.08       2.83 f
  U6374/ZN (OAI211_X2)                     0.07       2.89 r
  iAddr[29] (out)                          0.00       2.89 r
  data arrival time                                   2.89

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                         1.45


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8632/ZN (XNOR2_X1)                      0.08       2.77 r
  U6369/ZN (OAI211_X2)                     0.04       2.80 f
  iAddr[28] (out)                          0.00       2.81 f
  data arrival time                                   2.81

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.81
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8635/ZN (XNOR2_X1)                      0.08       2.65 f
  U6363/ZN (OAI211_X2)                     0.07       2.72 r
  iAddr[27] (out)                          0.00       2.72 r
  data arrival time                                   2.72

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.72
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8638/ZN (XNOR2_X1)                      0.08       2.59 r
  U6358/ZN (OAI211_X2)                     0.04       2.63 f
  iAddr[26] (out)                          0.00       2.63 f
  data arrival time                                   2.63

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         1.72


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8641/ZN (XNOR2_X1)                      0.08       2.47 f
  U6353/ZN (OAI211_X2)                     0.07       2.54 r
  iAddr[25] (out)                          0.00       2.54 r
  data arrival time                                   2.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8644/ZN (XNOR2_X1)                      0.08       2.41 r
  U6348/ZN (OAI211_X2)                     0.04       2.45 f
  iAddr[24] (out)                          0.00       2.45 f
  data arrival time                                   2.45

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8647/ZN (XNOR2_X1)                      0.08       2.30 f
  U6341/ZN (OAI211_X2)                     0.07       2.36 r
  iAddr[23] (out)                          0.00       2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         1.98


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8650/ZN (XNOR2_X1)                      0.08       2.23 r
  U6338/ZN (OAI211_X2)                     0.04       2.27 f
  iAddr[22] (out)                          0.00       2.27 f
  data arrival time                                   2.27

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         2.07


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8653/ZN (XNOR2_X1)                      0.08       2.12 f
  U6333/ZN (OAI211_X2)                     0.07       2.19 r
  iAddr[21] (out)                          0.00       2.19 r
  data arrival time                                   2.19

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8656/ZN (XNOR2_X1)                      0.08       2.06 r
  U6328/ZN (OAI211_X2)                     0.04       2.10 f
  iAddr[20] (out)                          0.00       2.10 f
  data arrival time                                   2.10

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         2.25


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8659/ZN (XNOR2_X1)                      0.08       1.94 f
  U6322/ZN (OAI211_X2)                     0.07       2.01 r
  iAddr[19] (out)                          0.00       2.01 r
  data arrival time                                   2.01

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8662/ZN (XNOR2_X1)                      0.08       1.88 r
  U6315/ZN (OAI211_X2)                     0.04       1.92 f
  iAddr[18] (out)                          0.00       1.92 f
  data arrival time                                   1.92

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         2.43


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8666/Z (XOR2_X1)                        0.11       1.78 r
  U6312/ZN (OAI211_X2)                     0.04       1.82 f
  iAddr[17] (out)                          0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         2.53


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8669/ZN (XNOR2_X1)                      0.08       1.64 f
  U6305/ZN (OAI211_X2)                     0.07       1.71 r
  iAddr[16] (out)                          0.00       1.71 r
  data arrival time                                   1.71

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         2.64


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8672/ZN (XNOR2_X1)                      0.08       1.58 r
  U6302/ZN (OAI211_X2)                     0.04       1.62 f
  iAddr[15] (out)                          0.00       1.62 f
  data arrival time                                   1.62

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         2.73


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8675/ZN (XNOR2_X1)                      0.08       1.47 f
  U6295/ZN (OAI211_X2)                     0.07       1.53 r
  iAddr[14] (out)                          0.00       1.53 r
  data arrival time                                   1.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         2.81


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8678/ZN (XNOR2_X1)                      0.08       1.40 r
  U6292/ZN (OAI211_X2)                     0.04       1.44 f
  iAddr[13] (out)                          0.00       1.44 f
  data arrival time                                   1.44

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         2.90


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8681/ZN (XNOR2_X1)                      0.08       1.29 f
  U6285/ZN (OAI211_X2)                     0.07       1.36 r
  iAddr[12] (out)                          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                         2.99


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8684/ZN (XNOR2_X1)                      0.08       1.23 r
  U6282/ZN (OAI211_X2)                     0.04       1.26 f
  iAddr[11] (out)                          0.00       1.26 f
  data arrival time                                   1.26

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         3.08


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8687/ZN (XNOR2_X1)                      0.08       1.11 f
  U6275/ZN (OAI211_X2)                     0.07       1.18 r
  iAddr[10] (out)                          0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         3.17


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8613/ZN (XNOR2_X1)                      0.08       1.05 r
  U6272/ZN (OAI211_X2)                     0.04       1.09 f
  iAddr[9] (out)                           0.00       1.09 f
  data arrival time                                   1.09

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         3.26


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8614/ZN (XNOR2_X1)                      0.08       0.93 f
  U6265/ZN (OAI211_X2)                     0.07       1.00 r
  iAddr[8] (out)                           0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         3.34


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8615/ZN (XNOR2_X1)                      0.08       0.87 r
  U6262/ZN (OAI211_X2)                     0.04       0.91 f
  iAddr[7] (out)                           0.00       0.91 f
  data arrival time                                   0.91

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         3.44


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8616/ZN (XNOR2_X1)                      0.08       0.76 f
  U6252/ZN (OAI211_X2)                     0.07       0.83 r
  iAddr[6] (out)                           0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         3.52


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U8781/ZN (NOR2_X1)                       0.10       0.32 r
  U8780/ZN (AND2_X1)                       0.07       0.39 r
  U8779/ZN (NAND2_X1)                      0.06       0.45 f
  U8778/ZN (INV_X1)                        0.07       0.52 r
  U8777/ZN (NAND2_X1)                      0.06       0.57 f
  U8776/ZN (INV_X1)                        0.07       0.64 r
  U8773/ZN (NOR2_X1)                       0.04       0.68 f
  U8772/ZN (INV_X1)                        0.06       0.74 r
  rs2[1] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U8781/ZN (NOR2_X1)                       0.10       0.32 r
  U8780/ZN (AND2_X1)                       0.07       0.39 r
  U8779/ZN (NAND2_X1)                      0.06       0.45 f
  U8778/ZN (INV_X1)                        0.07       0.52 r
  U8777/ZN (NAND2_X1)                      0.06       0.57 f
  U8776/ZN (INV_X1)                        0.07       0.64 r
  U8775/ZN (NOR2_X1)                       0.04       0.68 f
  U8774/ZN (INV_X1)                        0.06       0.74 r
  rs2[0] (out)                             0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8617/ZN (XNOR2_X1)                      0.08       0.69 r
  U6249/ZN (OAI211_X2)                     0.04       0.73 f
  iAddr[5] (out)                           0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5475/ZN (NAND2_X2)                      0.02       0.59 f
  U5476/ZN (NAND4_X2)                      0.10       0.69 r
  regWrData[10] (out)                      0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5443/ZN (NAND2_X2)                      0.02       0.59 f
  U5444/ZN (NAND4_X2)                      0.10       0.69 r
  regWrData[11] (out)                      0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5453/ZN (NAND2_X2)                      0.02       0.59 f
  U5454/ZN (NAND4_X2)                      0.10       0.69 r
  regWrData[12] (out)                      0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5460/ZN (NAND2_X2)                      0.02       0.59 f
  U5461/ZN (NAND4_X2)                      0.10       0.69 r
  regWrData[13] (out)                      0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5468/ZN (NAND2_X2)                      0.02       0.59 f
  U5469/ZN (NAND4_X2)                      0.10       0.69 r
  regWrData[14] (out)                      0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5534/ZN (NAND2_X2)                      0.02       0.59 f
  U5535/ZN (OAI211_X2)                     0.10       0.69 r
  regWrData[8] (out)                       0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5532/ZN (NAND2_X2)                      0.02       0.59 f
  U5533/ZN (OAI211_X2)                     0.10       0.69 r
  regWrData[9] (out)                       0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5480/ZN (NAND2_X2)                      0.02       0.59 f
  U4351/ZN (NAND3_X2)                      0.09       0.68 r
  regWrData[0] (out)                       0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5483/ZN (NAND2_X2)                      0.02       0.59 f
  U4354/ZN (NAND3_X2)                      0.09       0.68 r
  regWrData[1] (out)                       0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5522/ZN (NAND2_X2)                      0.02       0.59 f
  U5523/ZN (OAI211_X2)                     0.09       0.68 r
  regWrData[15] (out)                      0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U6237/ZN (NAND2_X2)                      0.05       0.41 f
  U5392/ZN (INV_X4)                        0.16       0.58 r
  U6241/ZN (NAND2_X2)                      0.02       0.60 f
  U6243/ZN (OAI211_X2)                     0.08       0.67 r
  iAddr[2] (out)                           0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5481/ZN (NAND2_X2)                      0.02       0.59 f
  U4356/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[2] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5614/ZN (NAND2_X2)                      0.02       0.59 f
  U4878/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[3] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5649/ZN (NAND2_X2)                      0.02       0.59 f
  U4358/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[4] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5508/ZN (NAND2_X2)                      0.02       0.59 f
  U4360/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[5] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5504/ZN (NAND2_X2)                      0.02       0.59 f
  U4362/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[6] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5512/ZN (NAND2_X2)                      0.02       0.59 f
  U4364/ZN (NAND3_X2)                      0.08       0.67 r
  regWrData[7] (out)                       0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U6237/ZN (NAND2_X2)                      0.05       0.41 f
  U5392/ZN (INV_X4)                        0.16       0.58 r
  U6238/ZN (NAND2_X2)                      0.02       0.60 f
  U6240/ZN (OAI211_X2)                     0.07       0.66 r
  iAddr[3] (out)                           0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U6237/ZN (NAND2_X2)                      0.05       0.41 f
  U5392/ZN (INV_X4)                        0.16       0.58 r
  U6244/ZN (NAND2_X2)                      0.02       0.60 f
  U6246/ZN (OAI211_X2)                     0.06       0.66 r
  iAddr[4] (out)                           0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U8781/ZN (NOR2_X1)                       0.10       0.32 r
  U8780/ZN (AND2_X1)                       0.07       0.39 r
  U8779/ZN (NAND2_X1)                      0.06       0.45 f
  U8778/ZN (INV_X1)                        0.07       0.52 r
  U8777/ZN (NAND2_X1)                      0.06       0.57 f
  U8771/ZN (NAND2_X1)                      0.07       0.65 r
  rs2[2] (out)                             0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U8781/ZN (NOR2_X1)                       0.10       0.32 r
  U8780/ZN (AND2_X1)                       0.07       0.39 r
  U8779/ZN (NAND2_X1)                      0.06       0.45 f
  U8778/ZN (INV_X1)                        0.07       0.52 r
  U8777/ZN (NAND2_X1)                      0.06       0.57 f
  U8770/ZN (NAND2_X1)                      0.07       0.65 r
  rs2[3] (out)                             0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: if_id/instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs2[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  if_id/instr_q_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  if_id/instr_q_reg[29]/Q (DFFR_X1)        0.22       0.22 f
  U8781/ZN (NOR2_X1)                       0.10       0.32 r
  U8780/ZN (AND2_X1)                       0.07       0.39 r
  U8779/ZN (NAND2_X1)                      0.06       0.45 f
  U8778/ZN (INV_X1)                        0.07       0.52 r
  U8777/ZN (NAND2_X1)                      0.06       0.57 f
  U8769/ZN (NAND2_X1)                      0.07       0.65 r
  rs2[4] (out)                             0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U6236/ZN (NAND2_X2)                      0.08       0.45 f
  U6713/ZN (OAI22_X2)                      0.08       0.53 r
  U7413/ZN (INV_X4)                        0.02       0.55 f
  U4899/ZN (OAI21_X2)                      0.04       0.59 r
  iAddr[1] (out)                           0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         3.76


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iAddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U6236/ZN (NAND2_X2)                      0.08       0.45 f
  U6715/ZN (OAI22_X2)                      0.08       0.53 r
  U7445/ZN (INV_X4)                        0.02       0.55 f
  U4898/ZN (OAI21_X2)                      0.04       0.59 r
  iAddr[0] (out)                           0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         3.76


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5258/ZN (OR2_X4)                        0.08       0.49 f
  U4886/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[16] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5261/ZN (OR2_X4)                        0.08       0.49 f
  U4887/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[17] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5259/ZN (OR2_X4)                        0.08       0.49 f
  U4894/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[24] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5262/ZN (OR2_X4)                        0.08       0.49 f
  U4895/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[25] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5297/ZN (OR2_X4)                        0.08       0.49 f
  U4369/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[31] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5292/ZN (OR2_X4)                        0.08       0.49 f
  U4890/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[20] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5310/ZN (NAND3_X2)                      0.05       0.29 f
  U5311/ZN (INV_X4)                        0.06       0.35 r
  U5060/ZN (INV_X4)                        0.06       0.41 f
  U5293/ZN (OR2_X4)                        0.08       0.49 f
  U4891/ZN (NAND3_X2)                      0.07       0.56 r
  regWrData[21] (out)                      0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5496/ZN (NAND2_X2)                      0.02       0.47 f
  U4367/ZN (NAND3_X2)                      0.07       0.54 r
  regWrData[28] (out)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5519/ZN (NAND2_X2)                      0.02       0.47 f
  U4368/ZN (NAND3_X2)                      0.07       0.54 r
  regWrData[30] (out)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5537/ZN (NAND2_X2)                      0.02       0.47 f
  U4896/ZN (NAND3_X2)                      0.07       0.54 r
  regWrData[27] (out)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5601/ZN (NAND2_X2)                      0.02       0.47 f
  U4893/ZN (NAND3_X2)                      0.06       0.54 r
  regWrData[23] (out)                      0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5685/ZN (NAND2_X2)                      0.02       0.47 f
  U4888/ZN (NAND3_X2)                      0.06       0.53 r
  regWrData[18] (out)                      0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5540/ZN (NAND2_X2)                      0.02       0.47 f
  U4889/ZN (NAND3_X2)                      0.06       0.53 r
  regWrData[19] (out)                      0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5283/ZN (INV_X4)                        0.09       0.45 r
  U5576/ZN (NAND2_X2)                      0.02       0.47 f
  U4892/ZN (NAND3_X2)                      0.06       0.53 r
  regWrData[22] (out)                      0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5440/ZN (INV_X4)                        0.07       0.43 r
  U5498/ZN (NAND2_X2)                      0.02       0.45 f
  U4366/ZN (NAND3_X2)                      0.07       0.52 r
  regWrData[26] (out)                      0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.83


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5439/ZN (NAND2_X2)                      0.05       0.36 f
  U5440/ZN (INV_X4)                        0.07       0.43 r
  U5492/ZN (NAND2_X2)                      0.02       0.45 f
  U4897/ZN (NAND3_X2)                      0.07       0.52 r
  regWrData[29] (out)                      0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  output external delay                    0.00       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         3.83


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8612/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[0] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8601/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[1] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8590/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[2] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8587/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[3] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8586/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[4] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8585/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[5] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8584/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[6] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8583/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[7] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8582/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[8] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8581/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[9] (out)                                      0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8611/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[10] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8610/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[11] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8609/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[12] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8608/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[13] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8607/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[14] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8606/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[15] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8605/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[16] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8604/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[17] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8603/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[18] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8602/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[19] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8600/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[20] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8599/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[21] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8598/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[22] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8597/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[23] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8596/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[24] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8595/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[25] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8594/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[26] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8593/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[27] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8592/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[28] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5051/ZN (INV_X4)                                       0.07       0.32 r
  U8591/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[29] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: ex_mem/memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/memWrData_sel_q_reg[0]/CK (DFFR_X1)              0.00       0.00 r
  ex_mem/memWrData_sel_q_reg[0]/Q (DFFR_X1)               0.18       0.18 f
  U5006/ZN (AND2_X4)                                      0.07       0.25 f
  U5050/ZN (INV_X4)                                       0.07       0.32 r
  U8589/ZN (OAI222_X1)                                    0.06       0.38 f
  memWrData[30] (out)                                     0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  output external delay                                   0.00       4.35
  data required time                                                 4.35
  --------------------------------------------------------------------------
  data required time                                                 4.35
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.97


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)                          0.19       0.19 f
  U5434/ZN (NAND2_X2)                                     0.05       0.24 r
  U5438/ZN (INV_X4)                                       0.01       0.25 f
  U5272/ZN (NOR3_X2)                                      0.05       0.30 r
  U5442/ZN (INV_X4)                                       0.02       0.32 f
  U5271/ZN (NOR3_X2)                                      0.25       0.57 r
  U5480/ZN (NAND2_X2)                                     0.02       0.59 f
  U4351/ZN (NAND3_X2)                                     0.09       0.68 r
  U5611/ZN (NAND2_X2)                                     0.02       0.70 f
  U5328/ZN (NAND3_X2)                                     0.14       0.84 r
  U5760/ZN (INV_X4)                                       0.03       0.87 f
  U5073/Z (XOR2_X2)                                       0.09       0.96 f
  U4618/ZN (OAI21_X2)                                     0.06       1.02 r
  U6384/ZN (NAND2_X2)                                     0.02       1.04 f
  U6385/ZN (NAND2_X2)                                     0.04       1.07 r
  U9016/ZN (NAND2_X1)                                     0.04       1.11 f
  U5413/ZN (OAI21_X2)                                     0.06       1.16 r
  U5412/ZN (AOI22_X2)                                     0.04       1.20 f
  U6704/ZN (INV_X4)                                       0.03       1.23 r
  U9014/ZN (NAND2_X1)                                     0.03       1.26 f
  U9013/ZN (OAI21_X1)                                     0.08       1.34 r
  U5420/ZN (INV_X4)                                       0.01       1.35 f
  U4307/ZN (OAI22_X2)                                     0.06       1.41 r
  U9011/ZN (NAND2_X1)                                     0.04       1.45 f
  U9010/ZN (OAI21_X1)                                     0.08       1.53 r
  U5421/ZN (INV_X4)                                       0.01       1.54 f
  U4613/ZN (OAI22_X2)                                     0.06       1.60 r
  U6701/ZN (NAND2_X2)                                     0.03       1.63 f
  U4687/ZN (OAI21_X2)                                     0.05       1.68 r
  U6702/ZN (INV_X4)                                       0.01       1.69 f
  U4620/ZN (OAI21_X2)                                     0.04       1.74 r
  U4630/ZN (NAND2_X2)                                     0.03       1.76 f
  U4722/ZN (OAI21_X2)                                     0.05       1.81 r
  U9007/ZN (AOI22_X1)                                     0.04       1.85 f
  U9006/ZN (INV_X1)                                       0.05       1.90 r
  U9005/ZN (NAND2_X1)                                     0.03       1.94 f
  U9004/ZN (OAI21_X1)                                     0.08       2.02 r
  U5419/ZN (INV_X4)                                       0.01       2.03 f
  U4304/ZN (OAI22_X2)                                     0.06       2.09 r
  U9002/ZN (NAND2_X1)                                     0.04       2.13 f
  U5414/ZN (INV_X4)                                       0.02       2.15 r
  U4705/ZN (AOI21_X2)                                     0.03       2.18 f
  U9000/ZN (OAI22_X1)                                     0.08       2.26 r
  U8999/ZN (INV_X1)                                       0.04       2.30 f
  U8997/ZN (OAI22_X1)                                     0.09       2.39 r
  U5415/ZN (INV_X4)                                       0.02       2.40 f
  U4611/ZN (OAI22_X2)                                     0.06       2.46 r
  U8995/ZN (NAND2_X1)                                     0.04       2.50 f
  U8994/ZN (OAI21_X1)                                     0.06       2.56 r
  U5418/ZN (INV_X4)                                       0.02       2.58 f
  U4617/ZN (OAI22_X2)                                     0.06       2.64 r
  U8992/ZN (NAND2_X1)                                     0.04       2.68 f
  U8991/ZN (OAI21_X1)                                     0.08       2.76 r
  U5416/ZN (INV_X4)                                       0.01       2.77 f
  U4616/ZN (OAI22_X2)                                     0.06       2.83 r
  U8989/ZN (NAND2_X1)                                     0.04       2.86 f
  U8988/ZN (OAI21_X1)                                     0.06       2.93 r
  U8987/ZN (NAND2_X1)                                     0.04       2.97 f
  U8986/ZN (OAI21_X1)                                     0.08       3.05 r
  U5417/ZN (INV_X4)                                       0.01       3.06 f
  U4612/ZN (OAI22_X2)                                     0.06       3.12 r
  U8984/ZN (NAND2_X1)                                     0.04       3.15 f
  U8983/ZN (OAI21_X1)                                     0.08       3.24 r
  U5422/ZN (INV_X4)                                       0.01       3.25 f
  U4668/ZN (OAI22_X2)                                     0.07       3.31 r
  U4327/ZN (AOI22_X2)                                     0.05       3.36 f
  U4614/ZN (OAI22_X2)                                     0.07       3.43 r
  U8979/ZN (NAND2_X1)                                     0.04       3.47 f
  U8978/ZN (OAI21_X1)                                     0.07       3.54 r
  U8977/ZN (AOI22_X1)                                     0.04       3.58 f
  U8976/Z (XOR2_X1)                                       0.08       3.66 r
  U6707/ZN (XNOR2_X2)                                     0.08       3.74 r
  U6708/ZN (INV_X4)                                       0.01       3.75 f
  U4653/ZN (NOR2_X2)                                      0.06       3.80 r
  U5411/ZN (AOI21_X2)                                     0.03       3.83 f
  U8934/ZN (AOI22_X1)                                     0.09       3.92 r
  U8933/ZN (INV_X1)                                       0.03       3.95 f
  U8931/Z (MUX2_X1)                                       0.09       4.04 f
  U8930/ZN (NAND4_X1)                                     0.05       4.09 r
  U7708/ZN (NAND4_X2)                                     0.03       4.13 f
  U7738/Z (MUX2_X2)                                       0.12       4.25 f
  U7739/ZN (INV_X4)                                       0.02       4.27 r
  U7741/ZN (NAND2_X2)                                     0.01       4.28 f
  ex_mem/product_in_q_reg[0]/D (DFFR_X1)                  0.00       4.28 f
  data arrival time                                                  4.28

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[0]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U6898/ZN (INV_X4)                        0.01       3.32 f
  U4313/ZN (OAI21_X2)                      0.05       3.37 r
  U6904/ZN (INV_X4)                        0.01       3.39 f
  U6911/ZN (OAI21_X4)                      0.04       3.43 r
  U7242/ZN (INV_X4)                        0.01       3.44 f
  U7243/ZN (OAI21_X4)                      0.04       3.48 r
  U7244/ZN (INV_X4)                        0.01       3.49 f
  U4331/ZN (OAI21_X2)                      0.05       3.55 r
  U7251/ZN (INV_X4)                        0.01       3.56 f
  U4739/ZN (OAI21_X2)                      0.05       3.61 r
  U7258/ZN (NAND2_X2)                      0.03       3.63 f
  U7259/ZN (OAI21_X4)                      0.04       3.68 r
  U7260/ZN (INV_X4)                        0.01       3.69 f
  U4329/ZN (OAI21_X2)                      0.05       3.74 r
  U7266/ZN (INV_X4)                        0.01       3.76 f
  U7270/ZN (OAI21_X4)                      0.04       3.80 r
  U7360/ZN (INV_X4)                        0.01       3.81 f
  U4721/ZN (OAI21_X2)                      0.05       3.86 r
  U7361/ZN (INV_X4)                        0.01       3.87 f
  U4324/ZN (OAI21_X2)                      0.06       3.93 r
  U7589/ZN (INV_X4)                        0.01       3.94 f
  U4854/ZN (OAI21_X2)                      0.04       3.98 r
  U7590/ZN (INV_X4)                        0.02       4.00 f
  U4333/ZN (OAI21_X2)                      0.04       4.04 r
  U7672/ZN (XNOR2_X2)                      0.07       4.11 r
  U7673/ZN (XNOR2_X2)                      0.07       4.17 r
  U7674/ZN (NAND2_X2)                      0.02       4.19 f
  U7688/ZN (NAND4_X2)                      0.04       4.23 r
  U7690/ZN (NAND2_X2)                      0.02       4.26 f
  U7691/ZN (NAND2_X2)                      0.03       4.29 r
  ex_mem/aluRes_q_reg[31]/D (DFFR_X1)      0.00       4.29 r
  data arrival time                                   4.29

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[31]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -4.29
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U6898/ZN (INV_X4)                                       0.01       3.32 f
  U4313/ZN (OAI21_X2)                                     0.05       3.37 r
  U6904/ZN (INV_X4)                                       0.01       3.39 f
  U6911/ZN (OAI21_X4)                                     0.04       3.43 r
  U7242/ZN (INV_X4)                                       0.01       3.44 f
  U7243/ZN (OAI21_X4)                                     0.04       3.48 r
  U7244/ZN (INV_X4)                                       0.01       3.49 f
  U4331/ZN (OAI21_X2)                                     0.05       3.55 r
  U7251/ZN (INV_X4)                                       0.01       3.56 f
  U4739/ZN (OAI21_X2)                                     0.05       3.61 r
  U7258/ZN (NAND2_X2)                                     0.03       3.63 f
  U7259/ZN (OAI21_X4)                                     0.04       3.68 r
  U7260/ZN (INV_X4)                                       0.01       3.69 f
  U4329/ZN (OAI21_X2)                                     0.05       3.74 r
  U7266/ZN (INV_X4)                                       0.01       3.76 f
  U7270/ZN (OAI21_X4)                                     0.04       3.80 r
  U7360/ZN (INV_X4)                                       0.01       3.81 f
  U4721/ZN (OAI21_X2)                                     0.05       3.86 r
  U7361/ZN (INV_X4)                                       0.01       3.87 f
  U4324/ZN (OAI21_X2)                                     0.06       3.93 r
  U7589/ZN (INV_X4)                                       0.01       3.94 f
  U4854/ZN (OAI21_X2)                                     0.04       3.98 r
  U7590/ZN (INV_X4)                                       0.02       4.00 f
  U4333/ZN (OAI21_X2)                                     0.04       4.04 r
  U7672/ZN (XNOR2_X2)                                     0.07       4.11 r
  U7673/ZN (XNOR2_X2)                                     0.07       4.17 r
  U7674/ZN (NAND2_X2)                                     0.02       4.19 f
  U7688/ZN (NAND4_X2)                                     0.04       4.23 r
  ex_mem/product_in_q_reg[31]/D (DFFR_X1)                 0.00       4.23 r
  data arrival time                                                  4.23

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[31]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5480/ZN (NAND2_X2)                      0.02       0.59 f
  U4351/ZN (NAND3_X2)                      0.09       0.68 r
  U5611/ZN (NAND2_X2)                      0.02       0.70 f
  U5328/ZN (NAND3_X2)                      0.14       0.84 r
  U5760/ZN (INV_X4)                        0.03       0.87 f
  U5073/Z (XOR2_X2)                        0.09       0.96 f
  U4618/ZN (OAI21_X2)                      0.06       1.02 r
  U6384/ZN (NAND2_X2)                      0.02       1.04 f
  U6385/ZN (NAND2_X2)                      0.04       1.07 r
  U9016/ZN (NAND2_X1)                      0.04       1.11 f
  U5413/ZN (OAI21_X2)                      0.06       1.16 r
  U5412/ZN (AOI22_X2)                      0.04       1.20 f
  U6704/ZN (INV_X4)                        0.03       1.23 r
  U9014/ZN (NAND2_X1)                      0.03       1.26 f
  U9013/ZN (OAI21_X1)                      0.08       1.34 r
  U5420/ZN (INV_X4)                        0.01       1.35 f
  U4307/ZN (OAI22_X2)                      0.06       1.41 r
  U9011/ZN (NAND2_X1)                      0.04       1.45 f
  U9010/ZN (OAI21_X1)                      0.08       1.53 r
  U5421/ZN (INV_X4)                        0.01       1.54 f
  U4613/ZN (OAI22_X2)                      0.06       1.60 r
  U6701/ZN (NAND2_X2)                      0.03       1.63 f
  U4687/ZN (OAI21_X2)                      0.05       1.68 r
  U6702/ZN (INV_X4)                        0.01       1.69 f
  U4620/ZN (OAI21_X2)                      0.04       1.74 r
  U4630/ZN (NAND2_X2)                      0.03       1.76 f
  U4722/ZN (OAI21_X2)                      0.05       1.81 r
  U9007/ZN (AOI22_X1)                      0.04       1.85 f
  U9006/ZN (INV_X1)                        0.05       1.90 r
  U9005/ZN (NAND2_X1)                      0.03       1.94 f
  U9004/ZN (OAI21_X1)                      0.08       2.02 r
  U5419/ZN (INV_X4)                        0.01       2.03 f
  U4304/ZN (OAI22_X2)                      0.06       2.09 r
  U9002/ZN (NAND2_X1)                      0.04       2.13 f
  U5414/ZN (INV_X4)                        0.02       2.15 r
  U4705/ZN (AOI21_X2)                      0.03       2.18 f
  U9000/ZN (OAI22_X1)                      0.08       2.26 r
  U8999/ZN (INV_X1)                        0.04       2.30 f
  U8997/ZN (OAI22_X1)                      0.09       2.39 r
  U5415/ZN (INV_X4)                        0.02       2.40 f
  U4611/ZN (OAI22_X2)                      0.06       2.46 r
  U8995/ZN (NAND2_X1)                      0.04       2.50 f
  U8994/ZN (OAI21_X1)                      0.06       2.56 r
  U5418/ZN (INV_X4)                        0.02       2.58 f
  U4617/ZN (OAI22_X2)                      0.06       2.64 r
  U8992/ZN (NAND2_X1)                      0.04       2.68 f
  U8991/ZN (OAI21_X1)                      0.08       2.76 r
  U5416/ZN (INV_X4)                        0.01       2.77 f
  U4616/ZN (OAI22_X2)                      0.06       2.83 r
  U8989/ZN (NAND2_X1)                      0.04       2.86 f
  U8988/ZN (OAI21_X1)                      0.06       2.93 r
  U8987/ZN (NAND2_X1)                      0.04       2.97 f
  U8986/ZN (OAI21_X1)                      0.08       3.05 r
  U5417/ZN (INV_X4)                        0.01       3.06 f
  U4612/ZN (OAI22_X2)                      0.06       3.12 r
  U8984/ZN (NAND2_X1)                      0.04       3.15 f
  U8983/ZN (OAI21_X1)                      0.08       3.24 r
  U5422/ZN (INV_X4)                        0.01       3.25 f
  U4668/ZN (OAI22_X2)                      0.07       3.31 r
  U4327/ZN (AOI22_X2)                      0.05       3.36 f
  U4614/ZN (OAI22_X2)                      0.07       3.43 r
  U8979/ZN (NAND2_X1)                      0.04       3.47 f
  U8978/ZN (OAI21_X1)                      0.07       3.54 r
  U8977/ZN (AOI22_X1)                      0.04       3.58 f
  U8976/Z (XOR2_X1)                        0.08       3.66 r
  U6707/ZN (XNOR2_X2)                      0.08       3.74 r
  U6708/ZN (INV_X4)                        0.01       3.75 f
  U4653/ZN (NOR2_X2)                       0.06       3.80 r
  U5411/ZN (AOI21_X2)                      0.03       3.83 f
  U8934/ZN (AOI22_X1)                      0.09       3.92 r
  U8933/ZN (INV_X1)                        0.03       3.95 f
  U8931/Z (MUX2_X1)                        0.09       4.04 f
  U8930/ZN (NAND4_X1)                      0.05       4.09 r
  U7708/ZN (NAND4_X2)                      0.03       4.13 f
  U7710/ZN (AOI22_X2)                      0.06       4.18 r
  U4949/ZN (NAND3_X2)                      0.03       4.21 f
  ex_mem/aluRes_q_reg[0]/D (DFFR_X1)       0.00       4.21 f
  data arrival time                                   4.21

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[0]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -4.21
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U6898/ZN (INV_X4)                        0.01       3.32 f
  U4313/ZN (OAI21_X2)                      0.05       3.37 r
  U6904/ZN (INV_X4)                        0.01       3.39 f
  U6911/ZN (OAI21_X4)                      0.04       3.43 r
  U7242/ZN (INV_X4)                        0.01       3.44 f
  U7243/ZN (OAI21_X4)                      0.04       3.48 r
  U7244/ZN (INV_X4)                        0.01       3.49 f
  U4331/ZN (OAI21_X2)                      0.05       3.55 r
  U7251/ZN (INV_X4)                        0.01       3.56 f
  U4739/ZN (OAI21_X2)                      0.05       3.61 r
  U7258/ZN (NAND2_X2)                      0.03       3.63 f
  U7259/ZN (OAI21_X4)                      0.04       3.68 r
  U7260/ZN (INV_X4)                        0.01       3.69 f
  U4329/ZN (OAI21_X2)                      0.05       3.74 r
  U7266/ZN (INV_X4)                        0.01       3.76 f
  U7270/ZN (OAI21_X4)                      0.04       3.80 r
  U7360/ZN (INV_X4)                        0.01       3.81 f
  U4721/ZN (OAI21_X2)                      0.05       3.86 r
  U7361/ZN (INV_X4)                        0.01       3.87 f
  U4324/ZN (OAI21_X2)                      0.06       3.93 r
  U7589/ZN (INV_X4)                        0.01       3.94 f
  U4854/ZN (OAI21_X2)                      0.04       3.98 r
  U7590/ZN (INV_X4)                        0.02       4.00 f
  U7615/ZN (XNOR2_X2)                      0.06       4.05 f
  U7619/ZN (OAI211_X2)                     0.06       4.12 r
  U7621/ZN (NAND2_X2)                      0.02       4.14 f
  U7622/ZN (NAND2_X2)                      0.03       4.17 r
  ex_mem/aluRes_q_reg[30]/D (DFFR_X1)      0.00       4.17 r
  data arrival time                                   4.17

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[30]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -4.17
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U6898/ZN (INV_X4)                        0.01       3.32 f
  U4313/ZN (OAI21_X2)                      0.05       3.37 r
  U6904/ZN (INV_X4)                        0.01       3.39 f
  U6911/ZN (OAI21_X4)                      0.04       3.43 r
  U7242/ZN (INV_X4)                        0.01       3.44 f
  U7243/ZN (OAI21_X4)                      0.04       3.48 r
  U7244/ZN (INV_X4)                        0.01       3.49 f
  U4331/ZN (OAI21_X2)                      0.05       3.55 r
  U7251/ZN (INV_X4)                        0.01       3.56 f
  U4739/ZN (OAI21_X2)                      0.05       3.61 r
  U7258/ZN (NAND2_X2)                      0.03       3.63 f
  U7259/ZN (OAI21_X4)                      0.04       3.68 r
  U7260/ZN (INV_X4)                        0.01       3.69 f
  U4329/ZN (OAI21_X2)                      0.05       3.74 r
  U7266/ZN (INV_X4)                        0.01       3.76 f
  U7270/ZN (OAI21_X4)                      0.04       3.80 r
  U7360/ZN (INV_X4)                        0.01       3.81 f
  U4721/ZN (OAI21_X2)                      0.05       3.86 r
  U7361/ZN (INV_X4)                        0.01       3.87 f
  U4324/ZN (OAI21_X2)                      0.06       3.93 r
  U7367/ZN (XNOR2_X2)                      0.07       4.00 r
  U7368/ZN (AOI21_X2)                      0.02       4.02 f
  U7369/ZN (NAND4_X2)                      0.07       4.09 r
  U7370/ZN (NAND2_X2)                      0.02       4.11 f
  U4909/ZN (OAI21_X2)                      0.04       4.15 r
  ex_mem/aluRes_q_reg[29]/D (DFFR_X1)      0.00       4.15 r
  data arrival time                                   4.15

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[29]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -4.15
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U6898/ZN (INV_X4)                                       0.01       3.32 f
  U4313/ZN (OAI21_X2)                                     0.05       3.37 r
  U6904/ZN (INV_X4)                                       0.01       3.39 f
  U6911/ZN (OAI21_X4)                                     0.04       3.43 r
  U7242/ZN (INV_X4)                                       0.01       3.44 f
  U7243/ZN (OAI21_X4)                                     0.04       3.48 r
  U7244/ZN (INV_X4)                                       0.01       3.49 f
  U4331/ZN (OAI21_X2)                                     0.05       3.55 r
  U7251/ZN (INV_X4)                                       0.01       3.56 f
  U4739/ZN (OAI21_X2)                                     0.05       3.61 r
  U7258/ZN (NAND2_X2)                                     0.03       3.63 f
  U7259/ZN (OAI21_X4)                                     0.04       3.68 r
  U7260/ZN (INV_X4)                                       0.01       3.69 f
  U4329/ZN (OAI21_X2)                                     0.05       3.74 r
  U7266/ZN (INV_X4)                                       0.01       3.76 f
  U7270/ZN (OAI21_X4)                                     0.04       3.80 r
  U7360/ZN (INV_X4)                                       0.01       3.81 f
  U4721/ZN (OAI21_X2)                                     0.05       3.86 r
  U7361/ZN (INV_X4)                                       0.01       3.87 f
  U4324/ZN (OAI21_X2)                                     0.06       3.93 r
  U7589/ZN (INV_X4)                                       0.01       3.94 f
  U4854/ZN (OAI21_X2)                                     0.04       3.98 r
  U7590/ZN (INV_X4)                                       0.02       4.00 f
  U7615/ZN (XNOR2_X2)                                     0.06       4.05 f
  U7619/ZN (OAI211_X2)                                    0.06       4.12 r
  ex_mem/product_in_q_reg[30]/D (DFFR_X1)                 0.00       4.12 r
  data arrival time                                                  4.12

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[30]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U6898/ZN (INV_X4)                                       0.01       3.32 f
  U4313/ZN (OAI21_X2)                                     0.05       3.37 r
  U6904/ZN (INV_X4)                                       0.01       3.39 f
  U6911/ZN (OAI21_X4)                                     0.04       3.43 r
  U7242/ZN (INV_X4)                                       0.01       3.44 f
  U7243/ZN (OAI21_X4)                                     0.04       3.48 r
  U7244/ZN (INV_X4)                                       0.01       3.49 f
  U4331/ZN (OAI21_X2)                                     0.05       3.55 r
  U7251/ZN (INV_X4)                                       0.01       3.56 f
  U4739/ZN (OAI21_X2)                                     0.05       3.61 r
  U7258/ZN (NAND2_X2)                                     0.03       3.63 f
  U7259/ZN (OAI21_X4)                                     0.04       3.68 r
  U7260/ZN (INV_X4)                                       0.01       3.69 f
  U4329/ZN (OAI21_X2)                                     0.05       3.74 r
  U7266/ZN (INV_X4)                                       0.01       3.76 f
  U7270/ZN (OAI21_X4)                                     0.04       3.80 r
  U7360/ZN (INV_X4)                                       0.01       3.81 f
  U4721/ZN (OAI21_X2)                                     0.05       3.86 r
  U7361/ZN (INV_X4)                                       0.01       3.87 f
  U4324/ZN (OAI21_X2)                                     0.06       3.93 r
  U7367/ZN (XNOR2_X2)                                     0.07       4.00 r
  U7368/ZN (AOI21_X2)                                     0.02       4.02 f
  U7369/ZN (NAND4_X2)                                     0.07       4.09 r
  ex_mem/product_in_q_reg[29]/D (DFFR_X1)                 0.00       4.09 r
  data arrival time                                                  4.09

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[29]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U6898/ZN (INV_X4)                        0.01       3.32 f
  U4313/ZN (OAI21_X2)                      0.05       3.37 r
  U6904/ZN (INV_X4)                        0.01       3.39 f
  U6911/ZN (OAI21_X4)                      0.04       3.43 r
  U7242/ZN (INV_X4)                        0.01       3.44 f
  U7243/ZN (OAI21_X4)                      0.04       3.48 r
  U7244/ZN (INV_X4)                        0.01       3.49 f
  U4331/ZN (OAI21_X2)                      0.05       3.55 r
  U7251/ZN (INV_X4)                        0.01       3.56 f
  U4739/ZN (OAI21_X2)                      0.05       3.61 r
  U7258/ZN (NAND2_X2)                      0.03       3.63 f
  U7259/ZN (OAI21_X4)                      0.04       3.68 r
  U7260/ZN (INV_X4)                        0.01       3.69 f
  U4329/ZN (OAI21_X2)                      0.05       3.74 r
  U7266/ZN (INV_X4)                        0.01       3.76 f
  U7270/ZN (OAI21_X4)                      0.04       3.80 r
  U7360/ZN (INV_X4)                        0.01       3.81 f
  U4721/ZN (OAI21_X2)                      0.05       3.86 r
  U7623/ZN (XNOR2_X2)                      0.07       3.93 r
  U7625/ZN (AOI21_X2)                      0.02       3.95 f
  U7628/ZN (NAND4_X2)                      0.06       4.01 r
  U7629/ZN (INV_X4)                        0.01       4.03 f
  U7630/ZN (OAI22_X2)                      0.04       4.07 r
  ex_mem/aluRes_q_reg[28]/D (DFFR_X1)      0.00       4.07 r
  data arrival time                                   4.07

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[28]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.06       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -4.07
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U4206/ZN (OAI21_X2)                      0.04       2.41 r
  U6766/ZN (INV_X4)                        0.02       2.43 f
  U4433/ZN (OAI21_X2)                      0.05       2.48 r
  U6796/ZN (INV_X4)                        0.01       2.50 f
  U6797/ZN (OAI21_X4)                      0.04       2.54 r
  U6814/ZN (INV_X4)                        0.01       2.55 f
  U4441/ZN (OAI21_X2)                      0.05       2.60 r
  U6831/ZN (INV_X4)                        0.01       2.62 f
  U6832/ZN (OAI21_X4)                      0.04       2.66 r
  U6850/ZN (INV_X4)                        0.01       2.67 f
  U4207/ZN (OAI21_X2)                      0.04       2.71 r
  U6851/ZN (INV_X4)                        0.02       2.72 f
  U4208/ZN (OAI21_X2)                      0.05       2.78 r
  U7136/ZN (INV_X4)                        0.01       2.79 f
  U4451/ZN (OAI21_X2)                      0.05       2.84 r
  U7151/ZN (INV_X4)                        0.01       2.86 f
  U7152/ZN (OAI21_X4)                      0.04       2.90 r
  U7172/ZN (INV_X4)                        0.01       2.91 f
  U4465/ZN (OAI21_X2)                      0.04       2.95 r
  U7173/ZN (INV_X4)                        0.02       2.96 f
  U4482/ZN (OAI21_X2)                      0.06       3.02 r
  U7211/ZN (INV_X4)                        0.01       3.03 f
  U4245/ZN (OAI21_X2)                      0.04       3.07 r
  U7212/ZN (INV_X4)                        0.02       3.09 f
  U7221/ZN (XNOR2_X2)                      0.06       3.15 f
  U7222/ZN (NAND2_X2)                      0.04       3.20 r
  U4129/ZN (OAI21_X2)                      0.04       3.24 f
  U7223/ZN (INV_X4)                        0.02       3.26 r
  U7224/ZN (XNOR2_X2)                      0.07       3.33 r
  U7225/ZN (NAND2_X2)                      0.04       3.37 f
  U7226/ZN (OAI21_X4)                      0.04       3.41 r
  U7227/ZN (INV_X4)                        0.01       3.42 f
  U7228/ZN (XNOR2_X2)                      0.07       3.49 f
  U7229/ZN (NAND2_X2)                      0.04       3.53 r
  U4610/ZN (OAI21_X2)                      0.04       3.56 f
  U7230/Z (XOR2_X2)                        0.08       3.65 f
  U7231/Z (MUX2_X2)                        0.12       3.76 f
  U4153/ZN (OAI21_X2)                      0.05       3.82 r
  U7271/ZN (XNOR2_X2)                      0.07       3.88 r
  U4822/ZN (AOI21_X2)                      0.02       3.91 f
  U7273/ZN (NAND4_X2)                      0.07       3.97 r
  U7275/ZN (NAND2_X2)                      0.02       4.00 f
  U7276/ZN (NAND2_X2)                      0.03       4.03 r
  ex_mem/aluRes_q_reg[27]/D (DFFR_X1)      0.00       4.03 r
  data arrival time                                   4.03

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[27]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -4.03
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U6898/ZN (INV_X4)                                       0.01       3.32 f
  U4313/ZN (OAI21_X2)                                     0.05       3.37 r
  U6904/ZN (INV_X4)                                       0.01       3.39 f
  U6911/ZN (OAI21_X4)                                     0.04       3.43 r
  U7242/ZN (INV_X4)                                       0.01       3.44 f
  U7243/ZN (OAI21_X4)                                     0.04       3.48 r
  U7244/ZN (INV_X4)                                       0.01       3.49 f
  U4331/ZN (OAI21_X2)                                     0.05       3.55 r
  U7251/ZN (INV_X4)                                       0.01       3.56 f
  U4739/ZN (OAI21_X2)                                     0.05       3.61 r
  U7258/ZN (NAND2_X2)                                     0.03       3.63 f
  U7259/ZN (OAI21_X4)                                     0.04       3.68 r
  U7260/ZN (INV_X4)                                       0.01       3.69 f
  U4329/ZN (OAI21_X2)                                     0.05       3.74 r
  U7266/ZN (INV_X4)                                       0.01       3.76 f
  U7270/ZN (OAI21_X4)                                     0.04       3.80 r
  U7360/ZN (INV_X4)                                       0.01       3.81 f
  U4721/ZN (OAI21_X2)                                     0.05       3.86 r
  U7623/ZN (XNOR2_X2)                                     0.07       3.93 r
  U7625/ZN (AOI21_X2)                                     0.02       3.95 f
  U7628/ZN (NAND4_X2)                                     0.06       4.01 r
  ex_mem/product_in_q_reg[28]/D (DFFR_X1)                 0.00       4.01 r
  data arrival time                                                  4.01

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[28]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U4206/ZN (OAI21_X2)                                     0.04       2.41 r
  U6766/ZN (INV_X4)                                       0.02       2.43 f
  U4433/ZN (OAI21_X2)                                     0.05       2.48 r
  U6796/ZN (INV_X4)                                       0.01       2.50 f
  U6797/ZN (OAI21_X4)                                     0.04       2.54 r
  U6814/ZN (INV_X4)                                       0.01       2.55 f
  U4441/ZN (OAI21_X2)                                     0.05       2.60 r
  U6831/ZN (INV_X4)                                       0.01       2.62 f
  U6832/ZN (OAI21_X4)                                     0.04       2.66 r
  U6850/ZN (INV_X4)                                       0.01       2.67 f
  U4207/ZN (OAI21_X2)                                     0.04       2.71 r
  U6851/ZN (INV_X4)                                       0.02       2.72 f
  U4208/ZN (OAI21_X2)                                     0.05       2.78 r
  U7136/ZN (INV_X4)                                       0.01       2.79 f
  U4451/ZN (OAI21_X2)                                     0.05       2.84 r
  U7151/ZN (INV_X4)                                       0.01       2.86 f
  U7152/ZN (OAI21_X4)                                     0.04       2.90 r
  U7172/ZN (INV_X4)                                       0.01       2.91 f
  U4465/ZN (OAI21_X2)                                     0.04       2.95 r
  U7173/ZN (INV_X4)                                       0.02       2.96 f
  U4482/ZN (OAI21_X2)                                     0.06       3.02 r
  U7211/ZN (INV_X4)                                       0.01       3.03 f
  U4245/ZN (OAI21_X2)                                     0.04       3.07 r
  U7212/ZN (INV_X4)                                       0.02       3.09 f
  U7221/ZN (XNOR2_X2)                                     0.06       3.15 f
  U7222/ZN (NAND2_X2)                                     0.04       3.20 r
  U4129/ZN (OAI21_X2)                                     0.04       3.24 f
  U7223/ZN (INV_X4)                                       0.02       3.26 r
  U7224/ZN (XNOR2_X2)                                     0.07       3.33 r
  U7225/ZN (NAND2_X2)                                     0.04       3.37 f
  U7226/ZN (OAI21_X4)                                     0.04       3.41 r
  U7227/ZN (INV_X4)                                       0.01       3.42 f
  U7228/ZN (XNOR2_X2)                                     0.07       3.49 f
  U7229/ZN (NAND2_X2)                                     0.04       3.53 r
  U4610/ZN (OAI21_X2)                                     0.04       3.56 f
  U7230/Z (XOR2_X2)                                       0.08       3.65 f
  U7231/Z (MUX2_X2)                                       0.12       3.76 f
  U4153/ZN (OAI21_X2)                                     0.05       3.82 r
  U7271/ZN (XNOR2_X2)                                     0.07       3.88 r
  U4822/ZN (AOI21_X2)                                     0.02       3.91 f
  U7273/ZN (NAND4_X2)                                     0.07       3.97 r
  ex_mem/product_in_q_reg[27]/D (DFFR_X1)                 0.00       3.97 r
  data arrival time                                                  3.97

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[27]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U6898/ZN (INV_X4)                        0.01       3.32 f
  U4313/ZN (OAI21_X2)                      0.05       3.37 r
  U6904/ZN (INV_X4)                        0.01       3.39 f
  U6911/ZN (OAI21_X4)                      0.04       3.43 r
  U7242/ZN (INV_X4)                        0.01       3.44 f
  U7243/ZN (OAI21_X4)                      0.04       3.48 r
  U7244/ZN (INV_X4)                        0.01       3.49 f
  U4331/ZN (OAI21_X2)                      0.05       3.55 r
  U7251/ZN (INV_X4)                        0.01       3.56 f
  U4739/ZN (OAI21_X2)                      0.05       3.61 r
  U7258/ZN (NAND2_X2)                      0.03       3.63 f
  U7259/ZN (OAI21_X4)                      0.04       3.68 r
  U7260/ZN (INV_X4)                        0.01       3.69 f
  U4329/ZN (OAI21_X2)                      0.05       3.74 r
  U7632/ZN (XNOR2_X2)                      0.07       3.81 r
  U7634/ZN (AOI21_X2)                      0.02       3.83 f
  U7635/ZN (NAND3_X2)                      0.05       3.88 r
  U7637/ZN (NAND2_X2)                      0.02       3.90 f
  U7638/ZN (NAND2_X2)                      0.03       3.93 r
  ex_mem/aluRes_q_reg[26]/D (DFFR_X1)      0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[26]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U6898/ZN (INV_X4)                                       0.01       3.32 f
  U4313/ZN (OAI21_X2)                                     0.05       3.37 r
  U6904/ZN (INV_X4)                                       0.01       3.39 f
  U6911/ZN (OAI21_X4)                                     0.04       3.43 r
  U7242/ZN (INV_X4)                                       0.01       3.44 f
  U7243/ZN (OAI21_X4)                                     0.04       3.48 r
  U7244/ZN (INV_X4)                                       0.01       3.49 f
  U4331/ZN (OAI21_X2)                                     0.05       3.55 r
  U7251/ZN (INV_X4)                                       0.01       3.56 f
  U4739/ZN (OAI21_X2)                                     0.05       3.61 r
  U7258/ZN (NAND2_X2)                                     0.03       3.63 f
  U7259/ZN (OAI21_X4)                                     0.04       3.68 r
  U7260/ZN (INV_X4)                                       0.01       3.69 f
  U4329/ZN (OAI21_X2)                                     0.05       3.74 r
  U7632/ZN (XNOR2_X2)                                     0.07       3.81 r
  U7634/ZN (AOI21_X2)                                     0.02       3.83 f
  U7635/ZN (NAND3_X2)                                     0.05       3.88 r
  ex_mem/product_in_q_reg[26]/D (DFFR_X1)                 0.00       3.88 r
  data arrival time                                                  3.88

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[26]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6826/ZN (INV_X4)                        0.01       3.16 f
  U4567/ZN (OAI21_X2)                      0.04       3.20 r
  U6845/ZN (INV_X4)                        0.02       3.22 f
  U4570/ZN (OAI21_X2)                      0.05       3.27 r
  U7120/ZN (INV_X4)                        0.01       3.28 f
  U4135/ZN (OAI21_X2)                      0.05       3.34 r
  U7252/ZN (XNOR2_X2)                      0.08       3.42 r
  U7253/ZN (INV_X4)                        0.01       3.43 f
  U7256/ZN (OAI211_X2)                     0.05       3.48 r
  U7257/ZN (NAND3_X2)                      0.03       3.51 f
  U4332/ZN (OAI21_X2)                      0.06       3.57 r
  U4739/ZN (OAI21_X2)                      0.04       3.61 f
  U7258/ZN (NAND2_X2)                      0.04       3.65 r
  U7259/ZN (OAI21_X4)                      0.03       3.68 f
  U7295/ZN (XNOR2_X2)                      0.06       3.74 f
  U4955/ZN (AOI21_X2)                      0.04       3.78 r
  U7297/ZN (NAND3_X2)                      0.03       3.81 f
  U7299/ZN (NAND2_X2)                      0.03       3.84 r
  U7300/ZN (NAND2_X2)                      0.02       3.86 f
  ex_mem/aluRes_q_reg[25]/D (DFFR_X1)      0.00       3.86 f
  data arrival time                                   3.86

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[25]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.86
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6826/ZN (INV_X4)                                       0.01       3.16 f
  U4567/ZN (OAI21_X2)                                     0.04       3.20 r
  U6845/ZN (INV_X4)                                       0.02       3.22 f
  U4570/ZN (OAI21_X2)                                     0.05       3.27 r
  U7120/ZN (INV_X4)                                       0.01       3.28 f
  U4135/ZN (OAI21_X2)                                     0.05       3.34 r
  U7252/ZN (XNOR2_X2)                                     0.08       3.42 r
  U7253/ZN (INV_X4)                                       0.01       3.43 f
  U7256/ZN (OAI211_X2)                                    0.05       3.48 r
  U7257/ZN (NAND3_X2)                                     0.03       3.51 f
  U4332/ZN (OAI21_X2)                                     0.06       3.57 r
  U4739/ZN (OAI21_X2)                                     0.04       3.61 f
  U7258/ZN (NAND2_X2)                                     0.04       3.65 r
  U7259/ZN (OAI21_X4)                                     0.03       3.68 f
  U7295/ZN (XNOR2_X2)                                     0.06       3.74 f
  U4955/ZN (AOI21_X2)                                     0.04       3.78 r
  U7297/ZN (NAND3_X2)                                     0.03       3.81 f
  ex_mem/product_in_q_reg[25]/D (DFFR_X1)                 0.00       3.81 f
  data arrival time                                                  3.81

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[25]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.07       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6826/ZN (INV_X4)                        0.01       3.16 f
  U4567/ZN (OAI21_X2)                      0.04       3.20 r
  U6845/ZN (INV_X4)                        0.02       3.22 f
  U4570/ZN (OAI21_X2)                      0.05       3.27 r
  U7120/ZN (INV_X4)                        0.01       3.28 f
  U4135/ZN (OAI21_X2)                      0.05       3.34 r
  U7252/ZN (XNOR2_X2)                      0.08       3.42 r
  U7253/ZN (INV_X4)                        0.01       3.43 f
  U7256/ZN (OAI211_X2)                     0.05       3.48 r
  U7257/ZN (NAND3_X2)                      0.03       3.51 f
  U4332/ZN (OAI21_X2)                      0.06       3.57 r
  U4739/ZN (OAI21_X2)                      0.04       3.61 f
  U7693/ZN (INV_X4)                        0.02       3.63 r
  U7694/ZN (XNOR2_X2)                      0.06       3.69 r
  U4974/ZN (AOI21_X2)                      0.02       3.71 f
  U7696/ZN (NAND3_X2)                      0.05       3.77 r
  U7698/ZN (NAND2_X2)                      0.02       3.79 f
  U7699/ZN (NAND2_X2)                      0.03       3.82 r
  ex_mem/aluRes_q_reg[24]/D (DFFR_X1)      0.00       3.82 r
  data arrival time                                   3.82

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[24]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6826/ZN (INV_X4)                                       0.01       3.16 f
  U4567/ZN (OAI21_X2)                                     0.04       3.20 r
  U6845/ZN (INV_X4)                                       0.02       3.22 f
  U4570/ZN (OAI21_X2)                                     0.05       3.27 r
  U7120/ZN (INV_X4)                                       0.01       3.28 f
  U4135/ZN (OAI21_X2)                                     0.05       3.34 r
  U7252/ZN (XNOR2_X2)                                     0.08       3.42 r
  U7253/ZN (INV_X4)                                       0.01       3.43 f
  U7256/ZN (OAI211_X2)                                    0.05       3.48 r
  U7257/ZN (NAND3_X2)                                     0.03       3.51 f
  U4332/ZN (OAI21_X2)                                     0.06       3.57 r
  U4739/ZN (OAI21_X2)                                     0.04       3.61 f
  U7693/ZN (INV_X4)                                       0.02       3.63 r
  U7694/ZN (XNOR2_X2)                                     0.06       3.69 r
  U4974/ZN (AOI21_X2)                                     0.02       3.71 f
  U7696/ZN (NAND3_X2)                                     0.05       3.77 r
  ex_mem/product_in_q_reg[24]/D (DFFR_X1)                 0.00       3.77 r
  data arrival time                                                  3.77

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[24]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6826/ZN (INV_X4)                        0.01       3.16 f
  U4567/ZN (OAI21_X2)                      0.04       3.20 r
  U6845/ZN (INV_X4)                        0.02       3.22 f
  U4570/ZN (OAI21_X2)                      0.05       3.27 r
  U7120/ZN (INV_X4)                        0.01       3.28 f
  U4135/ZN (OAI21_X2)                      0.05       3.34 r
  U7252/ZN (XNOR2_X2)                      0.08       3.42 r
  U7253/ZN (INV_X4)                        0.01       3.43 f
  U7256/ZN (OAI211_X2)                     0.05       3.48 r
  U7257/ZN (NAND3_X2)                      0.03       3.51 f
  U4332/ZN (OAI21_X2)                      0.06       3.57 r
  U7640/ZN (XNOR2_X2)                      0.07       3.64 r
  U4967/ZN (AOI21_X2)                      0.02       3.67 f
  U7642/ZN (NAND3_X2)                      0.05       3.72 r
  U7644/ZN (NAND2_X2)                      0.02       3.74 f
  U7645/ZN (NAND2_X2)                      0.03       3.77 r
  ex_mem/aluRes_q_reg[23]/D (DFFR_X1)      0.00       3.77 r
  data arrival time                                   3.77

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[23]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6826/ZN (INV_X4)                                       0.01       3.16 f
  U4567/ZN (OAI21_X2)                                     0.04       3.20 r
  U6845/ZN (INV_X4)                                       0.02       3.22 f
  U4570/ZN (OAI21_X2)                                     0.05       3.27 r
  U7120/ZN (INV_X4)                                       0.01       3.28 f
  U4135/ZN (OAI21_X2)                                     0.05       3.34 r
  U7252/ZN (XNOR2_X2)                                     0.08       3.42 r
  U7253/ZN (INV_X4)                                       0.01       3.43 f
  U7256/ZN (OAI211_X2)                                    0.05       3.48 r
  U7257/ZN (NAND3_X2)                                     0.03       3.51 f
  U4332/ZN (OAI21_X2)                                     0.06       3.57 r
  U7640/ZN (XNOR2_X2)                                     0.07       3.64 r
  U4967/ZN (AOI21_X2)                                     0.02       3.67 f
  U7642/ZN (NAND3_X2)                                     0.05       3.72 r
  ex_mem/product_in_q_reg[23]/D (DFFR_X1)                 0.00       3.72 r
  data arrival time                                                  3.72

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[23]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6826/ZN (INV_X4)                        0.01       3.16 f
  U4567/ZN (OAI21_X2)                      0.04       3.20 r
  U6845/ZN (INV_X4)                        0.02       3.22 f
  U4570/ZN (OAI21_X2)                      0.05       3.27 r
  U7246/ZN (XNOR2_X2)                      0.08       3.35 r
  U7247/ZN (INV_X4)                        0.01       3.36 f
  U7249/ZN (OAI221_X2)                     0.05       3.42 r
  U7250/ZN (NAND2_X2)                      0.03       3.45 f
  U4156/ZN (OAI21_X2)                      0.05       3.50 r
  U7401/ZN (XNOR2_X2)                      0.07       3.57 r
  U4957/ZN (AOI21_X2)                      0.02       3.59 f
  U7403/ZN (NAND3_X2)                      0.05       3.65 r
  U7405/ZN (NAND2_X2)                      0.02       3.67 f
  U7406/ZN (NAND2_X2)                      0.03       3.69 r
  ex_mem/aluRes_q_reg[22]/D (DFFR_X1)      0.00       3.70 r
  data arrival time                                   3.70

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[22]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.70
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6826/ZN (INV_X4)                        0.01       3.16 f
  U4567/ZN (OAI21_X2)                      0.04       3.20 r
  U6845/ZN (INV_X4)                        0.02       3.22 f
  U6869/ZN (XNOR2_X2)                      0.06       3.28 f
  U6870/Z (MUX2_X2)                        0.12       3.40 f
  U4157/ZN (OAI21_X2)                      0.06       3.46 r
  U6912/ZN (XNOR2_X2)                      0.07       3.53 r
  U4844/ZN (AOI21_X2)                      0.02       3.55 f
  U6914/ZN (NAND4_X2)                      0.07       3.62 r
  U6916/ZN (NAND2_X2)                      0.02       3.64 f
  U6917/ZN (NAND2_X2)                      0.03       3.67 r
  ex_mem/aluRes_q_reg[21]/D (DFFR_X1)      0.00       3.67 r
  data arrival time                                   3.67

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[21]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.67
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6826/ZN (INV_X4)                                       0.01       3.16 f
  U4567/ZN (OAI21_X2)                                     0.04       3.20 r
  U6845/ZN (INV_X4)                                       0.02       3.22 f
  U4570/ZN (OAI21_X2)                                     0.05       3.27 r
  U7246/ZN (XNOR2_X2)                                     0.08       3.35 r
  U7247/ZN (INV_X4)                                       0.01       3.36 f
  U7249/ZN (OAI221_X2)                                    0.05       3.42 r
  U7250/ZN (NAND2_X2)                                     0.03       3.45 f
  U4156/ZN (OAI21_X2)                                     0.05       3.50 r
  U7401/ZN (XNOR2_X2)                                     0.07       3.57 r
  U4957/ZN (AOI21_X2)                                     0.02       3.59 f
  U7403/ZN (NAND3_X2)                                     0.05       3.65 r
  ex_mem/product_in_q_reg[22]/D (DFFR_X1)                 0.00       3.65 r
  data arrival time                                                  3.65

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[22]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6826/ZN (INV_X4)                                       0.01       3.16 f
  U4567/ZN (OAI21_X2)                                     0.04       3.20 r
  U6845/ZN (INV_X4)                                       0.02       3.22 f
  U6869/ZN (XNOR2_X2)                                     0.06       3.28 f
  U6870/Z (MUX2_X2)                                       0.12       3.40 f
  U4157/ZN (OAI21_X2)                                     0.06       3.46 r
  U6912/ZN (XNOR2_X2)                                     0.07       3.53 r
  U4844/ZN (AOI21_X2)                                     0.02       3.55 f
  U6914/ZN (NAND4_X2)                                     0.07       3.62 r
  ex_mem/product_in_q_reg[21]/D (DFFR_X1)                 0.00       3.62 r
  data arrival time                                                  3.62

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[21]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U4554/ZN (OAI21_X2)                      0.05       3.09 r
  U6812/ZN (INV_X4)                        0.01       3.10 f
  U4265/ZN (OAI21_X2)                      0.05       3.15 r
  U6905/ZN (XNOR2_X2)                      0.08       3.23 r
  U6906/ZN (INV_X4)                        0.01       3.24 f
  U6909/ZN (OAI221_X2)                     0.05       3.29 r
  U6910/ZN (NAND2_X2)                      0.04       3.33 f
  U4314/ZN (OAI21_X2)                      0.06       3.39 r
  U7563/ZN (XNOR2_X2)                      0.07       3.46 r
  U4959/ZN (AOI21_X2)                      0.02       3.48 f
  U7565/ZN (NAND3_X2)                      0.05       3.54 r
  U7567/ZN (NAND2_X2)                      0.02       3.56 f
  U7568/ZN (NAND2_X2)                      0.03       3.59 r
  ex_mem/aluRes_q_reg[20]/D (DFFR_X1)      0.00       3.59 r
  data arrival time                                   3.59

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[20]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U4554/ZN (OAI21_X2)                                     0.05       3.09 r
  U6812/ZN (INV_X4)                                       0.01       3.10 f
  U4265/ZN (OAI21_X2)                                     0.05       3.15 r
  U6905/ZN (XNOR2_X2)                                     0.08       3.23 r
  U6906/ZN (INV_X4)                                       0.01       3.24 f
  U6909/ZN (OAI221_X2)                                    0.05       3.29 r
  U6910/ZN (NAND2_X2)                                     0.04       3.33 f
  U4314/ZN (OAI21_X2)                                     0.06       3.39 r
  U7563/ZN (XNOR2_X2)                                     0.07       3.46 r
  U4959/ZN (AOI21_X2)                                     0.02       3.48 f
  U7565/ZN (NAND3_X2)                                     0.05       3.54 r
  ex_mem/product_in_q_reg[20]/D (DFFR_X1)                 0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[20]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U4305/ZN (OAI21_X2)                      0.06       3.02 r
  U6660/ZN (INV_X4)                        0.01       3.03 f
  U4710/ZN (OAI21_X2)                      0.04       3.07 r
  U6661/ZN (INV_X4)                        0.02       3.09 f
  U4322/ZN (OAI21_X2)                      0.06       3.15 r
  U6874/ZN (INV_X4)                        0.01       3.17 f
  U6881/ZN (OAI21_X4)                      0.04       3.21 r
  U6882/ZN (INV_X4)                        0.01       3.22 f
  U6890/ZN (OAI21_X4)                      0.04       3.26 r
  U6891/ZN (INV_X4)                        0.01       3.27 f
  U6897/ZN (OAI21_X4)                      0.04       3.31 r
  U7104/ZN (XNOR2_X2)                      0.06       3.37 r
  U4818/ZN (AOI21_X2)                      0.02       3.40 f
  U7106/ZN (NAND4_X2)                      0.07       3.46 r
  U7108/ZN (NAND2_X2)                      0.02       3.48 f
  U7109/ZN (NAND2_X2)                      0.03       3.51 r
  ex_mem/aluRes_q_reg[19]/D (DFFR_X1)      0.00       3.51 r
  data arrival time                                   3.51

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[19]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U4727/ZN (OAI21_X2)                                     0.05       2.81 r
  U6023/ZN (INV_X4)                                       0.02       2.82 f
  U4309/ZN (OAI21_X2)                                     0.06       2.89 r
  U6111/ZN (INV_X4)                                       0.01       2.90 f
  U4719/ZN (OAI21_X2)                                     0.05       2.95 r
  U6112/ZN (INV_X4)                                       0.02       2.96 f
  U4305/ZN (OAI21_X2)                                     0.06       3.02 r
  U6660/ZN (INV_X4)                                       0.01       3.03 f
  U4710/ZN (OAI21_X2)                                     0.04       3.07 r
  U6661/ZN (INV_X4)                                       0.02       3.09 f
  U4322/ZN (OAI21_X2)                                     0.06       3.15 r
  U6874/ZN (INV_X4)                                       0.01       3.17 f
  U6881/ZN (OAI21_X4)                                     0.04       3.21 r
  U6882/ZN (INV_X4)                                       0.01       3.22 f
  U6890/ZN (OAI21_X4)                                     0.04       3.26 r
  U6891/ZN (INV_X4)                                       0.01       3.27 f
  U6897/ZN (OAI21_X4)                                     0.04       3.31 r
  U7104/ZN (XNOR2_X2)                                     0.06       3.37 r
  U4818/ZN (AOI21_X2)                                     0.02       3.40 f
  U7106/ZN (NAND4_X2)                                     0.07       3.46 r
  ex_mem/product_in_q_reg[19]/D (DFFR_X1)                 0.00       3.46 r
  data arrival time                                                  3.46

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[19]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U6674/ZN (XNOR2_X2)                      0.06       2.43 f
  U6675/ZN (NAND2_X2)                      0.04       2.48 r
  U4487/ZN (OAI21_X2)                      0.04       2.52 f
  U6676/ZN (INV_X4)                        0.02       2.54 r
  U6677/ZN (XNOR2_X2)                      0.07       2.61 r
  U6678/ZN (NAND2_X2)                      0.03       2.64 f
  U4518/ZN (OAI21_X2)                      0.06       2.69 r
  U6679/ZN (INV_X4)                        0.01       2.71 f
  U6680/ZN (XNOR2_X2)                      0.07       2.77 f
  U6681/ZN (NAND2_X2)                      0.04       2.81 r
  U4589/ZN (OAI21_X2)                      0.04       2.85 f
  U4133/ZN (OAI21_X2)                      0.05       2.90 r
  U6756/ZN (INV_X4)                        0.02       2.92 f
  U4531/ZN (OAI21_X2)                      0.04       2.96 r
  U6779/ZN (INV_X4)                        0.02       2.97 f
  U4267/ZN (OAI21_X2)                      0.04       3.01 r
  U6793/ZN (INV_X4)                        0.02       3.03 f
  U5270/Z (XOR2_X2)                        0.09       3.12 f
  U6895/ZN (OAI221_X2)                     0.06       3.18 r
  U6896/ZN (NAND2_X2)                      0.04       3.21 f
  U4154/ZN (OAI21_X2)                      0.06       3.27 r
  U7283/ZN (XNOR2_X2)                      0.07       3.34 r
  U4953/ZN (AOI21_X2)                      0.02       3.36 f
  U7285/ZN (NAND3_X2)                      0.05       3.42 r
  U7287/ZN (NAND2_X2)                      0.02       3.44 f
  U7288/ZN (NAND2_X2)                      0.03       3.47 r
  ex_mem/aluRes_q_reg[18]/D (DFFR_X1)      0.00       3.47 r
  data arrival time                                   3.47

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[18]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.47
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U4531/ZN (OAI21_X2)                                     0.04       2.96 r
  U6779/ZN (INV_X4)                                       0.02       2.97 f
  U4267/ZN (OAI21_X2)                                     0.04       3.01 r
  U6793/ZN (INV_X4)                                       0.02       3.03 f
  U5270/Z (XOR2_X2)                                       0.09       3.12 f
  U6895/ZN (OAI221_X2)                                    0.06       3.18 r
  U6896/ZN (NAND2_X2)                                     0.04       3.21 f
  U4154/ZN (OAI21_X2)                                     0.06       3.27 r
  U7283/ZN (XNOR2_X2)                                     0.07       3.34 r
  U4953/ZN (AOI21_X2)                                     0.02       3.36 f
  U7285/ZN (NAND3_X2)                                     0.05       3.42 r
  ex_mem/product_in_q_reg[18]/D (DFFR_X1)                 0.00       3.42 r
  data arrival time                                                  3.42

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[18]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U4447/ZN (OAI21_X2)                      0.04       2.24 r
  U6118/ZN (INV_X4)                        0.02       2.26 f
  U4211/ZN (OAI21_X2)                      0.04       2.30 r
  U6427/ZN (INV_X4)                        0.02       2.32 f
  U4453/ZN (OAI21_X2)                      0.04       2.36 r
  U6666/ZN (INV_X4)                        0.02       2.37 f
  U4206/ZN (OAI21_X2)                      0.04       2.41 r
  U6766/ZN (INV_X4)                        0.02       2.43 f
  U4433/ZN (OAI21_X2)                      0.05       2.48 r
  U6784/ZN (XNOR2_X2)                      0.07       2.56 r
  U6785/ZN (NAND2_X2)                      0.03       2.59 f
  U4218/ZN (OAI21_X2)                      0.06       2.65 r
  U6786/ZN (XNOR2_X2)                      0.08       2.72 r
  U6787/ZN (NAND2_X2)                      0.03       2.75 f
  U4238/ZN (OAI21_X2)                      0.05       2.80 r
  U6788/ZN (INV_X4)                        0.01       2.81 f
  U6791/ZN (XNOR2_X2)                      0.06       2.87 f
  U6792/ZN (NAND2_X2)                      0.04       2.91 r
  U4532/ZN (OAI21_X2)                      0.04       2.95 f
  U6883/ZN (INV_X4)                        0.02       2.97 r
  U6884/ZN (XNOR2_X2)                      0.07       3.03 r
  U6885/ZN (INV_X4)                        0.01       3.05 f
  U6888/ZN (OAI211_X2)                     0.05       3.10 r
  U6889/ZN (NAND3_X2)                      0.04       3.13 f
  U4311/ZN (OAI21_X2)                      0.07       3.20 r
  U7381/ZN (XNOR2_X2)                      0.07       3.27 r
  U4834/ZN (AOI21_X2)                      0.02       3.30 f
  U7383/ZN (NAND4_X2)                      0.07       3.36 r
  U7385/ZN (NAND2_X2)                      0.02       3.38 f
  U7386/ZN (NAND2_X2)                      0.03       3.41 r
  ex_mem/aluRes_q_reg[17]/D (DFFR_X1)      0.00       3.41 r
  data arrival time                                   3.41

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[17]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U4206/ZN (OAI21_X2)                                     0.04       2.41 r
  U6766/ZN (INV_X4)                                       0.02       2.43 f
  U4433/ZN (OAI21_X2)                                     0.05       2.48 r
  U6784/ZN (XNOR2_X2)                                     0.07       2.56 r
  U6785/ZN (NAND2_X2)                                     0.03       2.59 f
  U4218/ZN (OAI21_X2)                                     0.06       2.65 r
  U6786/ZN (XNOR2_X2)                                     0.08       2.72 r
  U6787/ZN (NAND2_X2)                                     0.03       2.75 f
  U4238/ZN (OAI21_X2)                                     0.05       2.80 r
  U6788/ZN (INV_X4)                                       0.01       2.81 f
  U6791/ZN (XNOR2_X2)                                     0.06       2.87 f
  U6792/ZN (NAND2_X2)                                     0.04       2.91 r
  U4532/ZN (OAI21_X2)                                     0.04       2.95 f
  U6883/ZN (INV_X4)                                       0.02       2.97 r
  U6884/ZN (XNOR2_X2)                                     0.07       3.03 r
  U6885/ZN (INV_X4)                                       0.01       3.05 f
  U6888/ZN (OAI211_X2)                                    0.05       3.10 r
  U6889/ZN (NAND3_X2)                                     0.04       3.13 f
  U4311/ZN (OAI21_X2)                                     0.07       3.20 r
  U7381/ZN (XNOR2_X2)                                     0.07       3.27 r
  U4834/ZN (AOI21_X2)                                     0.02       3.30 f
  U7383/ZN (NAND4_X2)                                     0.07       3.36 r
  ex_mem/product_in_q_reg[17]/D (DFFR_X1)                 0.00       3.36 r
  data arrival time                                                  3.36

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[17]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5746/ZN (NAND2_X2)                      0.04       0.92 r
  U5017/ZN (NAND3_X2)                      0.06       0.98 f
  U5094/ZN (INV_X4)                        0.04       1.02 r
  U4994/ZN (INV_X16)                       0.03       1.05 f
  U5753/ZN (NAND2_X2)                      0.04       1.09 r
  U5754/ZN (INV_X4)                        0.01       1.10 f
  U5757/ZN (XNOR2_X2)                      0.06       1.16 f
  U5765/ZN (INV_X4)                        0.02       1.18 r
  U5766/ZN (NAND2_X2)                      0.02       1.20 f
  U4456/ZN (OAI21_X2)                      0.04       1.24 r
  U5778/ZN (INV_X4)                        0.02       1.26 f
  U5795/ZN (OAI21_X4)                      0.04       1.30 r
  U5811/ZN (INV_X4)                        0.01       1.31 f
  U5812/ZN (OAI21_X4)                      0.03       1.34 r
  U5813/ZN (INV_X4)                        0.02       1.36 f
  U4404/ZN (OAI21_X2)                      0.05       1.41 r
  U5870/ZN (INV_X4)                        0.01       1.43 f
  U5871/ZN (OAI21_X4)                      0.03       1.46 r
  U5872/ZN (INV_X4)                        0.02       1.48 f
  U5961/ZN (OAI21_X4)                      0.04       1.52 r
  U5985/ZN (INV_X4)                        0.01       1.53 f
  U4372/ZN (OAI21_X2)                      0.04       1.57 r
  U5986/ZN (INV_X4)                        0.02       1.58 f
  U4386/ZN (OAI21_X2)                      0.06       1.64 r
  U6080/ZN (INV_X4)                        0.01       1.65 f
  U6081/ZN (OAI21_X4)                      0.03       1.69 r
  U6082/ZN (INV_X4)                        0.02       1.70 f
  U4384/ZN (OAI21_X2)                      0.06       1.76 r
  U6431/ZN (INV_X4)                        0.01       1.77 f
  U6432/ZN (OAI21_X4)                      0.03       1.80 r
  U6433/ZN (INV_X4)                        0.02       1.82 f
  U4390/ZN (OAI21_X2)                      0.05       1.87 r
  U6560/ZN (XNOR2_X2)                      0.07       1.95 r
  U6561/ZN (NAND2_X2)                      0.03       1.98 f
  U4407/ZN (OAI21_X2)                      0.05       2.03 r
  U6668/ZN (XNOR2_X2)                      0.08       2.10 r
  U6669/ZN (NAND2_X2)                      0.03       2.13 f
  U4430/ZN (OAI21_X2)                      0.06       2.19 r
  U6670/ZN (INV_X4)                        0.01       2.20 f
  U6671/ZN (XNOR2_X2)                      0.07       2.27 f
  U6672/ZN (NAND2_X2)                      0.04       2.31 r
  U4452/ZN (OAI21_X2)                      0.04       2.34 f
  U6673/ZN (INV_X4)                        0.02       2.36 r
  U6674/ZN (XNOR2_X2)                      0.07       2.43 r
  U6675/ZN (NAND2_X2)                      0.03       2.46 f
  U4487/ZN (OAI21_X2)                      0.06       2.52 r
  U6676/ZN (INV_X4)                        0.01       2.53 f
  U6677/ZN (XNOR2_X2)                      0.07       2.60 f
  U6678/ZN (NAND2_X2)                      0.04       2.64 r
  U4518/ZN (OAI21_X2)                      0.04       2.68 f
  U6679/ZN (INV_X4)                        0.02       2.70 r
  U6680/ZN (XNOR2_X2)                      0.07       2.77 r
  U6681/ZN (NAND2_X2)                      0.03       2.80 f
  U4589/ZN (OAI21_X2)                      0.05       2.85 r
  U6682/ZN (INV_X4)                        0.01       2.86 f
  U6683/ZN (XNOR2_X2)                      0.07       2.93 f
  U6684/Z (MUX2_X2)                        0.12       3.05 f
  U4711/ZN (OAI21_X2)                      0.06       3.11 r
  U8880/Z (XOR2_X1)                        0.09       3.20 r
  U8879/ZN (NAND2_X1)                      0.03       3.23 f
  U8862/ZN (NAND4_X1)                      0.07       3.30 r
  U7587/ZN (INV_X4)                        0.01       3.31 f
  U7588/ZN (OAI22_X2)                      0.05       3.35 r
  ex_mem/aluRes_q_reg[15]/D (DFFR_X1)      0.00       3.35 r
  data arrival time                                   3.35

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[15]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.06       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8623/ZN (INV_X1)                        0.02       2.88 f
  U8622/ZN (OAI22_X1)                      0.08       2.97 r
  U8620/Z (XOR2_X1)                        0.10       3.07 r
  U6483/ZN (OAI221_X2)                     0.04       3.11 f
  U6485/ZN (XNOR2_X2)                      0.08       3.19 f
  U8424/Z (MUX2_X1)                        0.11       3.30 f
  U8423/ZN (INV_X1)                        0.03       3.34 r
  ifetch/dffa/q_reg[31]/D (DFFRS_X2)       0.00       3.34 r
  data arrival time                                   3.34

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[31]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5746/ZN (NAND2_X2)                      0.04       0.92 r
  U5017/ZN (NAND3_X2)                      0.06       0.98 f
  U5094/ZN (INV_X4)                        0.04       1.02 r
  U4994/ZN (INV_X16)                       0.03       1.05 f
  U5753/ZN (NAND2_X2)                      0.04       1.09 r
  U5754/ZN (INV_X4)                        0.01       1.10 f
  U5757/ZN (XNOR2_X2)                      0.06       1.16 f
  U5765/ZN (INV_X4)                        0.02       1.18 r
  U5766/ZN (NAND2_X2)                      0.02       1.20 f
  U4456/ZN (OAI21_X2)                      0.04       1.24 r
  U5778/ZN (INV_X4)                        0.02       1.26 f
  U5795/ZN (OAI21_X4)                      0.04       1.30 r
  U5811/ZN (INV_X4)                        0.01       1.31 f
  U5812/ZN (OAI21_X4)                      0.03       1.34 r
  U5813/ZN (INV_X4)                        0.02       1.36 f
  U4404/ZN (OAI21_X2)                      0.05       1.41 r
  U5870/ZN (INV_X4)                        0.01       1.43 f
  U5871/ZN (OAI21_X4)                      0.03       1.46 r
  U5872/ZN (INV_X4)                        0.02       1.48 f
  U5961/ZN (OAI21_X4)                      0.04       1.52 r
  U5985/ZN (INV_X4)                        0.01       1.53 f
  U4372/ZN (OAI21_X2)                      0.04       1.57 r
  U5986/ZN (INV_X4)                        0.02       1.58 f
  U4386/ZN (OAI21_X2)                      0.06       1.64 r
  U6080/ZN (INV_X4)                        0.01       1.65 f
  U6081/ZN (OAI21_X4)                      0.03       1.69 r
  U6082/ZN (INV_X4)                        0.02       1.70 f
  U4384/ZN (OAI21_X2)                      0.06       1.76 r
  U6431/ZN (INV_X4)                        0.01       1.77 f
  U6432/ZN (OAI21_X4)                      0.03       1.80 r
  U6433/ZN (INV_X4)                        0.02       1.82 f
  U4390/ZN (OAI21_X2)                      0.05       1.87 r
  U6560/ZN (XNOR2_X2)                      0.07       1.95 r
  U6561/ZN (NAND2_X2)                      0.03       1.98 f
  U4407/ZN (OAI21_X2)                      0.05       2.03 r
  U6668/ZN (XNOR2_X2)                      0.08       2.10 r
  U6669/ZN (NAND2_X2)                      0.03       2.13 f
  U4430/ZN (OAI21_X2)                      0.06       2.19 r
  U6670/ZN (INV_X4)                        0.01       2.20 f
  U6671/ZN (XNOR2_X2)                      0.07       2.27 f
  U6672/ZN (NAND2_X2)                      0.04       2.31 r
  U4452/ZN (OAI21_X2)                      0.04       2.34 f
  U6673/ZN (INV_X4)                        0.02       2.36 r
  U6674/ZN (XNOR2_X2)                      0.07       2.43 r
  U6675/ZN (NAND2_X2)                      0.03       2.46 f
  U4487/ZN (OAI21_X2)                      0.06       2.52 r
  U6676/ZN (INV_X4)                        0.01       2.53 f
  U6677/ZN (XNOR2_X2)                      0.07       2.60 f
  U6678/ZN (NAND2_X2)                      0.04       2.64 r
  U4518/ZN (OAI21_X2)                      0.04       2.68 f
  U6679/ZN (INV_X4)                        0.02       2.70 r
  U6680/ZN (XNOR2_X2)                      0.07       2.77 r
  U6681/ZN (NAND2_X2)                      0.03       2.80 f
  U4589/ZN (OAI21_X2)                      0.05       2.85 r
  U4133/ZN (OAI21_X2)                      0.03       2.88 f
  U6756/ZN (INV_X4)                        0.03       2.91 r
  U6876/ZN (XNOR2_X2)                      0.07       2.98 r
  U6877/ZN (INV_X4)                        0.01       2.99 f
  U6880/ZN (OAI221_X2)                     0.06       3.05 r
  U4137/ZN (NAND3_X2)                      0.04       3.08 f
  U4323/ZN (OAI21_X2)                      0.07       3.15 r
  U7580/ZN (XNOR2_X2)                      0.07       3.22 r
  U4960/ZN (AOI211_X2)                     0.03       3.25 f
  U7583/ZN (INV_X4)                        0.03       3.28 r
  U7585/ZN (NAND2_X2)                      0.02       3.29 f
  U7586/ZN (NAND2_X2)                      0.03       3.32 r
  ex_mem/aluRes_q_reg[16]/D (DFFR_X1)      0.00       3.32 r
  data arrival time                                   3.32

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[16]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.05       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5746/ZN (NAND2_X2)                                     0.04       0.92 r
  U5017/ZN (NAND3_X2)                                     0.06       0.98 f
  U5094/ZN (INV_X4)                                       0.04       1.02 r
  U4994/ZN (INV_X16)                                      0.03       1.05 f
  U5753/ZN (NAND2_X2)                                     0.04       1.09 r
  U5754/ZN (INV_X4)                                       0.01       1.10 f
  U5757/ZN (XNOR2_X2)                                     0.06       1.16 f
  U5765/ZN (INV_X4)                                       0.02       1.18 r
  U5766/ZN (NAND2_X2)                                     0.02       1.20 f
  U4456/ZN (OAI21_X2)                                     0.04       1.24 r
  U5778/ZN (INV_X4)                                       0.02       1.26 f
  U5795/ZN (OAI21_X4)                                     0.04       1.30 r
  U5811/ZN (INV_X4)                                       0.01       1.31 f
  U5812/ZN (OAI21_X4)                                     0.03       1.34 r
  U5813/ZN (INV_X4)                                       0.02       1.36 f
  U4404/ZN (OAI21_X2)                                     0.05       1.41 r
  U5870/ZN (INV_X4)                                       0.01       1.43 f
  U5871/ZN (OAI21_X4)                                     0.03       1.46 r
  U5872/ZN (INV_X4)                                       0.02       1.48 f
  U5961/ZN (OAI21_X4)                                     0.04       1.52 r
  U5985/ZN (INV_X4)                                       0.01       1.53 f
  U4372/ZN (OAI21_X2)                                     0.04       1.57 r
  U5986/ZN (INV_X4)                                       0.02       1.58 f
  U4386/ZN (OAI21_X2)                                     0.06       1.64 r
  U6080/ZN (INV_X4)                                       0.01       1.65 f
  U6081/ZN (OAI21_X4)                                     0.03       1.69 r
  U6082/ZN (INV_X4)                                       0.02       1.70 f
  U4384/ZN (OAI21_X2)                                     0.06       1.76 r
  U6431/ZN (INV_X4)                                       0.01       1.77 f
  U6432/ZN (OAI21_X4)                                     0.03       1.80 r
  U6433/ZN (INV_X4)                                       0.02       1.82 f
  U4390/ZN (OAI21_X2)                                     0.05       1.87 r
  U6560/ZN (XNOR2_X2)                                     0.07       1.95 r
  U6561/ZN (NAND2_X2)                                     0.03       1.98 f
  U4407/ZN (OAI21_X2)                                     0.05       2.03 r
  U6668/ZN (XNOR2_X2)                                     0.08       2.10 r
  U6669/ZN (NAND2_X2)                                     0.03       2.13 f
  U4430/ZN (OAI21_X2)                                     0.06       2.19 r
  U6670/ZN (INV_X4)                                       0.01       2.20 f
  U6671/ZN (XNOR2_X2)                                     0.07       2.27 f
  U6672/ZN (NAND2_X2)                                     0.04       2.31 r
  U4452/ZN (OAI21_X2)                                     0.04       2.34 f
  U6673/ZN (INV_X4)                                       0.02       2.36 r
  U6674/ZN (XNOR2_X2)                                     0.07       2.43 r
  U6675/ZN (NAND2_X2)                                     0.03       2.46 f
  U4487/ZN (OAI21_X2)                                     0.06       2.52 r
  U6676/ZN (INV_X4)                                       0.01       2.53 f
  U6677/ZN (XNOR2_X2)                                     0.07       2.60 f
  U6678/ZN (NAND2_X2)                                     0.04       2.64 r
  U4518/ZN (OAI21_X2)                                     0.04       2.68 f
  U6679/ZN (INV_X4)                                       0.02       2.70 r
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 r
  U6681/ZN (NAND2_X2)                                     0.03       2.80 f
  U4589/ZN (OAI21_X2)                                     0.05       2.85 r
  U6682/ZN (INV_X4)                                       0.01       2.86 f
  U6683/ZN (XNOR2_X2)                                     0.07       2.93 f
  U6684/Z (MUX2_X2)                                       0.12       3.05 f
  U4711/ZN (OAI21_X2)                                     0.06       3.11 r
  U8880/Z (XOR2_X1)                                       0.09       3.20 r
  U8879/ZN (NAND2_X1)                                     0.03       3.23 f
  U8862/ZN (NAND4_X1)                                     0.07       3.30 r
  ex_mem/product_in_q_reg[15]/D (DFFR_X1)                 0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[15]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.07       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8623/ZN (INV_X1)                        0.02       2.88 f
  U8622/ZN (OAI22_X1)                      0.08       2.97 r
  U8620/Z (XOR2_X1)                        0.10       3.07 r
  U6483/ZN (OAI221_X2)                     0.04       3.11 f
  U6485/ZN (XNOR2_X2)                      0.08       3.19 f
  U8425/ZN (OAI22_X1)                      0.09       3.28 r
  if_id/incPC_q_reg[31]/D (DFFR_X1)        0.00       3.28 r
  data arrival time                                   3.28

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[31]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U4447/ZN (OAI21_X2)                                     0.04       2.24 r
  U6118/ZN (INV_X4)                                       0.02       2.26 f
  U4211/ZN (OAI21_X2)                                     0.04       2.30 r
  U6427/ZN (INV_X4)                                       0.02       2.32 f
  U4453/ZN (OAI21_X2)                                     0.04       2.36 r
  U6666/ZN (INV_X4)                                       0.02       2.37 f
  U6674/ZN (XNOR2_X2)                                     0.06       2.43 f
  U6675/ZN (NAND2_X2)                                     0.04       2.48 r
  U4487/ZN (OAI21_X2)                                     0.04       2.52 f
  U6676/ZN (INV_X4)                                       0.02       2.54 r
  U6677/ZN (XNOR2_X2)                                     0.07       2.61 r
  U6678/ZN (NAND2_X2)                                     0.03       2.64 f
  U4518/ZN (OAI21_X2)                                     0.06       2.69 r
  U6679/ZN (INV_X4)                                       0.01       2.71 f
  U6680/ZN (XNOR2_X2)                                     0.07       2.77 f
  U6681/ZN (NAND2_X2)                                     0.04       2.81 r
  U4589/ZN (OAI21_X2)                                     0.04       2.85 f
  U4133/ZN (OAI21_X2)                                     0.05       2.90 r
  U6756/ZN (INV_X4)                                       0.02       2.92 f
  U6876/ZN (XNOR2_X2)                                     0.07       2.98 f
  U6877/ZN (INV_X4)                                       0.02       3.00 r
  U6880/ZN (OAI221_X2)                                    0.03       3.03 f
  U4137/ZN (NAND3_X2)                                     0.06       3.09 r
  U4323/ZN (OAI21_X2)                                     0.04       3.14 f
  U7580/ZN (XNOR2_X2)                                     0.07       3.21 f
  U4960/ZN (AOI211_X2)                                    0.05       3.26 r
  U7583/ZN (INV_X4)                                       0.02       3.27 f
  ex_mem/product_in_q_reg[16]/D (DFFR_X1)                 0.00       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[16]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5952/ZN (OAI21_X4)                      0.03       2.00 r
  U5953/ZN (INV_X4)                        0.02       2.01 f
  U4201/ZN (OAI21_X2)                      0.04       2.05 r
  U5982/ZN (INV_X4)                        0.02       2.07 f
  U4449/ZN (OAI21_X2)                      0.04       2.11 r
  U6029/ZN (INV_X4)                        0.01       2.12 f
  U4199/ZN (OAI21_X1)                      0.06       2.18 r
  U6077/ZN (INV_X4)                        0.02       2.20 f
  U6098/ZN (XNOR2_X2)                      0.06       2.26 f
  U6099/ZN (NAND2_X2)                      0.04       2.30 r
  U4219/ZN (OAI21_X2)                      0.04       2.34 f
  U4478/ZN (OAI21_X2)                      0.05       2.39 r
  U6117/ZN (INV_X4)                        0.02       2.41 f
  U4233/ZN (OAI21_X2)                      0.04       2.45 r
  U6426/ZN (INV_X4)                        0.02       2.46 f
  U6449/ZN (XNOR2_X2)                      0.06       2.53 f
  U6450/ZN (NAND2_X2)                      0.04       2.57 r
  U6451/ZN (OAI21_X4)                      0.03       2.60 f
  U6452/ZN (INV_X4)                        0.02       2.62 r
  U6453/ZN (XNOR2_X2)                      0.07       2.69 r
  U6454/ZN (NAND2_X2)                      0.03       2.72 f
  U4573/ZN (OAI21_X2)                      0.05       2.77 r
  U6455/ZN (INV_X4)                        0.01       2.78 f
  U6456/ZN (XNOR2_X2)                      0.07       2.85 f
  U6457/Z (MUX2_X2)                        0.12       2.97 f
  U4306/ZN (OAI21_X2)                      0.06       3.04 r
  U6459/ZN (INV_X4)                        0.01       3.05 f
  U8267/ZN (XNOR2_X1)                      0.06       3.11 r
  U8266/ZN (INV_X1)                        0.02       3.13 f
  U8262/ZN (AOI22_X1)                      0.07       3.20 r
  U8260/ZN (OAI211_X1)                     0.05       3.25 f
  ex_mem/aluRes_q_reg[14]/D (DFFR_X1)      0.00       3.25 f
  data arrival time                                   3.25

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[14]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.07       4.27
  data required time                                  4.27
  -----------------------------------------------------------
  data required time                                  4.27
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U6098/ZN (XNOR2_X2)                                     0.06       2.26 f
  U6099/ZN (NAND2_X2)                                     0.04       2.30 r
  U4219/ZN (OAI21_X2)                                     0.04       2.34 f
  U4478/ZN (OAI21_X2)                                     0.05       2.39 r
  U6117/ZN (INV_X4)                                       0.02       2.41 f
  U4233/ZN (OAI21_X2)                                     0.04       2.45 r
  U6426/ZN (INV_X4)                                       0.02       2.46 f
  U6449/ZN (XNOR2_X2)                                     0.06       2.53 f
  U6450/ZN (NAND2_X2)                                     0.04       2.57 r
  U6451/ZN (OAI21_X4)                                     0.03       2.60 f
  U6452/ZN (INV_X4)                                       0.02       2.62 r
  U6453/ZN (XNOR2_X2)                                     0.07       2.69 r
  U6454/ZN (NAND2_X2)                                     0.03       2.72 f
  U4573/ZN (OAI21_X2)                                     0.05       2.77 r
  U6455/ZN (INV_X4)                                       0.01       2.78 f
  U6456/ZN (XNOR2_X2)                                     0.07       2.85 f
  U6457/Z (MUX2_X2)                                       0.12       2.97 f
  U4306/ZN (OAI21_X2)                                     0.06       3.04 r
  U6459/ZN (INV_X4)                                       0.01       3.05 f
  U8267/ZN (XNOR2_X1)                                     0.06       3.11 f
  U7850/ZN (OAI221_X1)                                    0.11       3.22 r
  ex_mem/product_in_q_reg[14]/D (DFFR_X1)                 0.00       3.22 r
  data arrival time                                                  3.22

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[14]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.07       4.27
  data required time                                                 4.27
  --------------------------------------------------------------------------
  data required time                                                 4.27
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8624/Z (XOR2_X1)                        0.11       2.96 r
  U6379/ZN (OAI211_X2)                     0.04       3.01 f
  U5185/Z (XOR2_X2)                        0.10       3.10 f
  U8233/Z (MUX2_X1)                        0.11       3.21 f
  U8232/ZN (INV_X1)                        0.03       3.25 r
  ifetch/dffa/q_reg[30]/D (DFFRS_X2)       0.00       3.25 r
  data arrival time                                   3.25

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[30]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5952/ZN (OAI21_X4)                                     0.03       2.00 r
  U5953/ZN (INV_X4)                                       0.02       2.01 f
  U4201/ZN (OAI21_X2)                                     0.04       2.05 r
  U5982/ZN (INV_X4)                                       0.02       2.07 f
  U4449/ZN (OAI21_X2)                                     0.04       2.11 r
  U6029/ZN (INV_X4)                                       0.01       2.12 f
  U4199/ZN (OAI21_X1)                                     0.06       2.18 r
  U6077/ZN (INV_X4)                                       0.02       2.20 f
  U6098/ZN (XNOR2_X2)                                     0.06       2.26 f
  U6099/ZN (NAND2_X2)                                     0.04       2.30 r
  U4219/ZN (OAI21_X2)                                     0.04       2.34 f
  U4478/ZN (OAI21_X2)                                     0.05       2.39 r
  U6117/ZN (INV_X4)                                       0.02       2.41 f
  U6137/ZN (XNOR2_X2)                                     0.06       2.47 f
  U6138/ZN (NAND2_X2)                                     0.04       2.51 r
  U4512/ZN (OAI21_X2)                                     0.04       2.54 f
  U6139/ZN (INV_X4)                                       0.02       2.56 r
  U6140/ZN (XNOR2_X2)                                     0.07       2.63 r
  U6141/ZN (NAND2_X2)                                     0.03       2.66 f
  U4576/ZN (OAI21_X2)                                     0.05       2.71 r
  U6142/ZN (INV_X4)                                       0.01       2.72 f
  U6143/ZN (XNOR2_X2)                                     0.07       2.79 f
  U6144/Z (MUX2_X2)                                       0.12       2.91 f
  U4720/ZN (OAI21_X2)                                     0.06       2.97 r
  U7877/Z (XOR2_X1)                                       0.10       3.08 r
  U7849/ZN (INV_X1)                                       0.02       3.10 f
  U7846/ZN (OAI221_X1)                                    0.11       3.21 r
  ex_mem/product_in_q_reg[13]/D (DFFR_X1)                 0.00       3.21 r
  data arrival time                                                  3.21

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[13]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.07       4.27
  data required time                                                 4.27
  --------------------------------------------------------------------------
  data required time                                                 4.27
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U4309/ZN (OAI21_X2)                      0.06       2.89 r
  U6111/ZN (INV_X4)                        0.01       2.90 f
  U4719/ZN (OAI21_X2)                      0.05       2.95 r
  U6112/ZN (INV_X4)                        0.02       2.96 f
  U7877/Z (XOR2_X1)                        0.07       3.03 f
  U7873/ZN (AOI222_X1)                     0.13       3.17 r
  U7872/ZN (NAND2_X1)                      0.04       3.20 f
  ex_mem/aluRes_q_reg[13]/D (DFFR_X1)      0.00       3.20 f
  data arrival time                                   3.20

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[13]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8626/ZN (OAI22_X1)                      0.11       2.86 r
  U8624/Z (XOR2_X1)                        0.11       2.96 r
  U6379/ZN (OAI211_X2)                     0.04       3.01 f
  U5185/Z (XOR2_X2)                        0.10       3.10 f
  U8234/ZN (OAI22_X1)                      0.09       3.19 r
  if_id/incPC_q_reg[30]/D (DFFR_X1)        0.00       3.19 r
  data arrival time                                   3.19

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[30]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U4132/ZN (OAI21_X2)                      0.04       2.53 r
  U5979/ZN (INV_X4)                        0.02       2.55 f
  U4274/ZN (OAI21_X2)                      0.04       2.59 r
  U6026/ZN (INV_X4)                        0.02       2.60 f
  U6054/ZN (XNOR2_X2)                      0.07       2.67 f
  U6055/Z (MUX2_X2)                        0.12       2.79 f
  U4728/ZN (OAI21_X2)                      0.06       2.85 r
  U4309/ZN (OAI21_X2)                      0.03       2.88 f
  U8166/ZN (XNOR2_X1)                      0.08       2.96 f
  U8162/ZN (AOI222_X1)                     0.13       3.09 r
  U8161/ZN (NAND2_X1)                      0.04       3.13 f
  ex_mem/aluRes_q_reg[12]/D (DFFR_X1)      0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[12]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U4132/ZN (OAI21_X2)                                     0.04       2.53 r
  U5979/ZN (INV_X4)                                       0.02       2.55 f
  U4274/ZN (OAI21_X2)                                     0.04       2.59 r
  U6026/ZN (INV_X4)                                       0.02       2.60 f
  U6054/ZN (XNOR2_X2)                                     0.07       2.67 f
  U6055/Z (MUX2_X2)                                       0.12       2.79 f
  U4728/ZN (OAI21_X2)                                     0.06       2.85 r
  U4309/ZN (OAI21_X2)                                     0.03       2.88 f
  U8166/ZN (XNOR2_X1)                                     0.08       2.96 f
  U7844/ZN (AOI221_X1)                                    0.11       3.07 r
  U7843/ZN (INV_X1)                                       0.03       3.10 f
  ex_mem/product_in_q_reg[12]/D (DFFR_X1)                 0.00       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[12]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8629/ZN (XNOR2_X1)                      0.07       2.82 r
  U6374/ZN (OAI211_X2)                     0.04       2.86 f
  U6376/ZN (NAND2_X2)                      0.06       2.92 r
  U4780/ZN (OAI21_X2)                      0.03       2.96 f
  U8228/Z (MUX2_X1)                        0.11       3.07 f
  U8227/ZN (INV_X1)                        0.03       3.10 r
  ifetch/dffa/q_reg[29]/D (DFFRS_X2)       0.00       3.10 r
  data arrival time                                   3.10

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[29]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U4727/ZN (OAI21_X2)                      0.05       2.81 r
  U6023/ZN (INV_X4)                        0.02       2.82 f
  U7870/Z (XOR2_X1)                        0.07       2.90 f
  U7866/ZN (AOI222_X1)                     0.13       3.03 r
  U7865/ZN (NAND2_X1)                      0.04       3.07 f
  ex_mem/aluRes_q_reg[11]/D (DFFR_X1)      0.00       3.07 f
  data arrival time                                   3.07

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[11]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U4132/ZN (OAI21_X2)                                     0.04       2.53 r
  U5979/ZN (INV_X4)                                       0.02       2.55 f
  U4274/ZN (OAI21_X2)                                     0.04       2.59 r
  U6026/ZN (INV_X4)                                       0.02       2.60 f
  U6054/ZN (XNOR2_X2)                                     0.07       2.67 f
  U6055/Z (MUX2_X2)                                       0.12       2.79 f
  U4728/ZN (OAI21_X2)                                     0.06       2.85 r
  U7870/Z (XOR2_X1)                                       0.11       2.96 r
  U7841/ZN (AOI221_X1)                                    0.06       3.01 f
  U7840/ZN (INV_X1)                                       0.05       3.06 r
  ex_mem/product_in_q_reg[11]/D (DFFR_X1)                 0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[11]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8631/ZN (AOI22_X1)                      0.07       2.75 f
  U8629/ZN (XNOR2_X1)                      0.07       2.82 r
  U6374/ZN (OAI211_X2)                     0.04       2.86 f
  U6376/ZN (NAND2_X2)                      0.06       2.92 r
  U4780/ZN (OAI21_X2)                      0.03       2.96 f
  U8229/ZN (OAI22_X1)                      0.09       3.05 r
  if_id/incPC_q_reg[29]/D (DFFR_X1)        0.00       3.05 r
  data arrival time                                   3.05

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[29]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5865/ZN (INV_X4)                        0.01       1.91 f
  U4445/ZN (OAI21_X2)                      0.04       1.95 r
  U5866/ZN (INV_X4)                        0.02       1.97 f
  U5886/ZN (XNOR2_X2)                      0.06       2.03 f
  U5887/ZN (NAND2_X2)                      0.04       2.07 r
  U4473/ZN (OAI21_X2)                      0.04       2.10 f
  U5888/ZN (INV_X4)                        0.02       2.12 r
  U5889/ZN (XNOR2_X2)                      0.07       2.19 r
  U5890/ZN (NAND2_X2)                      0.03       2.22 f
  U4507/ZN (OAI21_X2)                      0.05       2.27 r
  U5891/ZN (INV_X4)                        0.01       2.28 f
  U5892/ZN (XNOR2_X2)                      0.07       2.35 f
  U5893/ZN (NAND2_X2)                      0.04       2.38 r
  U4561/ZN (OAI21_X2)                      0.04       2.42 f
  U4533/ZN (OAI21_X2)                      0.05       2.47 r
  U5949/ZN (INV_X4)                        0.02       2.49 f
  U6015/ZN (XNOR2_X2)                      0.07       2.56 f
  U6016/ZN (INV_X4)                        0.02       2.59 r
  U6021/ZN (OAI21_X4)                      0.02       2.60 f
  U4619/ZN (NAND3_X2)                      0.06       2.66 r
  U4685/ZN (OAI21_X2)                      0.04       2.70 f
  U4318/ZN (OAI21_X2)                      0.04       2.75 r
  U6022/ZN (INV_X4)                        0.02       2.76 f
  U7883/Z (XOR2_X1)                        0.08       2.85 f
  U7880/ZN (AOI222_X1)                     0.13       2.98 r
  U7879/ZN (NAND2_X1)                      0.04       3.02 f
  ex_mem/aluRes_q_reg[10]/D (DFFR_X1)      0.00       3.02 f
  data arrival time                                   3.02

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[10]/CK (DFFR_X1)     0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         1.26


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8632/ZN (XNOR2_X1)                      0.08       2.77 r
  U6369/ZN (OAI211_X2)                     0.04       2.80 f
  U6371/ZN (NAND2_X2)                      0.06       2.86 r
  U4781/ZN (OAI21_X2)                      0.03       2.89 f
  U8223/Z (MUX2_X1)                        0.11       3.00 f
  U8222/ZN (INV_X1)                        0.03       3.04 r
  ifetch/dffa/q_reg[28]/D (DFFRS_X2)       0.00       3.04 r
  data arrival time                                   3.04

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[28]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         1.26


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U4318/ZN (OAI21_X2)                                     0.04       2.75 r
  U6022/ZN (INV_X4)                                       0.02       2.76 f
  U7883/Z (XOR2_X1)                                       0.08       2.85 f
  U7854/ZN (AOI221_X1)                                    0.11       2.96 r
  U7853/ZN (INV_X1)                                       0.03       2.99 f
  ex_mem/product_in_q_reg[10]/D (DFFR_X1)                 0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[10]/CK (DFFR_X1)                0.00       4.35 r
  library setup time                                     -0.06       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8634/ZN (OAI22_X1)                      0.11       2.68 r
  U8632/ZN (XNOR2_X1)                      0.08       2.77 r
  U6369/ZN (OAI211_X2)                     0.04       2.80 f
  U6371/ZN (NAND2_X2)                      0.06       2.86 r
  U4781/ZN (OAI21_X2)                      0.03       2.89 f
  U8224/ZN (OAI22_X1)                      0.09       2.98 r
  if_id/incPC_q_reg[28]/D (DFFR_X1)        0.00       2.98 r
  data arrival time                                   2.98

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[28]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5865/ZN (INV_X4)                                       0.01       1.91 f
  U4445/ZN (OAI21_X2)                                     0.04       1.95 r
  U5866/ZN (INV_X4)                                       0.02       1.97 f
  U5886/ZN (XNOR2_X2)                                     0.06       2.03 f
  U5887/ZN (NAND2_X2)                                     0.04       2.07 r
  U4473/ZN (OAI21_X2)                                     0.04       2.10 f
  U5888/ZN (INV_X4)                                       0.02       2.12 r
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 r
  U5890/ZN (NAND2_X2)                                     0.03       2.22 f
  U4507/ZN (OAI21_X2)                                     0.05       2.27 r
  U5891/ZN (INV_X4)                                       0.01       2.28 f
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 f
  U5893/ZN (NAND2_X2)                                     0.04       2.38 r
  U4561/ZN (OAI21_X2)                                     0.04       2.42 f
  U4533/ZN (OAI21_X2)                                     0.05       2.47 r
  U5949/ZN (INV_X4)                                       0.02       2.49 f
  U6015/ZN (XNOR2_X2)                                     0.07       2.56 f
  U6016/ZN (INV_X4)                                       0.02       2.59 r
  U6021/ZN (OAI21_X4)                                     0.02       2.60 f
  U4619/ZN (NAND3_X2)                                     0.06       2.66 r
  U4685/ZN (OAI21_X2)                                     0.04       2.70 f
  U8153/Z (XOR2_X1)                                       0.08       2.78 f
  U7858/ZN (AOI221_X1)                                    0.11       2.90 r
  U7857/ZN (INV_X1)                                       0.03       2.92 f
  ex_mem/product_in_q_reg[9]/D (DFFR_X1)                  0.00       2.92 f
  data arrival time                                                  2.92

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[9]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5746/ZN (NAND2_X2)                      0.04       0.92 r
  U5017/ZN (NAND3_X2)                      0.06       0.98 f
  U5094/ZN (INV_X4)                        0.04       1.02 r
  U4994/ZN (INV_X16)                       0.03       1.05 f
  U5753/ZN (NAND2_X2)                      0.04       1.09 r
  U5754/ZN (INV_X4)                        0.01       1.10 f
  U5757/ZN (XNOR2_X2)                      0.06       1.16 f
  U5765/ZN (INV_X4)                        0.02       1.18 r
  U5766/ZN (NAND2_X2)                      0.02       1.20 f
  U4456/ZN (OAI21_X2)                      0.04       1.24 r
  U5778/ZN (INV_X4)                        0.02       1.26 f
  U5795/ZN (OAI21_X4)                      0.04       1.30 r
  U5811/ZN (INV_X4)                        0.01       1.31 f
  U5812/ZN (OAI21_X4)                      0.03       1.34 r
  U5813/ZN (INV_X4)                        0.02       1.36 f
  U4404/ZN (OAI21_X2)                      0.05       1.41 r
  U5870/ZN (INV_X4)                        0.01       1.43 f
  U5871/ZN (OAI21_X4)                      0.03       1.46 r
  U5872/ZN (INV_X4)                        0.02       1.48 f
  U5877/ZN (XNOR2_X2)                      0.06       1.54 f
  U5878/ZN (NAND2_X2)                      0.04       1.58 r
  U4398/ZN (OAI21_X2)                      0.04       1.61 f
  U5879/ZN (INV_X4)                        0.02       1.63 r
  U5880/ZN (XNOR2_X2)                      0.07       1.70 r
  U5881/ZN (NAND2_X2)                      0.03       1.73 f
  U4417/ZN (OAI21_X2)                      0.05       1.78 r
  U5882/ZN (INV_X4)                        0.01       1.79 f
  U5883/ZN (XNOR2_X2)                      0.07       1.86 f
  U5884/ZN (NAND2_X2)                      0.04       1.90 r
  U4444/ZN (OAI21_X2)                      0.04       1.94 f
  U5885/ZN (INV_X4)                        0.02       1.96 r
  U5886/ZN (XNOR2_X2)                      0.07       2.03 r
  U5887/ZN (NAND2_X2)                      0.03       2.06 f
  U4473/ZN (OAI21_X2)                      0.05       2.11 r
  U5888/ZN (INV_X4)                        0.01       2.12 f
  U5889/ZN (XNOR2_X2)                      0.07       2.19 f
  U5890/ZN (NAND2_X2)                      0.04       2.23 r
  U4507/ZN (OAI21_X2)                      0.04       2.26 f
  U5891/ZN (INV_X4)                        0.02       2.28 r
  U5892/ZN (XNOR2_X2)                      0.07       2.35 r
  U5893/ZN (NAND2_X2)                      0.03       2.38 f
  U4561/ZN (OAI21_X2)                      0.05       2.43 r
  U4533/ZN (OAI21_X2)                      0.03       2.46 f
  U5949/ZN (INV_X4)                        0.03       2.49 r
  U6015/ZN (XNOR2_X2)                      0.08       2.57 r
  U6016/ZN (INV_X4)                        0.01       2.58 f
  U6021/ZN (OAI21_X4)                      0.04       2.62 r
  U4619/ZN (NAND3_X2)                      0.03       2.65 f
  U4685/ZN (OAI21_X2)                      0.06       2.71 r
  U8153/Z (XOR2_X1)                        0.12       2.83 r
  U7393/ZN (AOI22_X2)                      0.03       2.86 f
  U7394/ZN (NAND4_X2)                      0.06       2.92 r
  ex_mem/aluRes_q_reg[9]/D (DFFR_X1)       0.00       2.92 r
  data arrival time                                   2.92

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[9]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -2.92
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8635/ZN (XNOR2_X1)                      0.07       2.65 r
  U6363/ZN (OAI211_X2)                     0.04       2.68 f
  U6365/ZN (NAND2_X2)                      0.06       2.74 r
  U4782/ZN (OAI21_X2)                      0.03       2.77 f
  U8218/Z (MUX2_X1)                        0.11       2.88 f
  U8217/ZN (INV_X1)                        0.03       2.91 r
  ifetch/dffa/q_reg[27]/D (DFFRS_X2)       0.00       2.91 r
  data arrival time                                   2.91

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[27]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                         1.39


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8637/ZN (AOI22_X1)                      0.07       2.57 f
  U8635/ZN (XNOR2_X1)                      0.07       2.65 r
  U6363/ZN (OAI211_X2)                     0.04       2.68 f
  U6365/ZN (NAND2_X2)                      0.06       2.74 r
  U4782/ZN (OAI21_X2)                      0.03       2.77 f
  U8219/ZN (OAI22_X1)                      0.09       2.86 r
  if_id/incPC_q_reg[27]/D (DFFR_X1)        0.00       2.86 r
  data arrival time                                   2.86

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[27]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.86
  -----------------------------------------------------------
  slack (MET)                                         1.42


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8638/ZN (XNOR2_X1)                      0.08       2.59 r
  U6358/ZN (OAI211_X2)                     0.04       2.63 f
  U6360/ZN (NAND2_X2)                      0.06       2.68 r
  U4783/ZN (OAI21_X2)                      0.03       2.72 f
  U8213/Z (MUX2_X1)                        0.09       2.81 f
  U8212/ZN (INV_X1)                        0.03       2.84 r
  ifetch/dffa/q_reg[26]/D (DFFRS_X2)       0.00       2.84 r
  data arrival time                                   2.84

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[26]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.84
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8640/ZN (OAI22_X1)                      0.11       2.51 r
  U8638/ZN (XNOR2_X1)                      0.08       2.59 r
  U6358/ZN (OAI211_X2)                     0.04       2.63 f
  U6360/ZN (NAND2_X2)                      0.06       2.68 r
  U4783/ZN (OAI21_X2)                      0.03       2.72 f
  U8214/ZN (OAI22_X1)                      0.09       2.80 r
  if_id/incPC_q_reg[26]/D (DFFR_X1)        0.00       2.80 r
  data arrival time                                   2.80

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[26]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5746/ZN (NAND2_X2)                                     0.04       0.92 r
  U5017/ZN (NAND3_X2)                                     0.06       0.98 f
  U5094/ZN (INV_X4)                                       0.04       1.02 r
  U4994/ZN (INV_X16)                                      0.03       1.05 f
  U5753/ZN (NAND2_X2)                                     0.04       1.09 r
  U5754/ZN (INV_X4)                                       0.01       1.10 f
  U5757/ZN (XNOR2_X2)                                     0.06       1.16 f
  U5765/ZN (INV_X4)                                       0.02       1.18 r
  U5766/ZN (NAND2_X2)                                     0.02       1.20 f
  U4456/ZN (OAI21_X2)                                     0.04       1.24 r
  U5778/ZN (INV_X4)                                       0.02       1.26 f
  U5795/ZN (OAI21_X4)                                     0.04       1.30 r
  U5811/ZN (INV_X4)                                       0.01       1.31 f
  U5812/ZN (OAI21_X4)                                     0.03       1.34 r
  U5813/ZN (INV_X4)                                       0.02       1.36 f
  U4404/ZN (OAI21_X2)                                     0.05       1.41 r
  U5870/ZN (INV_X4)                                       0.01       1.43 f
  U5871/ZN (OAI21_X4)                                     0.03       1.46 r
  U5872/ZN (INV_X4)                                       0.02       1.48 f
  U5877/ZN (XNOR2_X2)                                     0.06       1.54 f
  U5878/ZN (NAND2_X2)                                     0.04       1.58 r
  U4398/ZN (OAI21_X2)                                     0.04       1.61 f
  U5879/ZN (INV_X4)                                       0.02       1.63 r
  U5880/ZN (XNOR2_X2)                                     0.07       1.70 r
  U5881/ZN (NAND2_X2)                                     0.03       1.73 f
  U4417/ZN (OAI21_X2)                                     0.05       1.78 r
  U5882/ZN (INV_X4)                                       0.01       1.79 f
  U5883/ZN (XNOR2_X2)                                     0.07       1.86 f
  U5884/ZN (NAND2_X2)                                     0.04       1.90 r
  U4444/ZN (OAI21_X2)                                     0.04       1.94 f
  U5885/ZN (INV_X4)                                       0.02       1.96 r
  U5886/ZN (XNOR2_X2)                                     0.07       2.03 r
  U5887/ZN (NAND2_X2)                                     0.03       2.06 f
  U4473/ZN (OAI21_X2)                                     0.05       2.11 r
  U5888/ZN (INV_X4)                                       0.01       2.12 f
  U5889/ZN (XNOR2_X2)                                     0.07       2.19 f
  U5890/ZN (NAND2_X2)                                     0.04       2.23 r
  U4507/ZN (OAI21_X2)                                     0.04       2.26 f
  U5891/ZN (INV_X4)                                       0.02       2.28 r
  U5892/ZN (XNOR2_X2)                                     0.07       2.35 r
  U5893/ZN (NAND2_X2)                                     0.03       2.38 f
  U4561/ZN (OAI21_X2)                                     0.05       2.43 r
  U5894/ZN (INV_X4)                                       0.01       2.44 f
  U5901/ZN (XNOR2_X2)                                     0.07       2.51 f
  U5902/ZN (OAI22_X2)                                     0.07       2.58 r
  U5903/ZN (INV_X4)                                       0.01       2.60 f
  U5904/ZN (XNOR2_X2)                                     0.06       2.66 f
  U7860/ZN (AOI221_X1)                                    0.12       2.78 r
  U7859/ZN (INV_X1)                                       0.03       2.81 f
  ex_mem/product_in_q_reg[8]/D (DFFR_X1)                  0.00       2.81 f
  data arrival time                                                  2.81

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[8]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.28
  data required time                                                 4.28
  --------------------------------------------------------------------------
  data required time                                                 4.28
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5746/ZN (NAND2_X2)                      0.04       0.92 r
  U5017/ZN (NAND3_X2)                      0.06       0.98 f
  U5094/ZN (INV_X4)                        0.04       1.02 r
  U4994/ZN (INV_X16)                       0.03       1.05 f
  U5753/ZN (NAND2_X2)                      0.04       1.09 r
  U5754/ZN (INV_X4)                        0.01       1.10 f
  U5757/ZN (XNOR2_X2)                      0.06       1.16 f
  U5765/ZN (INV_X4)                        0.02       1.18 r
  U5766/ZN (NAND2_X2)                      0.02       1.20 f
  U4456/ZN (OAI21_X2)                      0.04       1.24 r
  U5778/ZN (INV_X4)                        0.02       1.26 f
  U5795/ZN (OAI21_X4)                      0.04       1.30 r
  U5811/ZN (INV_X4)                        0.01       1.31 f
  U5812/ZN (OAI21_X4)                      0.03       1.34 r
  U5813/ZN (INV_X4)                        0.02       1.36 f
  U4404/ZN (OAI21_X2)                      0.05       1.41 r
  U5870/ZN (INV_X4)                        0.01       1.43 f
  U5871/ZN (OAI21_X4)                      0.03       1.46 r
  U5872/ZN (INV_X4)                        0.02       1.48 f
  U5877/ZN (XNOR2_X2)                      0.06       1.54 f
  U5878/ZN (NAND2_X2)                      0.04       1.58 r
  U4398/ZN (OAI21_X2)                      0.04       1.61 f
  U5879/ZN (INV_X4)                        0.02       1.63 r
  U5880/ZN (XNOR2_X2)                      0.07       1.70 r
  U5881/ZN (NAND2_X2)                      0.03       1.73 f
  U4417/ZN (OAI21_X2)                      0.05       1.78 r
  U5882/ZN (INV_X4)                        0.01       1.79 f
  U5883/ZN (XNOR2_X2)                      0.07       1.86 f
  U5884/ZN (NAND2_X2)                      0.04       1.90 r
  U4444/ZN (OAI21_X2)                      0.04       1.94 f
  U5885/ZN (INV_X4)                        0.02       1.96 r
  U5886/ZN (XNOR2_X2)                      0.07       2.03 r
  U5887/ZN (NAND2_X2)                      0.03       2.06 f
  U4473/ZN (OAI21_X2)                      0.05       2.11 r
  U5888/ZN (INV_X4)                        0.01       2.12 f
  U5889/ZN (XNOR2_X2)                      0.07       2.19 f
  U5890/ZN (NAND2_X2)                      0.04       2.23 r
  U4507/ZN (OAI21_X2)                      0.04       2.26 f
  U5891/ZN (INV_X4)                        0.02       2.28 r
  U5892/ZN (XNOR2_X2)                      0.07       2.35 r
  U5893/ZN (NAND2_X2)                      0.03       2.38 f
  U4561/ZN (OAI21_X2)                      0.05       2.43 r
  U5894/ZN (INV_X4)                        0.01       2.44 f
  U5901/ZN (XNOR2_X2)                      0.07       2.51 f
  U5902/ZN (OAI22_X2)                      0.07       2.58 r
  U5903/ZN (INV_X4)                        0.01       2.60 f
  U5904/ZN (XNOR2_X2)                      0.06       2.66 f
  U7310/ZN (AOI22_X2)                      0.05       2.71 r
  U7311/ZN (NAND4_X2)                      0.03       2.75 f
  ex_mem/aluRes_q_reg[8]/D (DFFR_X1)       0.00       2.75 f
  data arrival time                                   2.75

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[8]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8641/ZN (XNOR2_X1)                      0.07       2.47 r
  U6353/ZN (OAI211_X2)                     0.04       2.51 f
  U6355/ZN (NAND2_X2)                      0.06       2.56 r
  U4784/ZN (OAI21_X2)                      0.03       2.59 f
  U8208/Z (MUX2_X1)                        0.09       2.69 f
  U8207/ZN (INV_X1)                        0.03       2.72 r
  ifetch/dffa/q_reg[25]/D (DFFRS_X2)       0.00       2.72 r
  data arrival time                                   2.72

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[25]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.72
  -----------------------------------------------------------
  slack (MET)                                         1.58


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8643/ZN (AOI22_X1)                      0.07       2.40 f
  U8641/ZN (XNOR2_X1)                      0.07       2.47 r
  U6353/ZN (OAI211_X2)                     0.04       2.51 f
  U6355/ZN (NAND2_X2)                      0.06       2.56 r
  U4784/ZN (OAI21_X2)                      0.03       2.59 f
  U8209/ZN (OAI22_X1)                      0.09       2.68 r
  if_id/incPC_q_reg[25]/D (DFFR_X1)        0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[25]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         1.60


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8644/ZN (XNOR2_X1)                      0.08       2.41 r
  U6348/ZN (OAI211_X2)                     0.04       2.45 f
  U6350/ZN (NAND2_X2)                      0.06       2.51 r
  U4785/ZN (OAI21_X2)                      0.03       2.54 f
  U8203/Z (MUX2_X1)                        0.09       2.63 f
  U8202/ZN (INV_X1)                        0.03       2.66 r
  ifetch/dffa/q_reg[24]/D (DFFRS_X2)       0.00       2.66 r
  data arrival time                                   2.66

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[24]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.66
  -----------------------------------------------------------
  slack (MET)                                         1.64


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8646/ZN (OAI22_X1)                      0.11       2.33 r
  U8644/ZN (XNOR2_X1)                      0.08       2.41 r
  U6348/ZN (OAI211_X2)                     0.04       2.45 f
  U6350/ZN (NAND2_X2)                      0.06       2.51 r
  U4785/ZN (OAI21_X2)                      0.03       2.54 f
  U8204/ZN (OAI22_X1)                      0.09       2.63 r
  if_id/incPC_q_reg[24]/D (DFFR_X1)        0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[24]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         1.65


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U4195/ZN (OAI21_X2)                      0.02       1.51 f
  U5810/ZN (INV_X4)                        0.02       1.53 r
  U5820/ZN (XNOR2_X2)                      0.07       1.60 r
  U5821/ZN (NAND2_X2)                      0.03       1.62 f
  U4454/ZN (OAI21_X2)                      0.05       1.67 r
  U5822/ZN (INV_X4)                        0.01       1.69 f
  U5823/ZN (XNOR2_X2)                      0.07       1.75 f
  U5824/ZN (NAND2_X2)                      0.04       1.79 r
  U4491/ZN (OAI21_X2)                      0.04       1.83 f
  U4234/ZN (OAI21_X2)                      0.07       1.90 r
  U5853/ZN (XNOR2_X2)                      0.08       1.97 r
  U5855/ZN (XNOR2_X2)                      0.08       2.05 r
  U5856/ZN (INV_X4)                        0.01       2.06 f
  U5857/ZN (XNOR2_X2)                      0.06       2.12 r
  U5860/ZN (INV_X4)                        0.01       2.13 f
  U4539/ZN (NAND3_X2)                      0.03       2.17 r
  U5861/ZN (NAND2_X2)                      0.03       2.20 f
  U5897/ZN (XNOR2_X2)                      0.07       2.27 f
  U5933/ZN (XNOR2_X2)                      0.07       2.34 f
  U5934/Z (MUX2_X2)                        0.13       2.47 f
  U4338/ZN (NOR2_X2)                       0.03       2.50 r
  U4948/ZN (NOR2_X2)                       0.02       2.52 f
  U7861/ZN (NAND2_X1)                      0.04       2.56 r
  ex_mem/aluRes_q_reg[7]/D (DFFR_X1)       0.00       2.56 r
  data arrival time                                   2.56

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[7]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -2.56
  -----------------------------------------------------------
  slack (MET)                                         1.73


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U4195/ZN (OAI21_X2)                                     0.02       1.51 f
  U5810/ZN (INV_X4)                                       0.02       1.53 r
  U5820/ZN (XNOR2_X2)                                     0.07       1.60 r
  U5821/ZN (NAND2_X2)                                     0.03       1.62 f
  U4454/ZN (OAI21_X2)                                     0.05       1.67 r
  U5822/ZN (INV_X4)                                       0.01       1.69 f
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 f
  U5824/ZN (NAND2_X2)                                     0.04       1.79 r
  U4491/ZN (OAI21_X2)                                     0.04       1.83 f
  U4234/ZN (OAI21_X2)                                     0.07       1.90 r
  U5853/ZN (XNOR2_X2)                                     0.08       1.97 r
  U5855/ZN (XNOR2_X2)                                     0.08       2.05 r
  U5856/ZN (INV_X4)                                       0.01       2.06 f
  U5857/ZN (XNOR2_X2)                                     0.06       2.12 r
  U5860/ZN (INV_X4)                                       0.01       2.13 f
  U4539/ZN (NAND3_X2)                                     0.03       2.17 r
  U5861/ZN (NAND2_X2)                                     0.03       2.20 f
  U5897/ZN (XNOR2_X2)                                     0.07       2.27 f
  U5933/ZN (XNOR2_X2)                                     0.07       2.34 f
  U5934/Z (MUX2_X2)                                       0.13       2.47 f
  U7737/ZN (OAI22_X2)                                     0.05       2.51 r
  U5320/ZN (OR2_X4)                                       0.05       2.57 r
  ex_mem/product_in_q_reg[7]/D (DFFR_X1)                  0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[7]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8647/ZN (XNOR2_X1)                      0.07       2.29 r
  U6341/ZN (OAI211_X2)                     0.04       2.33 f
  U6345/ZN (NAND2_X2)                      0.06       2.38 r
  U4786/ZN (OAI21_X2)                      0.03       2.42 f
  U8198/Z (MUX2_X1)                        0.09       2.51 f
  U8197/ZN (INV_X1)                        0.03       2.54 r
  ifetch/dffa/q_reg[23]/D (DFFRS_X2)       0.00       2.54 r
  data arrival time                                   2.54

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[23]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8649/ZN (AOI22_X1)                      0.07       2.22 f
  U8647/ZN (XNOR2_X1)                      0.07       2.29 r
  U6341/ZN (OAI211_X2)                     0.04       2.33 f
  U6345/ZN (NAND2_X2)                      0.06       2.38 r
  U4786/ZN (OAI21_X2)                      0.03       2.42 f
  U8199/ZN (OAI22_X1)                      0.09       2.51 r
  if_id/incPC_q_reg[23]/D (DFFR_X1)        0.00       2.51 r
  data arrival time                                   2.51

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[23]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.51
  -----------------------------------------------------------
  slack (MET)                                         1.77


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8650/ZN (XNOR2_X1)                      0.08       2.23 r
  U6338/ZN (OAI211_X2)                     0.04       2.27 f
  U6343/ZN (NAND2_X2)                      0.06       2.33 r
  U4771/ZN (OAI21_X2)                      0.03       2.36 f
  U8293/Z (MUX2_X1)                        0.11       2.47 f
  U8292/ZN (INV_X1)                        0.03       2.50 r
  ifetch/dffa/q_reg[22]/D (DFFRS_X2)       0.00       2.50 r
  data arrival time                                   2.50

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[22]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                         1.80


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8652/ZN (OAI22_X1)                      0.11       2.15 r
  U8650/ZN (XNOR2_X1)                      0.08       2.23 r
  U6338/ZN (OAI211_X2)                     0.04       2.27 f
  U6343/ZN (NAND2_X2)                      0.06       2.33 r
  U4771/ZN (OAI21_X2)                      0.03       2.36 f
  U8294/ZN (OAI22_X1)                      0.09       2.45 r
  if_id/incPC_q_reg[22]/D (DFFR_X1)        0.00       2.45 r
  data arrival time                                   2.45

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[22]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         1.83


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U5803/ZN (XNOR2_X2)                      0.07       1.55 r
  U5804/ZN (NAND2_X2)                      0.03       1.58 f
  U4505/ZN (OAI21_X2)                      0.05       1.63 r
  U4455/ZN (OAI21_X2)                      0.03       1.66 f
  U5809/ZN (INV_X4)                        0.02       1.69 r
  U5823/ZN (XNOR2_X2)                      0.07       1.75 r
  U5824/ZN (NAND2_X2)                      0.03       1.78 f
  U4491/ZN (OAI21_X2)                      0.05       1.83 r
  U5825/ZN (INV_X4)                        0.01       1.84 f
  U5826/ZN (XNOR2_X2)                      0.07       1.91 f
  U5827/ZN (NAND2_X2)                      0.04       1.95 r
  U4527/ZN (OAI21_X2)                      0.04       1.98 f
  U5828/ZN (INV_X4)                        0.02       2.00 r
  U5837/ZN (XNOR2_X2)                      0.07       2.07 r
  U5838/ZN (INV_X4)                        0.01       2.08 f
  U5839/ZN (NAND2_X2)                      0.05       2.13 r
  U6416/ZN (NAND2_X2)                      0.03       2.16 f
  U6417/Z (MUX2_X2)                        0.13       2.28 f
  U4775/ZN (NOR2_X2)                       0.04       2.32 r
  U4904/ZN (NOR2_X2)                       0.02       2.34 f
  U8254/ZN (NAND2_X1)                      0.04       2.38 r
  ex_mem/aluRes_q_reg[6]/D (DFFR_X1)       0.00       2.38 r
  data arrival time                                   2.38

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[6]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                         1.91


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8653/ZN (XNOR2_X1)                      0.07       2.11 r
  U6333/ZN (OAI211_X2)                     0.04       2.15 f
  U6335/ZN (NAND2_X2)                      0.06       2.21 r
  U4787/ZN (OAI21_X2)                      0.03       2.24 f
  U8193/Z (MUX2_X1)                        0.09       2.33 f
  U8192/ZN (INV_X1)                        0.03       2.36 r
  ifetch/dffa/q_reg[21]/D (DFFRS_X2)       0.00       2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[21]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         1.94


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U5803/ZN (XNOR2_X2)                                     0.07       1.55 r
  U5804/ZN (NAND2_X2)                                     0.03       1.58 f
  U4505/ZN (OAI21_X2)                                     0.05       1.63 r
  U4455/ZN (OAI21_X2)                                     0.03       1.66 f
  U5809/ZN (INV_X4)                                       0.02       1.69 r
  U5823/ZN (XNOR2_X2)                                     0.07       1.75 r
  U5824/ZN (NAND2_X2)                                     0.03       1.78 f
  U4491/ZN (OAI21_X2)                                     0.05       1.83 r
  U5825/ZN (INV_X4)                                       0.01       1.84 f
  U5826/ZN (XNOR2_X2)                                     0.07       1.91 f
  U5827/ZN (NAND2_X2)                                     0.04       1.95 r
  U4527/ZN (OAI21_X2)                                     0.04       1.98 f
  U5828/ZN (INV_X4)                                       0.02       2.00 r
  U5837/ZN (XNOR2_X2)                                     0.07       2.07 r
  U5838/ZN (INV_X4)                                       0.01       2.08 f
  U5839/ZN (NAND2_X2)                                     0.05       2.13 r
  U6416/ZN (NAND2_X2)                                     0.03       2.16 f
  U6417/Z (MUX2_X2)                                       0.13       2.28 f
  U7714/ZN (INV_X4)                                       0.02       2.30 r
  U7715/ZN (NAND2_X2)                                     0.02       2.32 f
  U7717/ZN (NAND3_X2)                                     0.03       2.35 r
  ex_mem/product_in_q_reg[6]/D (DFFR_X1)                  0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[6]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.94


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8655/ZN (AOI22_X1)                      0.07       2.04 f
  U8653/ZN (XNOR2_X1)                      0.07       2.11 r
  U6333/ZN (OAI211_X2)                     0.04       2.15 f
  U6335/ZN (NAND2_X2)                      0.06       2.21 r
  U4787/ZN (OAI21_X2)                      0.03       2.24 f
  U8194/ZN (OAI22_X1)                      0.09       2.33 r
  if_id/incPC_q_reg[21]/D (DFFR_X1)        0.00       2.33 r
  data arrival time                                   2.33

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[21]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                         1.95


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8656/ZN (XNOR2_X1)                      0.08       2.06 r
  U6328/ZN (OAI211_X2)                     0.04       2.10 f
  U6330/ZN (NAND2_X2)                      0.06       2.15 r
  U4788/ZN (OAI21_X2)                      0.03       2.18 f
  U8188/Z (MUX2_X1)                        0.09       2.28 f
  U8187/ZN (INV_X1)                        0.03       2.31 r
  ifetch/dffa/q_reg[20]/D (DFFRS_X2)       0.00       2.31 r
  data arrival time                                   2.31

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[20]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8661/ZN (AOI22_X1)                      0.07       1.86 f
  U8658/ZN (OAI22_X1)                      0.11       1.97 r
  U8656/ZN (XNOR2_X1)                      0.08       2.06 r
  U6328/ZN (OAI211_X2)                     0.04       2.10 f
  U6330/ZN (NAND2_X2)                      0.06       2.15 r
  U4788/ZN (OAI21_X2)                      0.03       2.18 f
  U8189/ZN (OAI22_X1)                      0.09       2.27 r
  if_id/incPC_q_reg[20]/D (DFFR_X1)        0.00       2.27 r
  data arrival time                                   2.27

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[20]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8662/ZN (XNOR2_X1)                      0.08       1.88 r
  U6315/ZN (OAI211_X2)                     0.04       1.92 f
  U6319/ZN (NAND2_X2)                      0.05       1.97 r
  U6323/ZN (INV_X4)                        0.01       1.99 f
  U6324/ZN (NAND2_X2)                      0.04       2.03 r
  U4789/ZN (OAI21_X2)                      0.03       2.06 f
  U8183/Z (MUX2_X1)                        0.09       2.15 f
  U8182/ZN (INV_X1)                        0.03       2.18 r
  ifetch/dffa/q_reg[19]/D (DFFRS_X2)       0.00       2.18 r
  data arrival time                                   2.18

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[19]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         2.12


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8662/ZN (XNOR2_X1)                      0.08       1.88 r
  U6315/ZN (OAI211_X2)                     0.04       1.92 f
  U6319/ZN (NAND2_X2)                      0.05       1.97 r
  U6323/ZN (INV_X4)                        0.01       1.99 f
  U6324/ZN (NAND2_X2)                      0.04       2.03 r
  U4789/ZN (OAI21_X2)                      0.03       2.06 f
  U8184/ZN (OAI22_X1)                      0.09       2.15 r
  if_id/incPC_q_reg[19]/D (DFFR_X1)        0.00       2.15 r
  data arrival time                                   2.15

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[19]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         2.13


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U4469/ZN (OAI21_X2)                      0.03       1.46 f
  U5794/ZN (INV_X4)                        0.02       1.49 r
  U5803/ZN (XNOR2_X2)                      0.07       1.55 r
  U5804/ZN (NAND2_X2)                      0.03       1.58 f
  U4505/ZN (OAI21_X2)                      0.05       1.63 r
  U5805/ZN (XNOR2_X2)                      0.08       1.70 r
  U5806/ZN (NAND2_X2)                      0.03       1.73 f
  U4553/ZN (OAI21_X2)                      0.05       1.78 r
  U5831/ZN (INV_X4)                        0.01       1.79 f
  U5833/ZN (XNOR2_X2)                      0.06       1.86 f
  U6113/ZN (XNOR2_X2)                      0.07       1.92 f
  U6402/Z (MUX2_X2)                        0.12       2.05 f
  U6403/ZN (INV_X4)                        0.02       2.07 r
  U6409/ZN (AOI221_X2)                     0.03       2.10 f
  U8248/ZN (NAND2_X1)                      0.05       2.15 r
  ex_mem/aluRes_q_reg[5]/D (DFFR_X1)       0.00       2.15 r
  data arrival time                                   2.15

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[5]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         2.14


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8662/ZN (XNOR2_X1)                      0.08       1.88 r
  U6315/ZN (OAI211_X2)                     0.04       1.92 f
  U6319/ZN (NAND2_X2)                      0.05       1.97 r
  U8289/ZN (NAND2_X1)                      0.03       2.01 f
  U8287/Z (MUX2_X1)                        0.11       2.12 f
  U8286/ZN (INV_X1)                        0.03       2.15 r
  ifetch/dffa/q_reg[18]/D (DFFRS_X2)       0.00       2.15 r
  data arrival time                                   2.15

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[18]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         2.15


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U4469/ZN (OAI21_X2)                                     0.03       1.46 f
  U5794/ZN (INV_X4)                                       0.02       1.49 r
  U5803/ZN (XNOR2_X2)                                     0.07       1.55 r
  U5804/ZN (NAND2_X2)                                     0.03       1.58 f
  U4505/ZN (OAI21_X2)                                     0.05       1.63 r
  U5805/ZN (XNOR2_X2)                                     0.08       1.70 r
  U5806/ZN (NAND2_X2)                                     0.03       1.73 f
  U4553/ZN (OAI21_X2)                                     0.05       1.78 r
  U5831/ZN (INV_X4)                                       0.01       1.79 f
  U5833/ZN (XNOR2_X2)                                     0.06       1.86 f
  U6113/ZN (XNOR2_X2)                                     0.07       1.92 f
  U6402/Z (MUX2_X2)                                       0.12       2.05 f
  U6403/ZN (INV_X4)                                       0.02       2.07 r
  U7718/ZN (NAND2_X2)                                     0.02       2.09 f
  U7721/ZN (NAND3_X2)                                     0.03       2.12 r
  ex_mem/product_in_q_reg[5]/D (DFFR_X1)                  0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[5]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8665/ZN (INV_X1)                        0.02       1.70 f
  U8664/ZN (OAI22_X1)                      0.10       1.80 r
  U8662/ZN (XNOR2_X1)                      0.08       1.88 r
  U6315/ZN (OAI211_X2)                     0.04       1.92 f
  U6319/ZN (NAND2_X2)                      0.05       1.97 r
  U8289/ZN (NAND2_X1)                      0.03       2.01 f
  U8288/ZN (OAI22_X1)                      0.09       2.09 r
  if_id/incPC_q_reg[18]/D (DFFR_X1)        0.00       2.09 r
  data arrival time                                   2.09

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[18]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         2.18


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8666/Z (XOR2_X1)                        0.11       1.78 r
  U6312/ZN (OAI211_X2)                     0.04       1.82 f
  U6317/ZN (NAND2_X2)                      0.06       1.87 r
  U4772/ZN (OAI21_X2)                      0.03       1.91 f
  U8282/Z (MUX2_X1)                        0.11       2.02 f
  U8281/ZN (INV_X1)                        0.03       2.05 r
  ifetch/dffa/q_reg[17]/D (DFFRS_X2)       0.00       2.05 r
  data arrival time                                   2.05

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[17]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.25


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8668/ZN (OAI22_X1)                      0.11       1.67 r
  U8666/Z (XOR2_X1)                        0.11       1.78 r
  U6312/ZN (OAI211_X2)                     0.04       1.82 f
  U6317/ZN (NAND2_X2)                      0.06       1.87 r
  U4772/ZN (OAI21_X2)                      0.03       1.91 f
  U8283/ZN (OAI22_X1)                      0.09       2.00 r
  if_id/incPC_q_reg[17]/D (DFFR_X1)        0.00       2.00 r
  data arrival time                                   2.00

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[17]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)         0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)          0.18       0.18 f
  U5426/ZN (XNOR2_X2)                      0.07       0.25 f
  U5370/ZN (OAI21_X2)                      0.12       0.37 r
  U5189/ZN (INV_X4)                        0.12       0.49 f
  U5431/ZN (NAND2_X2)                      0.08       0.58 r
  U5702/ZN (INV_X4)                        0.02       0.60 f
  U5703/ZN (NAND2_X2)                      0.04       0.65 r
  U5704/ZN (INV_X4)                        0.01       0.66 f
  U5092/ZN (NAND2_X2)                      0.12       0.78 r
  U5013/ZN (INV_X4)                        0.09       0.87 f
  U5706/ZN (NAND2_X2)                      0.04       0.92 r
  U5285/ZN (NAND3_X2)                      0.03       0.95 f
  U5284/ZN (INV_X4)                        0.07       1.01 r
  U4278/ZN (INV_X4)                        0.07       1.09 f
  U5758/ZN (NAND2_X2)                      0.05       1.14 r
  U5759/ZN (INV_X4)                        0.01       1.15 f
  U4503/ZN (NAND3_X2)                      0.04       1.19 r
  U5764/ZN (INV_X4)                        0.01       1.20 f
  U5766/ZN (NAND2_X2)                      0.03       1.23 r
  U4456/ZN (OAI21_X2)                      0.03       1.26 f
  U5778/ZN (INV_X4)                        0.03       1.29 r
  U5781/ZN (XNOR2_X2)                      0.07       1.35 r
  U5782/ZN (NAND2_X2)                      0.03       1.38 f
  U4493/ZN (OAI21_X2)                      0.05       1.43 r
  U5783/ZN (XNOR2_X2)                      0.08       1.50 r
  U5784/ZN (NAND2_X2)                      0.03       1.53 f
  U4528/ZN (OAI21_X2)                      0.05       1.58 r
  U5790/ZN (XNOR2_X2)                      0.08       1.66 r
  U5791/ZN (INV_X4)                        0.01       1.67 f
  U5792/ZN (NAND2_X2)                      0.05       1.71 r
  U6073/ZN (NAND2_X2)                      0.03       1.75 f
  U6234/Z (MUX2_X2)                        0.13       1.88 f
  U4790/ZN (NOR2_X2)                       0.04       1.91 r
  U6235/ZN (AOI211_X2)                     0.03       1.95 f
  U8175/ZN (NAND2_X1)                      0.04       1.99 r
  ex_mem/aluRes_q_reg[4]/D (DFFR_X1)       0.00       1.99 r
  data arrival time                                   1.99

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[4]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: ex_mem/isZero_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/isZero_q_reg/CK (DFFR_X1)                        0.00       0.00 r
  ex_mem/isZero_q_reg/Q (DFFR_X1)                         0.18       0.18 f
  U5426/ZN (XNOR2_X2)                                     0.07       0.25 f
  U5370/ZN (OAI21_X2)                                     0.12       0.37 r
  U5189/ZN (INV_X4)                                       0.12       0.49 f
  U5431/ZN (NAND2_X2)                                     0.08       0.58 r
  U5702/ZN (INV_X4)                                       0.02       0.60 f
  U5703/ZN (NAND2_X2)                                     0.04       0.65 r
  U5704/ZN (INV_X4)                                       0.01       0.66 f
  U5092/ZN (NAND2_X2)                                     0.12       0.78 r
  U5013/ZN (INV_X4)                                       0.09       0.87 f
  U5706/ZN (NAND2_X2)                                     0.04       0.92 r
  U5285/ZN (NAND3_X2)                                     0.03       0.95 f
  U5284/ZN (INV_X4)                                       0.07       1.01 r
  U4278/ZN (INV_X4)                                       0.07       1.09 f
  U5758/ZN (NAND2_X2)                                     0.05       1.14 r
  U5759/ZN (INV_X4)                                       0.01       1.15 f
  U4503/ZN (NAND3_X2)                                     0.04       1.19 r
  U5764/ZN (INV_X4)                                       0.01       1.20 f
  U5766/ZN (NAND2_X2)                                     0.03       1.23 r
  U4456/ZN (OAI21_X2)                                     0.03       1.26 f
  U5778/ZN (INV_X4)                                       0.03       1.29 r
  U5781/ZN (XNOR2_X2)                                     0.07       1.35 r
  U5782/ZN (NAND2_X2)                                     0.03       1.38 f
  U4493/ZN (OAI21_X2)                                     0.05       1.43 r
  U5783/ZN (XNOR2_X2)                                     0.08       1.50 r
  U5784/ZN (NAND2_X2)                                     0.03       1.53 f
  U4528/ZN (OAI21_X2)                                     0.05       1.58 r
  U5790/ZN (XNOR2_X2)                                     0.08       1.66 r
  U5791/ZN (INV_X4)                                       0.01       1.67 f
  U5792/ZN (NAND2_X2)                                     0.05       1.71 r
  U6073/ZN (NAND2_X2)                                     0.03       1.75 f
  U6234/Z (MUX2_X2)                                       0.13       1.88 f
  U7727/ZN (INV_X4)                                       0.02       1.90 r
  U7728/ZN (NAND2_X2)                                     0.02       1.91 f
  U7731/ZN (NAND3_X2)                                     0.03       1.95 r
  ex_mem/product_in_q_reg[4]/D (DFFR_X1)                  0.00       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[4]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        2.35


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8669/ZN (XNOR2_X1)                      0.08       1.64 f
  U6305/ZN (OAI211_X2)                     0.07       1.71 r
  U6460/ZN (INV_X4)                        0.01       1.72 f
  U6461/ZN (NAND2_X2)                      0.02       1.74 r
  U8278/ZN (NAND2_X1)                      0.03       1.77 f
  U8276/Z (MUX2_X1)                        0.11       1.89 f
  U8275/ZN (INV_X1)                        0.03       1.92 r
  ifetch/dffa/q_reg[16]/D (DFFRS_X2)       0.00       1.92 r
  data arrival time                                   1.92

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[16]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         2.38


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8671/ZN (AOI22_X1)                      0.07       1.56 f
  U8669/ZN (XNOR2_X1)                      0.08       1.64 f
  U6305/ZN (OAI211_X2)                     0.07       1.71 r
  U6460/ZN (INV_X4)                        0.01       1.72 f
  U6461/ZN (NAND2_X2)                      0.02       1.74 r
  U8278/ZN (NAND2_X1)                      0.03       1.77 f
  U8277/ZN (OAI22_X1)                      0.09       1.86 r
  if_id/incPC_q_reg[16]/D (DFFR_X1)        0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[16]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         2.42


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.11       0.11 f
  U8457/ZN (NOR2_X1)                                      0.08       0.19 r
  U8456/ZN (NAND2_X1)                                     0.04       0.23 f
  U8455/ZN (NOR2_X1)                                      0.07       0.30 r
  U8454/ZN (NAND2_X1)                                     0.04       0.34 f
  U8453/ZN (NOR2_X1)                                      0.07       0.41 r
  U8452/ZN (NAND2_X1)                                     0.04       0.45 f
  U8451/ZN (NOR2_X1)                                      0.07       0.52 r
  U8450/ZN (NAND2_X1)                                     0.04       0.56 f
  U8449/ZN (NOR2_X1)                                      0.07       0.63 r
  U8448/ZN (NAND2_X1)                                     0.04       0.67 f
  U8447/ZN (NOR2_X1)                                      0.07       0.74 r
  U8446/ZN (NAND2_X1)                                     0.04       0.79 f
  U8445/ZN (NOR2_X1)                                      0.07       0.86 r
  U8444/ZN (NAND2_X1)                                     0.04       0.90 f
  U8443/ZN (NOR2_X1)                                      0.07       0.97 r
  U8442/ZN (NAND2_X1)                                     0.04       1.01 f
  U8441/ZN (NOR2_X1)                                      0.07       1.08 r
  U8440/ZN (NAND2_X1)                                     0.04       1.12 f
  U8439/ZN (NOR2_X1)                                      0.07       1.19 r
  U8438/ZN (NAND2_X1)                                     0.04       1.23 f
  U8437/ZN (NOR2_X1)                                      0.07       1.30 r
  U8436/ZN (NAND2_X1)                                     0.04       1.35 f
  U8435/ZN (NOR2_X1)                                      0.07       1.42 r
  U8434/ZN (NAND2_X1)                                     0.04       1.46 f
  U8433/ZN (NOR2_X1)                                      0.07       1.53 r
  U8432/ZN (NAND2_X1)                                     0.04       1.57 f
  U8431/ZN (NOR2_X1)                                      0.07       1.64 r
  U8430/ZN (NAND2_X1)                                     0.03       1.67 f
  U8429/Z (XOR2_X1)                                       0.07       1.75 f
  U8428/Z (MUX2_X1)                                       0.12       1.86 f
  mem_wb/reg31Val_q_reg[31]/D (DFF_X2)                    0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[31]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifetch/dffa/q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8672/ZN (XNOR2_X1)                      0.08       1.58 r
  U6302/ZN (OAI211_X2)                     0.04       1.62 f
  U6307/ZN (NAND2_X2)                      0.06       1.68 r
  U4774/ZN (OAI21_X2)                      0.03       1.71 f
  U8271/Z (MUX2_X1)                        0.11       1.82 f
  U8270/ZN (INV_X1)                        0.03       1.85 r
  ifetch/dffa/q_reg[15]/D (DFFRS_X2)       0.00       1.85 r
  data arrival time                                   1.85

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ifetch/dffa/q_reg[15]/CK (DFFRS_X2)      0.00       4.35 r
  library setup time                      -0.05       4.30
  data required time                                  4.30
  -----------------------------------------------------------
  data required time                                  4.30
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         2.45


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)                          0.19       0.19 f
  U5434/ZN (NAND2_X2)                                     0.05       0.24 r
  U5438/ZN (INV_X4)                                       0.01       0.25 f
  U5272/ZN (NOR3_X2)                                      0.05       0.30 r
  U5442/ZN (INV_X4)                                       0.02       0.32 f
  U5271/ZN (NOR3_X2)                                      0.25       0.57 r
  U5460/ZN (NAND2_X2)                                     0.02       0.59 f
  U5461/ZN (NAND4_X2)                                     0.10       0.69 r
  U5516/ZN (NAND2_X2)                                     0.03       0.72 f
  U4138/ZN (NAND3_X2)                                     0.06       0.78 r
  U5570/ZN (INV_X4)                                       0.02       0.80 f
  U4523/ZN (NAND3_X2)                                     0.04       0.84 r
  U4552/ZN (NOR3_X2)                                      0.03       0.86 f
  U5571/ZN (NAND4_X2)                                     0.07       0.93 r
  U5573/ZN (INV_X4)                                       0.02       0.95 f
  U5575/ZN (NAND2_X2)                                     0.07       1.02 r
  U4593/ZN (INV_X4)                                       0.04       1.06 f
  U8894/ZN (AOI221_X1)                                    0.21       1.27 r
  U8832/ZN (OAI22_X1)                                     0.07       1.34 f
  U4635/ZN (AOI211_X2)                                    0.13       1.47 r
  U4669/ZN (NOR2_X2)                                      0.02       1.50 f
  U4820/ZN (NOR2_X2)                                      0.05       1.54 r
  U6220/ZN (NAND3_X2)                                     0.04       1.58 f
  U6467/ZN (NAND2_X2)                                     0.04       1.62 r
  U6468/ZN (NAND4_X2)                                     0.04       1.66 f
  U7711/Z (MUX2_X2)                                       0.12       1.78 f
  U4950/ZN (NOR2_X2)                                      0.03       1.81 r
  U7713/ZN (NAND2_X2)                                     0.02       1.83 f
  ex_mem/product_in_q_reg[3]/D (DFFR_X1)                  0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[3]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.46


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5460/ZN (NAND2_X2)                      0.02       0.59 f
  U5461/ZN (NAND4_X2)                      0.10       0.69 r
  U5516/ZN (NAND2_X2)                      0.03       0.72 f
  U4138/ZN (NAND3_X2)                      0.06       0.78 r
  U5570/ZN (INV_X4)                        0.02       0.80 f
  U4523/ZN (NAND3_X2)                      0.04       0.84 r
  U4552/ZN (NOR3_X2)                       0.03       0.86 f
  U5571/ZN (NAND4_X2)                      0.07       0.93 r
  U5573/ZN (INV_X4)                        0.02       0.95 f
  U5575/ZN (NAND2_X2)                      0.07       1.02 r
  U4593/ZN (INV_X4)                        0.04       1.06 f
  U8905/ZN (AOI221_X1)                     0.18       1.25 r
  U8904/ZN (OAI21_X1)                      0.05       1.30 f
  U8903/ZN (AOI221_X1)                     0.15       1.45 r
  U8901/ZN (OAI221_X1)                     0.07       1.51 f
  U6389/ZN (NAND2_X2)                      0.04       1.55 r
  U6392/ZN (NAND3_X2)                      0.03       1.59 f
  U4778/ZN (AOI222_X1)                     0.10       1.69 r
  U4777/ZN (NAND3_X2)                      0.04       1.73 f
  U6397/ZN (AOI211_X2)                     0.06       1.78 r
  U8239/ZN (NAND2_X1)                      0.03       1.81 f
  ex_mem/aluRes_q_reg[2]/D (DFFR_X1)       0.00       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[2]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         2.47


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)                          0.19       0.19 f
  U5434/ZN (NAND2_X2)                                     0.05       0.24 r
  U5438/ZN (INV_X4)                                       0.01       0.25 f
  U5272/ZN (NOR3_X2)                                      0.05       0.30 r
  U5442/ZN (INV_X4)                                       0.02       0.32 f
  U5271/ZN (NOR3_X2)                                      0.25       0.57 r
  U5460/ZN (NAND2_X2)                                     0.02       0.59 f
  U5461/ZN (NAND4_X2)                                     0.10       0.69 r
  U5516/ZN (NAND2_X2)                                     0.03       0.72 f
  U4138/ZN (NAND3_X2)                                     0.06       0.78 r
  U5570/ZN (INV_X4)                                       0.02       0.80 f
  U4523/ZN (NAND3_X2)                                     0.04       0.84 r
  U4552/ZN (NOR3_X2)                                      0.03       0.86 f
  U5571/ZN (NAND4_X2)                                     0.07       0.93 r
  U5573/ZN (INV_X4)                                       0.02       0.95 f
  U5575/ZN (NAND2_X2)                                     0.07       1.02 r
  U4593/ZN (INV_X4)                                       0.04       1.06 f
  U8905/ZN (AOI221_X1)                                    0.18       1.25 r
  U8904/ZN (OAI21_X1)                                     0.05       1.30 f
  U8903/ZN (AOI221_X1)                                    0.15       1.45 r
  U8901/ZN (OAI221_X1)                                    0.07       1.51 f
  U6389/ZN (NAND2_X2)                                     0.04       1.55 r
  U6392/ZN (NAND3_X2)                                     0.03       1.59 f
  U4778/ZN (AOI222_X1)                                    0.10       1.69 r
  U4777/ZN (NAND3_X2)                                     0.04       1.73 f
  U7724/ZN (INV_X4)                                       0.02       1.75 r
  U7725/Z (MUX2_X2)                                       0.05       1.79 r
  U7726/ZN (NAND3_X2)                                     0.02       1.82 f
  ex_mem/product_in_q_reg[2]/D (DFFR_X1)                  0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[2]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.06       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/product_in_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)                         0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)                          0.19       0.19 f
  U5434/ZN (NAND2_X2)                                     0.05       0.24 r
  U5438/ZN (INV_X4)                                       0.01       0.25 f
  U5272/ZN (NOR3_X2)                                      0.05       0.30 r
  U5442/ZN (INV_X4)                                       0.02       0.32 f
  U5271/ZN (NOR3_X2)                                      0.25       0.57 r
  U5614/ZN (NAND2_X2)                                     0.02       0.59 f
  U4878/ZN (NAND3_X2)                                     0.08       0.67 r
  U5616/ZN (NAND2_X2)                                     0.02       0.70 f
  U5366/ZN (NAND3_X2)                                     0.14       0.83 r
  U5367/ZN (INV_X4)                                       0.06       0.90 f
  U8920/ZN (NAND2_X1)                                     0.11       1.01 r
  U4636/ZN (INV_X4)                                       0.04       1.05 f
  U4646/ZN (NOR2_X2)                                      0.12       1.17 r
  U8882/ZN (OR2_X1)                                       0.15       1.33 r
  U4675/ZN (OAI21_X2)                                     0.06       1.39 f
  U6631/Z (MUX2_X2)                                       0.15       1.54 f
  U4698/ZN (NOR2_X2)                                      0.04       1.58 r
  U7576/ZN (AOI211_X2)                                    0.03       1.61 f
  U7577/ZN (NAND3_X2)                                     0.06       1.67 r
  U7732/ZN (INV_X4)                                       0.01       1.68 f
  U7733/Z (MUX2_X2)                                       0.11       1.79 f
  U7735/ZN (NAND2_X2)                                     0.03       1.82 r
  ex_mem/product_in_q_reg[1]/D (DFFR_X1)                  0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  ex_mem/product_in_q_reg[1]/CK (DFFR_X1)                 0.00       4.35 r
  library setup time                                     -0.05       4.29
  data required time                                                 4.29
  --------------------------------------------------------------------------
  data required time                                                 4.29
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: ex_mem/incPC_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: if_id/incPC_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ex_mem/incPC_q_reg[1]/CK (DFFR_X1)       0.00       0.00 r
  ex_mem/incPC_q_reg[1]/QN (DFFR_X1)       0.16       0.16 r
  U8707/ZN (XNOR2_X1)                      0.05       0.21 f
  U8705/ZN (OAI22_X1)                      0.09       0.30 r
  U8703/ZN (AOI21_X1)                      0.04       0.34 f
  U8702/ZN (AOI21_X1)                      0.10       0.44 r
  U8701/ZN (AOI22_X1)                      0.06       0.50 f
  U8699/ZN (OAI22_X1)                      0.11       0.61 r
  U8697/ZN (AOI22_X1)                      0.07       0.68 f
  U8695/ZN (OAI22_X1)                      0.11       0.79 r
  U8693/ZN (AOI22_X1)                      0.07       0.86 f
  U8691/ZN (OAI22_X1)                      0.11       0.97 r
  U8689/ZN (AOI22_X1)                      0.07       1.03 f
  U8686/ZN (OAI22_X1)                      0.11       1.14 r
  U8683/ZN (AOI22_X1)                      0.07       1.21 f
  U8680/ZN (OAI22_X1)                      0.11       1.32 r
  U8677/ZN (AOI22_X1)                      0.07       1.39 f
  U8674/ZN (OAI22_X1)                      0.11       1.50 r
  U8672/ZN (XNOR2_X1)                      0.08       1.58 r
  U6302/ZN (OAI211_X2)                     0.04       1.62 f
  U6307/ZN (NAND2_X2)                      0.06       1.68 r
  U4774/ZN (OAI21_X2)                      0.03       1.71 f
  U8272/ZN (OAI22_X1)                      0.09       1.80 r
  if_id/incPC_q_reg[15]/D (DFFR_X1)        0.00       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  if_id/incPC_q_reg[15]/CK (DFFR_X1)       0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         2.48


  Startpoint: ex_mem/incPC_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem_wb/reg31Val_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_mem/incPC_q_reg[2]/CK (DFFR_X1)                      0.00       0.00 r
  ex_mem/incPC_q_reg[2]/QN (DFFR_X1)                      0.11       0.11 f
  U8457/ZN (NOR2_X1)                                      0.08       0.19 r
  U8456/ZN (NAND2_X1)                                     0.04       0.23 f
  U8455/ZN (NOR2_X1)                                      0.07       0.30 r
  U8454/ZN (NAND2_X1)                                     0.04       0.34 f
  U8453/ZN (NOR2_X1)                                      0.07       0.41 r
  U8452/ZN (NAND2_X1)                                     0.04       0.45 f
  U8451/ZN (NOR2_X1)                                      0.07       0.52 r
  U8450/ZN (NAND2_X1)                                     0.04       0.56 f
  U8449/ZN (NOR2_X1)                                      0.07       0.63 r
  U8448/ZN (NAND2_X1)                                     0.04       0.67 f
  U8447/ZN (NOR2_X1)                                      0.07       0.74 r
  U8446/ZN (NAND2_X1)                                     0.04       0.79 f
  U8445/ZN (NOR2_X1)                                      0.07       0.86 r
  U8444/ZN (NAND2_X1)                                     0.04       0.90 f
  U8443/ZN (NOR2_X1)                                      0.07       0.97 r
  U8442/ZN (NAND2_X1)                                     0.04       1.01 f
  U8441/ZN (NOR2_X1)                                      0.07       1.08 r
  U8440/ZN (NAND2_X1)                                     0.04       1.12 f
  U8439/ZN (NOR2_X1)                                      0.07       1.19 r
  U8438/ZN (NAND2_X1)                                     0.04       1.23 f
  U8437/ZN (NOR2_X1)                                      0.07       1.30 r
  U8436/ZN (NAND2_X1)                                     0.04       1.35 f
  U8435/ZN (NOR2_X1)                                      0.07       1.42 r
  U8434/ZN (NAND2_X1)                                     0.04       1.46 f
  U8433/ZN (NOR2_X1)                                      0.07       1.53 r
  U8432/ZN (NAND2_X1)                                     0.04       1.57 f
  U8431/ZN (NOR2_X1)                                      0.07       1.64 r
  U8238/Z (XOR2_X1)                                       0.04       1.68 f
  U8237/Z (MUX2_X1)                                       0.12       1.79 f
  mem_wb/reg31Val_q_reg[30]/D (DFF_X2)                    0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   4.35       4.35
  clock network delay (ideal)                             0.00       4.35
  mem_wb/reg31Val_q_reg[30]/CK (DFF_X2)                   0.00       4.35 r
  library setup time                                     -0.05       4.30
  data required time                                                 4.30
  --------------------------------------------------------------------------
  data required time                                                 4.30
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.51


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5460/ZN (NAND2_X2)                      0.02       0.59 f
  U5461/ZN (NAND4_X2)                      0.10       0.69 r
  U5516/ZN (NAND2_X2)                      0.03       0.72 f
  U4138/ZN (NAND3_X2)                      0.06       0.78 r
  U5570/ZN (INV_X4)                        0.02       0.80 f
  U4523/ZN (NAND3_X2)                      0.04       0.84 r
  U4552/ZN (NOR3_X2)                       0.03       0.86 f
  U5571/ZN (NAND4_X2)                      0.07       0.93 r
  U5573/ZN (INV_X4)                        0.02       0.95 f
  U5575/ZN (NAND2_X2)                      0.07       1.02 r
  U4593/ZN (INV_X4)                        0.04       1.06 f
  U8905/ZN (AOI221_X1)                     0.18       1.25 r
  U8904/ZN (OAI21_X1)                      0.05       1.30 f
  U8903/ZN (AOI221_X1)                     0.15       1.45 r
  U8901/ZN (OAI221_X1)                     0.07       1.51 f
  U6628/ZN (NAND2_X2)                      0.04       1.55 r
  U6629/ZN (NAND4_X2)                      0.04       1.60 f
  U7576/ZN (AOI211_X2)                     0.06       1.66 r
  U7577/ZN (NAND3_X2)                      0.04       1.69 f
  U7579/ZN (AOI22_X2)                      0.06       1.75 r
  U4947/ZN (NAND3_X2)                      0.03       1.77 f
  ex_mem/aluRes_q_reg[1]/D (DFFR_X1)       0.00       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[1]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.06       4.29
  data required time                                  4.29
  -----------------------------------------------------------
  data required time                                  4.29
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         2.51


  Startpoint: mem_wb/regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ex_mem/aluRes_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_wb/regWr_q_reg/CK (DFFR_X2)          0.00       0.00 r
  mem_wb/regWr_q_reg/Q (DFFR_X2)           0.19       0.19 f
  U5434/ZN (NAND2_X2)                      0.05       0.24 r
  U5438/ZN (INV_X4)                        0.01       0.25 f
  U5272/ZN (NOR3_X2)                       0.05       0.30 r
  U5442/ZN (INV_X4)                        0.02       0.32 f
  U5271/ZN (NOR3_X2)                       0.25       0.57 r
  U5460/ZN (NAND2_X2)                      0.02       0.59 f
  U5461/ZN (NAND4_X2)                      0.10       0.69 r
  U5516/ZN (NAND2_X2)                      0.03       0.72 f
  U4138/ZN (NAND3_X2)                      0.06       0.78 r
  U5570/ZN (INV_X4)                        0.02       0.80 f
  U4523/ZN (NAND3_X2)                      0.04       0.84 r
  U4552/ZN (NOR3_X2)                       0.03       0.86 f
  U5571/ZN (NAND4_X2)                      0.07       0.93 r
  U5573/ZN (INV_X4)                        0.02       0.95 f
  U5575/ZN (NAND2_X2)                      0.07       1.02 r
  U4593/ZN (INV_X4)                        0.04       1.06 f
  U8894/ZN (AOI221_X1)                     0.21       1.27 r
  U8832/ZN (OAI22_X1)                      0.07       1.34 f
  U4635/ZN (AOI211_X2)                     0.13       1.47 r
  U4669/ZN (NOR2_X2)                       0.02       1.50 f
  U4820/ZN (NOR2_X2)                       0.05       1.54 r
  U6220/ZN (NAND3_X2)                      0.04       1.58 f
  U6467/ZN (NAND2_X2)                      0.04       1.62 r
  U6468/ZN (NAND4_X2)                      0.04       1.66 f
  U6470/ZN (AOI211_X2)                     0.05       1.71 r
  U8301/ZN (NAND2_X1)                      0.03       1.74 f
  ex_mem/aluRes_q_reg[3]/D (DFFR_X1)       0.00       1.74 f
  data arrival time                                   1.74

  clock clk (rise edge)                    4.35       4.35
  clock network delay (ideal)              0.00       4.35
  ex_mem/aluRes_q_reg[3]/CK (DFFR_X1)      0.00       4.35 r
  library setup time                      -0.07       4.28
  data required time                                  4.28
  -----------------------------------------------------------
  data required time                                  4.28
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         2.54


1
