#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  3 13:43:19 2019
# Process ID: 1543
# Current directory: /home/mtayler/Documents/ceng441/cordic/cordic.runs/synth_1
# Command line: vivado -log board.vds -tempDir /var/log/xilinx/ -product Vivado -mode batch -messageDb vivado.pb -notrace -source board.tcl
# Log file: /home/mtayler/Documents/ceng441/cordic/cordic.runs/synth_1/board.vds
# Journal file: /home/mtayler/Documents/ceng441/cordic/cordic.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/mtayler/.Xilinx/Vivado/Vivado_init.tcl'
source board.tcl -notrace
Command: synth_design -top board -part xc7a35tcpg236-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1550 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.559 ; gain = 87.988 ; free physical = 5253 ; free virtual = 6259
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'board' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:49]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/debouncer.vhd:14' bound to instance 'RESET_DBNCR' of component 'DEBOUNCER' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:84]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/debouncer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/debouncer.vhd:23]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/debouncer.vhd:14' bound to instance 'START_DBNCR' of component 'DEBOUNCER' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:91]
INFO: [Synth 8-3491] module 'cordic' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:34' bound to instance 'CORDIC1' of component 'CORDIC' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:101]
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:49]
INFO: [Synth 8-3491] module 'regfile' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/regfile.vhd:34' bound to instance 'REGFILE1' of component 'REGFILE' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:90]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/regfile.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/regfile.vhd:47]
INFO: [Synth 8-3491] module 'controller' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/controller.vhd:38' bound to instance 'CONTROLLER1' of component 'CONTROLLER' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:104]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/controller.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/controller.vhd:51]
INFO: [Synth 8-3491] module 'alu' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/alu.vhd:34' bound to instance 'ALU1' of component 'ALU' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:116]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/alu.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'alu' (4#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/alu.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'cordic' (5#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/cordic.vhd:49]
INFO: [Synth 8-3491] module 'hex_driver' declared at '/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:12' bound to instance 'HEX' of component 'HEX_DRIVER' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:115]
INFO: [Synth 8-638] synthesizing module 'hex_driver' [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:25]
INFO: [Synth 8-226] default block is never used [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:76]
INFO: [Synth 8-226] default block is never used [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'hex_driver' (6#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:25]
INFO: [Synth 8-226] default block is never used [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'board' (7#1) [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/board.vhd:49]
WARNING: [Synth 8-3331] design alu has unconnected port op
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.090 ; gain = 130.520 ; free physical = 5262 ; free virtual = 6270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1302.090 ; gain = 130.520 ; free physical = 5260 ; free virtual = 6269
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/var/log/xilinx/.Xil_mtayler/Vivado-1543-tayler-arch/board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/var/log/xilinx/.Xil_mtayler/Vivado-1543-tayler-arch/board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1626.293 ; gain = 0.000 ; free physical = 4978 ; free virtual = 6021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 5053 ; free virtual = 6096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 5053 ; free virtual = 6096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 5053 ; free virtual = 6096
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "THETA_LOOKUP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/controller.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element refresh_display_counter_reg was removed.  [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 5049 ; free virtual = 6092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module board 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module hex_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RESET_DBNCR/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RESET_DBNCR/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "START_DBNCR/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "START_DBNCR/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element CORDIC1/CONTROLLER1/index_reg was removed.  [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/new/controller.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element HEX/refresh_display_counter_reg was removed.  [/home/mtayler/Documents/ceng441/cordic/cordic.srcs/sources_1/imports/Downloads/hex_driver.vhd:43]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\HEX/refresh_display_counter_reg[22] )
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[17]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[18]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[19]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[20]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[21]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[22]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[23]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[24]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[25]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[26]) is unused and will be removed from module board.
WARNING: [Synth 8-3332] Sequential element (HEX/refresh_display_counter_reg[27]) is unused and will be removed from module board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 5024 ; free virtual = 6069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /var/log/xilinx//.Xil_mtayler/Vivado-1543-tayler-arch/realtime/board_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1626.293 ; gain = 454.723 ; free physical = 4895 ; free virtual = 5947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4873 ; free virtual = 5926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4866 ; free virtual = 5918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     3|
|4     |LUT2   |    37|
|5     |LUT3   |    18|
|6     |LUT4   |    37|
|7     |LUT5   |    70|
|8     |LUT6   |   217|
|9     |FDCE   |    19|
|10    |FDPE   |     4|
|11    |FDRE   |   121|
|12    |FDSE   |     8|
|13    |IBUF   |    11|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   603|
|2     |  CORDIC1       |cordic      |   291|
|3     |    ALU1        |alu         |    34|
|4     |    CONTROLLER1 |controller  |    34|
|5     |    REGFILE1    |regfile     |   222|
|6     |  HEX           |hex_driver  |    80|
|7     |  RESET_DBNCR   |debouncer   |    98|
|8     |  START_DBNCR   |debouncer_0 |   110|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.309 ; gain = 486.738 ; free physical = 4863 ; free virtual = 5915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1658.309 ; gain = 162.535 ; free physical = 4919 ; free virtual = 5971
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1658.316 ; gain = 486.738 ; free physical = 4918 ; free virtual = 5971
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 1658.316 ; gain = 512.582 ; free physical = 4924 ; free virtual = 5976
INFO: [Common 17-1381] The checkpoint '/home/mtayler/Documents/ceng441/cordic/cordic.runs/synth_1/board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_utilization_synth.rpt -pb board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1658.316 ; gain = 0.000 ; free physical = 4936 ; free virtual = 5990
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 13:44:19 2019...
