{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742764156453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742764156459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:09:16 2025 " "Processing started: Sun Mar 23 14:09:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742764156459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764156459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off lfoGenerator -c lfoGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764156459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742764157637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742764157637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfogenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfogenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfoGenerator " "Found entity 1: lfoGenerator" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742764167001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764167001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdDisplay.sv(86) " "Verilog HDL information at lcdDisplay.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742764167011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcddisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742764167012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764167012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lfoGenerator " "Elaborating entity \"lfoGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742764167139 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_CSB lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_CSB used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764167147 "|lfoGenerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_SCLK lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_SCLK used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DAC_DIN lfoGenerator.sv(20) " "Verilog HDL warning at lfoGenerator.sv(20): object DAC_DIN used but never assigned" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_CSB 0 lfoGenerator.sv(20) " "Net \"DAC_CSB\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_SCLK 0 lfoGenerator.sv(20) " "Net \"DAC_SCLK\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DAC_DIN 0 lfoGenerator.sv(20) " "Net \"DAC_DIN\" at lfoGenerator.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[3\] lfoGenerator.sv(16) " "Output port \"GPIO_0\[3\]\" at lfoGenerator.sv(16) has no driver" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742764167149 "|lfoGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcdInst_0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcdInst_0\"" {  } { { "lfoGenerator.sv" "lcdInst_0" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742764167151 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "lcdDisplay.sv(96) " "Verilog HDL warning at lcdDisplay.sv(96): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 96 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1742764167153 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdDisplay.sv(108) " "Verilog HDL assignment warning at lcdDisplay.sv(108): truncated value with size 32 to match size of target (5)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742764167153 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcdDisplay.sv(129) " "Verilog HDL assignment warning at lcdDisplay.sv(129): truncated value with size 32 to match size of target (5)" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742764167155 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 lcdDisplay.sv(9) " "Net \"rst\" at lcdDisplay.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "lcdDisplay.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lcdDisplay.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742764167156 "|lfoGenerator|lcd_controller:lcdInst_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] VCC " "Pin \"GPIO_0\[6\]\" is stuck at VCC" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742764167961 "|lfoGenerator|GPIO_0[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742764167961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742764168022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/LV6/ELEX7660/lfoGenerator/output_files/lfoGenerator.map.smsg " "Generated suppressed messages file Z:/LV6/ELEX7660/lfoGenerator/output_files/lfoGenerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764168103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742764168868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742764168868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc1_a " "No output dependent on input pin \"enc1_a\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|enc1_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc1_b " "No output dependent on input pin \"enc1_b\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|enc1_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc2_a " "No output dependent on input pin \"enc2_a\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|enc2_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enc2_b " "No output dependent on input pin \"enc2_b\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|enc2_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lfoGenerator.sv" "" { Text "Z:/LV6/ELEX7660/lfoGenerator/lfoGenerator.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742764169323 "|lfoGenerator|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742764169323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742764169325 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742764169325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742764169325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742764169483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:09:29 2025 " "Processing ended: Sun Mar 23 14:09:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742764169483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742764169483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742764169483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742764169483 ""}
