Assembler report for SPP_MCTL_V1
Fri Jul 31 17:03:32 2020
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.sof
  7. Assembler Device Options: E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.rbf
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Jul 31 17:03:32 2020 ;
; Revision Name         ; SPP_MCTL_V1                           ;
; Top-level Entity Name ; SPP_MCTL_V1                           ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE10F17C8                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+----------------------------------------------------------+
; Assembler Generated Files                                ;
+----------------------------------------------------------+
; File Name                                                ;
+----------------------------------------------------------+
; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.sof ;
; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.rbf ;
+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Assembler Device Options: E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.sof ;
+----------------+-------------------------------------------------------------------+
; Option         ; Setting                                                           ;
+----------------+-------------------------------------------------------------------+
; Device         ; EP4CE10F17C8                                                      ;
; JTAG usercode  ; 0xFFFFFFFF                                                        ;
; Checksum       ; 0x003FB7AD                                                        ;
+----------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Assembler Device Options: E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.rbf ;
+---------------------+--------------------------------------------------------------+
; Option              ; Setting                                                      ;
+---------------------+--------------------------------------------------------------+
; Raw Binary File     ;                                                              ;
;  Compression Ratio  ; 2                                                            ;
+---------------------+--------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jul 31 17:03:30 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4667 megabytes
    Info: Processing ended: Fri Jul 31 17:03:32 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


