<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>bfs</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.575</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>482</Best-caseLatency>
            <Average-caseLatency>61569</Average-caseLatency>
            <Worst-caseLatency>123137</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.410 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.308 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.616 ms</Worst-caseRealTimeLatency>
            <Interval-min>483</Interval-min>
            <Interval-max>123138</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_queue>
                <Slack>3.65</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>256</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>481</min>
                        <max>123136</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2405</min>
                        <max>615680</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>481</IterationLatency>
                <InstanceList/>
            </loop_queue>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>349</FF>
            <LUT>823</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_address0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_ce0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_q0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_address0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_ce0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_q0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>starting_node</name>
            <Object>starting_node</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_address0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_ce0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_we0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_d0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_q0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_address0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_ce0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_we0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_d0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_q0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bfs</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bfs_Pipeline_loop_neighbors_fu_154</InstName>
                    <ModuleName>bfs_Pipeline_loop_neighbors</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>154</ID>
                    <BindInstances>i_2_fu_170_p2 tmp_level_1_fu_269_p2 level_counts_d0 add_ln48_fu_234_p2 q_in_fu_253_p2 e_4_fu_190_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>queue_U dummy_2_fu_198_p2 add_ln33_fu_225_p2 q_out_1_fu_235_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bfs_Pipeline_loop_neighbors</Name>
            <Loops>
                <loop_neighbors/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.575</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>477</Best-caseLatency>
                    <Average-caseLatency>477</Average-caseLatency>
                    <Worst-caseLatency>477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.385 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.385 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.385 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_neighbors>
                        <Name>loop_neighbors</Name>
                        <Slack>3.65</Slack>
                        <TripCount>158</TripCount>
                        <Latency>475</Latency>
                        <AbsoluteTimeLatency>2.375 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_neighbors>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>400</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_170_p2" SOURCE="bfs.c:39" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="tmp_level_1_fu_269_p2" SOURCE="bfs.c:45" URAM="0" VARIABLE="tmp_level_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="level_counts_d0" SOURCE="bfs.c:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_234_p2" SOURCE="bfs.c:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="q_in_fu_253_p2" SOURCE="bfs.c:48" URAM="0" VARIABLE="q_in"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_neighbors" OPTYPE="add" PRAGMA="" RTLNAME="e_4_fu_190_p2" SOURCE="bfs.c:51" URAM="0" VARIABLE="e_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bfs</Name>
            <Loops>
                <loop_queue/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.575</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482</Best-caseLatency>
                    <Average-caseLatency>61569</Average-caseLatency>
                    <Worst-caseLatency>123137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.308 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.616 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>483 ~ 123138</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_queue>
                        <Name>loop_queue</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>481 ~ 123136</Latency>
                        <AbsoluteTimeLatency>2.405 us ~ 0.616 ms</AbsoluteTimeLatency>
                        <IterationLatency>481</IterationLatency>
                        <PipelineDepth>481</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bfs_Pipeline_loop_neighbors_fu_154</Instance>
                        </InstanceList>
                    </loop_queue>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>349</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>823</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="queue_U" SOURCE="bfs.c:15" URAM="0" VARIABLE="queue"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_queue" OPTYPE="add" PRAGMA="" RTLNAME="dummy_2_fu_198_p2" SOURCE="bfs.c:32" URAM="0" VARIABLE="dummy_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_queue" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_225_p2" SOURCE="bfs.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_queue" OPTYPE="add" PRAGMA="" RTLNAME="q_out_1_fu_235_p2" SOURCE="bfs.c:33" URAM="0" VARIABLE="q_out_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="nodes" index="0" direction="in" srcType="node_t_struct*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="nodes_address0" name="nodes_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="nodes_ce0" name="nodes_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="nodes_q0" name="nodes_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edges" index="1" direction="in" srcType="edge_t_struct*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="edges_address0" name="edges_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="edges_ce0" name="edges_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="edges_q0" name="edges_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="starting_node" index="2" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="starting_node" name="starting_node" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="level" index="3" direction="inout" srcType="signed char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="level_address0" name="level_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="level_ce0" name="level_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="level_we0" name="level_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="level_d0" name="level_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="level_q0" name="level_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="level_counts" index="4" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="level_counts_address0" name="level_counts_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="level_counts_ce0" name="level_counts_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="level_counts_we0" name="level_counts_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="level_counts_d0" name="level_counts_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="level_counts_q0" name="level_counts_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="nodes_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="nodes_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nodes_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="nodes_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edges_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="edges_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edges_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edges"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edges_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="edges_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edges_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edges"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="starting_node" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="starting_node">DATA</portMap>
            </portMaps>
            <ports>
                <port>starting_node</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="starting_node"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="level_counts_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="level_counts_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="level_counts_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="edges_address0">12, , </column>
                    <column name="edges_q0">64, , </column>
                    <column name="level_address0">8, , </column>
                    <column name="level_counts_address0">4, , </column>
                    <column name="level_counts_d0">64, , </column>
                    <column name="level_counts_q0">64, , </column>
                    <column name="level_d0">8, , </column>
                    <column name="level_q0">8, , </column>
                    <column name="nodes_address0">8, , </column>
                    <column name="nodes_q0">128, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="starting_node">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="nodes">in, node_t_struct*</column>
                    <column name="edges">in, edge_t_struct*</column>
                    <column name="starting_node">in, long unsigned int</column>
                    <column name="level">inout, signed char*</column>
                    <column name="level_counts">inout, long unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="nodes">nodes_address0, port, offset, </column>
                    <column name="nodes">nodes_ce0, port, , </column>
                    <column name="nodes">nodes_q0, port, , </column>
                    <column name="edges">edges_address0, port, offset, </column>
                    <column name="edges">edges_ce0, port, , </column>
                    <column name="edges">edges_q0, port, , </column>
                    <column name="starting_node">starting_node, port, , </column>
                    <column name="level">level_address0, port, offset, </column>
                    <column name="level">level_ce0, port, , </column>
                    <column name="level">level_we0, port, , </column>
                    <column name="level">level_d0, port, , </column>
                    <column name="level">level_q0, port, , </column>
                    <column name="level_counts">level_counts_address0, port, offset, </column>
                    <column name="level_counts">level_counts_ce0, port, , </column>
                    <column name="level_counts">level_counts_we0, port, , </column>
                    <column name="level_counts">level_counts_d0, port, , </column>
                    <column name="level_counts">level_counts_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

