---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

Hello, I am a final-year Master's student at the University of Science and Technology of China (USTC), under the supervision of Professor Qiu Bensheng. I obtained my Bachelor's degree in 2022 from the College of Communication Engineering at Jilin University. 

My research interests include AI, chip design, 3D FPGA, cryogenic semiconductors, MRI, and multi-agent systems. I am currently completing my final year at USTC. Welcome to discuss with me on related research topics!


# üî• News
- *2025.03*: &nbsp;üéâüéâ Selected as a candidate for Outstanding Graduate of Anhui Province.
- *2025.03*: &nbsp;üéâüéâ Selected as a candidate for Outstanding Graduate of the University of Science and Technology of China

# üìù Publications 

<!-- <div class='paper-box'><div class='paper-box-image'><div><div class="badge">CVPR 2016</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[Deep Residual Learning for Image Recognition](https://openaccess.thecvf.com/content_cvpr_2016/papers/He_Deep_Residual_Learning_CVPR_2016_paper.pdf)

**Kaiming He**, Xiangyu Zhang, Shaoqing Ren, Jian Sun

[**Project**](https://scholar.google.com/citations?view_op=view_citation&hl=zh-CN&user=DhtAFkwAAAAJ&citation_for_view=DhtAFkwAAAAJ:ALROH1vI_8AC) <strong><span class='show_paper_citations' data='DhtAFkwAAAAJ:ALROH1vI_8AC'></span></strong>
- Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
</div>
</div> -->

- [IICpilot: An intelligent integrated circuit backend design framework using open eda](https://arxiv.org/pdf/2407.12576), Zesong Jiang, Qing Zhang, Cheng Liu, Long Cheng, Huawei Li, Xiaowei Li **Arxiv**

- [Break the Cold Barrier: An In-Depth Study on FPGA Performance and Design Optimization At Cryogenic Temperature](https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10755040), Zesong Jiang, Muhan Zhang, Qingyun Liu **ICAS**

- [A Low-Field Magnetic Resonance Signal Transmission and Reception Processing Platform](https://arxiv.org/pdf/2409.08671), Zesong Jiang, Muhan Zhang, Qing Zhang, Yuchong Xie **ICICSP 2024**

- [SigDLA: A Deep Learning Accelerator Extension for Signal Processing](https://arxiv.org/pdf/2407.12565), Fangfa Fu, Wenyu Zhang, Zesong Jiang, Zhiyu Zhu, Guoyu Li, Bing Yang, Cheng Liu, Liyi Xiao, Jinxiang Wang, Huawei Li, Xiaowei Li **Arixv**


# üéñ Honors and Awards
- *2022,2023,2024* Graduate First Prize Scholarship, University of Science and Technology of China. 


# üìñ Educations
- *2022.09 - 2025.06 (now)*, Master Student, Electronic and Information Engineering, University of Science and Technology of China. 
- *2018.08 - 2022.06*, Bachelor Student, Communication Engineering, Jilin University. 

# üí¨ Invited Talks
<!-- - *2021.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
- *2021.03*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  \| [\[video\]](https://github.com/) -->

# üíª Internships
<!-- - *2019.05 - 2020.02*, [Lorem](https://github.com/), China. -->