{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 13:04:54 2017 " "Info: Processing started: Sun Mar 19 13:04:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dm -c dm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dm -c dm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-behav " "Info: Found design unit 1: dm-behav" {  } { { "dm.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/DM/dm.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 dm " "Info: Found entity 1: dm" {  } { { "dm.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/DM/dm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dm " "Info: Elaborating entity \"dm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "dm.vhd(20) " "Warning (10445): VHDL Subtype or Type Declaration warning at dm.vhd(20): subtype or type has null range" {  } { { "dm.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/DM/dm.vhd" 20 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "(\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\") 32 0 dm.vhd(22) " "Error (10324): VHDL Expression error at dm.vhd(22): expression \"(\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\",\"00000000000000000000000000000001\",\"00000000000000000000000000000010\",\"00000000000000000000000000000011\",\"00000000000000000000000000000100\",\"00000000000000000000000000000101\",\"00000000000000000000000000000110\",\"00000000000000000000000000000111\",\"00000000000000000000000000001000\")\" has 32 elements ; expected 0 elements." {  } { { "dm.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/DM/dm.vhd" 22 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Error: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 19 13:04:54 2017 " "Error: Processing ended: Sun Mar 19 13:04:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
