Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 30 15:56:53 2025
| Host         : LAPTOP-C6J8EKUI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                2           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.803        0.000                      0                 7489        0.035        0.000                      0                 7489        1.100        0.000                       0                  3229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_200_pin  {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_80     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200_pin                                                                                                                                                     1.100        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       3.929        0.000                       0                     2  
  clk_80            3.803        0.000                      0                 7248        0.035        0.000                      0                 7248        9.358        0.000                       0                  3226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_80             clk_80                  13.935        0.000                      0                  241        1.172        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_80        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)                      clk_80        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200_pin
  To Clock:  clk_200_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_80
  To Clock:  clk_80

Setup :            0  Failing Endpoints,  Worst Slack        3.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rst
                            (output port clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 2.267ns (29.852%)  route 5.327ns (70.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 21.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 r  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 r  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.442    10.953    led_rst_OBUF
    AA8                  OBUF (Prop_obuf_I_O)         2.001    12.954 r  led_rst_OBUF_inst/O
                         net (fo=0)                   0.000    12.954    led_rst
    AA8                                                               r  led_rst (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         clock pessimism              0.203    22.030    
                         clock uncertainty           -0.273    21.756    
                         output delay                -5.000    16.756    
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 system_inst/receiver_inst/constellation_recorder/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_test
                            (output port clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.249ns (37.023%)  route 3.826ns (62.977%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 21.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.377     5.291    system_inst/receiver_inst/constellation_recorder/clk_80_BUFG
    SLICE_X63Y127        FDRE                                         r  system_inst/receiver_inst/constellation_recorder/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y127        FDRE (Prop_fdre_C_Q)         0.223     5.514 r  system_inst/receiver_inst/constellation_recorder/done_reg/Q
                         net (fo=1, routed)           1.460     6.973    system_inst/receiver_inst/constellation_recorder/const_done
    SLICE_X114Y112       LUT2 (Prop_lut2_I1_O)        0.043     7.016 r  system_inst/receiver_inst/constellation_recorder/led_test_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.366     9.382    led_test_OBUF
    AC9                  OBUF (Prop_obuf_I_O)         1.983    11.365 r  led_test_OBUF_inst/O
                         net (fo=0)                   0.000    11.365    led_test
    AC9                                                               r  led_test (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         clock pessimism              0.203    22.030    
                         clock uncertainty           -0.273    21.756    
                         output delay                -5.000    16.756    
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 control_inst/uart_inst/tx_inst/uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.506ns (54.362%)  route 2.944ns (45.638%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 21.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.450     5.364    control_inst/uart_inst/tx_inst/clk_80_BUFG
    SLICE_X49Y138        FDRE                                         r  control_inst/uart_inst/tx_inst/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.223     5.587 r  control_inst/uart_inst/tx_inst/uart_tx_reg/Q
                         net (fo=1, routed)           2.944     8.530    tx_OBUF
    K24                  OBUF (Prop_obuf_I_O)         3.283    11.814 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.814    tx
    K24                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         clock pessimism              0.203    22.030    
                         clock uncertainty           -0.273    21.756    
                         output delay                -4.000    17.756    
  -------------------------------------------------------------------
                         required time                         17.756    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 clk_div_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_clk
                            (output port clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 2.264ns (61.353%)  route 1.426ns (38.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 21.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.528     5.442    clk_80_BUFG
    SLICE_X152Y107       FDCE                                         r  clk_div_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y107       FDCE (Prop_fdce_C_Q)         0.259     5.701 r  clk_div_reg[23]/Q
                         net (fo=2, routed)           1.426     7.127    led_clk_OBUF
    AB8                  OBUF (Prop_obuf_I_O)         2.005     9.132 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.132    led_clk
    AB8                                                               r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         clock pessimism              0.203    22.030    
                         clock uncertainty           -0.273    21.756    
                         output delay                -5.000    16.756    
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 2.323ns (20.927%)  route 8.777ns (79.073%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.654    16.459    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 2.323ns (20.927%)  route 8.777ns (79.073%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.654    16.459    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 2.323ns (20.927%)  route 8.777ns (79.073%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.654    16.459    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.100ns  (logic 2.323ns (20.927%)  route 8.777ns (79.073%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.654    16.459    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 2.323ns (21.112%)  route 8.680ns (78.888%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.557    16.362    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/L0__2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 2.323ns (21.112%)  route 8.680ns (78.888%))
  Logic Levels:           18  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.445     5.359    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    SLICE_X49Y133        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.223     5.582 r  system_inst/channel_inst/phase_noise_inst/phase_reg[1][4]/Q
                         net (fo=11, routed)          0.698     6.280    system_inst/channel_inst/phase_noise_inst/phase_reg_n_0_[1][4]
    SLICE_X59Y132        LUT2 (Prop_lut2_I0_O)        0.043     6.323 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_180/O
                         net (fo=1, routed)           0.000     6.323    system_inst/channel_inst/phase_noise_inst/L1__1_i_180_n_0
    SLICE_X59Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.590 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.590    system_inst/channel_inst/phase_noise_inst/L1__1_i_61_n_0
    SLICE_X59Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.700 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_18/CO[2]
                         net (fo=42, routed)          0.285     6.985    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_1_in[1]
    SLICE_X58Y132        LUT2 (Prop_lut2_I1_O)        0.133     7.118 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_20/O
                         net (fo=1, routed)           0.000     7.118    system_inst/channel_inst/phase_noise_inst/par_gen[1].ang_to_iq_inst/p_2_out[0]
    SLICE_X58Y132        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.161     7.279 r  system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8/O[1]
                         net (fo=23, routed)          1.614     8.893    system_inst/channel_inst/phase_noise_inst/g1_b0__0_i_8_n_6
    SLICE_X77Y153        LUT3 (Prop_lut3_I1_O)        0.133     9.026 r  system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2/O
                         net (fo=118, routed)         1.683    10.709    system_inst/channel_inst/phase_noise_inst/g17_b0__2_i_2_n_0
    SLICE_X99Y158        LUT6 (Prop_lut6_I1_O)        0.136    10.845 f  system_inst/channel_inst/phase_noise_inst/g162_b3__2/O
                         net (fo=1, routed)           0.529    11.374    system_inst/channel_inst/phase_noise_inst/g162_b3__2_n_0
    SLICE_X100Y158       LUT6 (Prop_lut6_I1_O)        0.043    11.417 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_1528/O
                         net (fo=1, routed)           0.000    11.417    system_inst/channel_inst/phase_noise_inst/L1__1_i_1528_n_0
    SLICE_X100Y158       MUXF7 (Prop_muxf7_I0_O)      0.107    11.524 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_740/O
                         net (fo=1, routed)           0.463    11.987    system_inst/channel_inst/phase_noise_inst/L1__1_i_740_n_0
    SLICE_X94Y155        LUT6 (Prop_lut6_I5_O)        0.124    12.111 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_337/O
                         net (fo=1, routed)           0.587    12.698    system_inst/channel_inst/phase_noise_inst/L1__1_i_337_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I3_O)        0.043    12.741 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_157/O
                         net (fo=1, routed)           0.000    12.741    system_inst/channel_inst/phase_noise_inst/L1__1_i_157_n_0
    SLICE_X86Y148        MUXF7 (Prop_muxf7_I1_O)      0.103    12.844 f  system_inst/channel_inst/phase_noise_inst/L1__1_i_51/O
                         net (fo=2, routed)           0.589    13.433    system_inst/channel_inst/phase_noise_inst/L1__1_i_51_n_0
    SLICE_X73Y142        LUT1 (Prop_lut1_I0_O)        0.123    13.556 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_144/O
                         net (fo=1, routed)           0.000    13.556    system_inst/channel_inst/phase_noise_inst/L1__1_i_144_n_0
    SLICE_X73Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.749 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.749    system_inst/channel_inst/phase_noise_inst/L1__1_i_48_n_0
    SLICE_X73Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.802 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.802    system_inst/channel_inst/phase_noise_inst/L1__1_i_38_n_0
    SLICE_X73Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.855 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_28/CO[3]
                         net (fo=1, routed)           0.000    13.855    system_inst/channel_inst/phase_noise_inst/L1__1_i_28_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    14.004 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_19/O[3]
                         net (fo=2, routed)           0.675    14.679    system_inst/channel_inst/phase_noise_inst/L1__1_i_19_n_4
    SLICE_X75Y137        LUT4 (Prop_lut4_I3_O)        0.126    14.805 r  system_inst/channel_inst/phase_noise_inst/L1__1_i_1/O
                         net (fo=30, routed)          1.557    16.362    system_inst/channel_inst/phase_noise_inst/rotation[1][q][15]
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.325    24.908    system_inst/channel_inst/phase_noise_inst/clk_80_BUFG
    DSP48_X3Y50          DSP48E1                                      r  system_inst/channel_inst/phase_noise_inst/L0__2/CLK
                         clock pessimism              0.345    25.253    
                         clock uncertainty           -0.273    24.980    
    DSP48_X3Y50          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.354    24.626    system_inst/channel_inst/phase_noise_inst/L0__2
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  8.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.953%)  route 0.105ns (45.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.622     2.360    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X49Y117        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.100     2.460 r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z3_reg[28]/Q
                         net (fo=3, routed)           0.105     2.565    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z3_next[35]
    SLICE_X46Y118        LUT6 (Prop_lut6_I5_O)        0.028     2.593 r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.593    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out[4]_i_1__4_n_0
    SLICE_X46Y118        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.838     2.784    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X46Y118        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[4]/C
                         clock pessimism             -0.412     2.371    
                         clock uncertainty            0.100     2.471    
    SLICE_X46Y118        FDRE (Hold_fdre_C_D)         0.087     2.558    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.392%)  route 0.061ns (29.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.586     2.324    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X62Y119        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        FDRE (Prop_fdre_C_Q)         0.118     2.442 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[10]/Q
                         net (fo=2, routed)           0.061     2.504    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_next[34]
    SLICE_X63Y119        LUT3 (Prop_lut3_I1_O)        0.028     2.532 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out[34]_i_1__0/O
                         net (fo=1, routed)           0.000     2.532    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out[34]_i_1__0_n_0
    SLICE_X63Y119        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.803     2.749    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X63Y119        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[34]/C
                         clock pessimism             -0.413     2.335    
                         clock uncertainty            0.100     2.435    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.060     2.495    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.171ns (74.428%)  route 0.059ns (25.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.585     2.323    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X70Y118        FDSE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y118        FDSE (Prop_fdse_C_Q)         0.107     2.430 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_reg[26]/Q
                         net (fo=2, routed)           0.059     2.489    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/z1_next[50]
    SLICE_X70Y118        LUT3 (Prop_lut3_I1_O)        0.064     2.553 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out[50]_i_1__0/O
                         net (fo=1, routed)           0.000     2.553    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out[50]_i_1__0_n_0
    SLICE_X70Y118        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.803     2.749    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X70Y118        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[50]/C
                         clock pessimism             -0.425     2.323    
                         clock uncertainty            0.100     2.423    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.087     2.510    system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_ctg/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z2_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.074%)  route 0.060ns (25.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.588     2.326    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X52Y119        FDSE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDSE (Prop_fdse_C_Q)         0.107     2.433 r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z2_reg[20]/Q
                         net (fo=2, routed)           0.060     2.493    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/z2_next[33]
    SLICE_X52Y119        LUT3 (Prop_lut3_I0_O)        0.064     2.557 r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out[33]_i_1__4/O
                         net (fo=1, routed)           0.000     2.557    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out[33]_i_1__4_n_0
    SLICE_X52Y119        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.805     2.751    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X52Y119        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[33]/C
                         clock pessimism             -0.424     2.326    
                         clock uncertainty            0.100     2.426    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.087     2.513    system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_ctg/data_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/z1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.491%)  route 0.087ns (40.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.619     2.357    system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X40Y123        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/z1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/z1_reg[25]/Q
                         net (fo=2, routed)           0.087     2.545    system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/z1_next[49]
    SLICE_X41Y123        LUT3 (Prop_lut3_I1_O)        0.028     2.573 r  system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out[49]_i_1__3/O
                         net (fo=1, routed)           0.000     2.573    system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out[49]_i_1__3_n_0
    SLICE_X41Y123        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.836     2.782    system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/clk_80_BUFG
    SLICE_X41Y123        FDRE                                         r  system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out_reg[49]/C
                         clock pessimism             -0.413     2.368    
                         clock uncertainty            0.100     2.468    
    SLICE_X41Y123        FDRE (Hold_fdre_C_D)         0.060     2.528    system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_ctg/data_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 analysis_int/error_counter_inst/bits_cnt_us_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/memory_results_ints/mem_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.035%)  route 0.113ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.631     2.369    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X40Y143        FDCE                                         r  analysis_int/error_counter_inst/bits_cnt_us_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDCE (Prop_fdce_C_Q)         0.100     2.469 r  analysis_int/error_counter_inst/bits_cnt_us_reg[56]/Q
                         net (fo=2, routed)           0.113     2.582    control_inst/memory_results_ints/bits_cnt[53]
    SLICE_X44Y143        FDRE                                         r  control_inst/memory_results_ints/mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.849     2.795    control_inst/memory_results_ints/clk_80_BUFG
    SLICE_X44Y143        FDRE                                         r  control_inst/memory_results_ints/mem_reg[8][0]/C
                         clock pessimism             -0.395     2.399    
                         clock uncertainty            0.100     2.499    
    SLICE_X44Y143        FDRE (Hold_fdre_C_D)         0.038     2.537    control_inst/memory_results_ints/mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/z1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.171ns (73.750%)  route 0.061ns (26.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.631     2.369    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/clk_80_BUFG
    SLICE_X38Y106        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/z1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.107     2.476 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/z1_reg[23]/Q
                         net (fo=2, routed)           0.061     2.537    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/z1_next[47]
    SLICE_X38Y106        LUT3 (Prop_lut3_I1_O)        0.064     2.601 r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out[47]_i_1/O
                         net (fo=1, routed)           0.000     2.601    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out[47]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.851     2.797    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/clk_80_BUFG
    SLICE_X38Y106        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out_reg[47]/C
                         clock pessimism             -0.427     2.369    
                         clock uncertainty            0.100     2.469    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.087     2.556    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_ctg/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/z1_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.171ns (73.750%)  route 0.061ns (26.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.588     2.326    system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/clk_80_BUFG
    SLICE_X74Y112        FDSE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/z1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDSE (Prop_fdse_C_Q)         0.107     2.433 r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/z1_reg[32]/Q
                         net (fo=2, routed)           0.061     2.494    system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/z1_next[56]
    SLICE_X74Y112        LUT3 (Prop_lut3_I1_O)        0.064     2.558 r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out[56]_i_1__1/O
                         net (fo=1, routed)           0.000     2.558    system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out[56]_i_1__1_n_0
    SLICE_X74Y112        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.807     2.753    system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/clk_80_BUFG
    SLICE_X74Y112        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out_reg[56]/C
                         clock pessimism             -0.426     2.326    
                         clock uncertainty            0.100     2.426    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.087     2.513    system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_ctg/data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 analysis_int/error_counter_inst/bits_cnt_us_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control_inst/memory_results_ints/mem_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.737%)  route 0.105ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.625     2.363    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X40Y132        FDCE                                         r  analysis_int/error_counter_inst/bits_cnt_us_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDCE (Prop_fdce_C_Q)         0.100     2.463 r  analysis_int/error_counter_inst/bits_cnt_us_reg[14]/Q
                         net (fo=2, routed)           0.105     2.569    control_inst/memory_results_ints/bits_cnt[11]
    SLICE_X41Y133        FDRE                                         r  control_inst/memory_results_ints/mem_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.844     2.790    control_inst/memory_results_ints/clk_80_BUFG
    SLICE_X41Y133        FDRE                                         r  control_inst/memory_results_ints/mem_reg[2][6]/C
                         clock pessimism             -0.413     2.376    
                         clock uncertainty            0.100     2.476    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.047     2.523    control_inst/memory_results_ints/mem_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/z3_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_80
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.433%)  route 0.062ns (26.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.627     2.365    system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X38Y115        FDSE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/z3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDSE (Prop_fdse_C_Q)         0.107     2.472 r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/z3_reg[21]/Q
                         net (fo=2, routed)           0.062     2.534    system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/z3_next[28]
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.064     2.598 r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out[28]_i_1__2/O
                         net (fo=1, routed)           0.000     2.598    system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out[28]_i_1__2_n_0
    SLICE_X38Y115        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.845     2.791    system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/clk_80_BUFG
    SLICE_X38Y115        FDRE                                         r  system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out_reg[28]/C
                         clock pessimism             -0.425     2.365    
                         clock uncertainty            0.100     2.465    
    SLICE_X38Y115        FDRE (Hold_fdre_C_D)         0.087     2.552    system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_ctg/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_80
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y40      system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y45      system_inst/channel_inst/awgn_inst/par_gen[0].gng_q/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X3Y35      system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y43      system_inst/channel_inst/awgn_inst/par_gen[1].gng_q/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y50      system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y46      system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB18_X2Y54     system_inst/receiver_inst/constellation_recorder/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y46     c0_r4_reg[17]_srl4_i_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y46     c0_r4_reg[17]_srl4_i_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y50     c0_r4_reg[17]_srl4_i_1__0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  mmcm_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y100    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y100    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y100    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y100    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X50Y101    system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r4_reg[13]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_80
  To Clock:  clk_80

Setup :            0  Failing Endpoints,  Worst Slack       13.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[60]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.266ns (4.750%)  route 5.334ns (95.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.449    10.959    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y145        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y145        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[60]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y145        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[60]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[61]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.266ns (4.750%)  route 5.334ns (95.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.449    10.959    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y145        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y145        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[61]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y145        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[61]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[62]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.266ns (4.750%)  route 5.334ns (95.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.449    10.959    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y145        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y145        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[62]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y145        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[62]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[63]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.266ns (4.750%)  route 5.334ns (95.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.449    10.959    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y145        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y145        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[63]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y145        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[63]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[56]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.266ns (4.824%)  route 5.248ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.363    10.874    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y144        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y144        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[56]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y144        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[56]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[57]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.266ns (4.824%)  route 5.248ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.363    10.874    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y144        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y144        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[57]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y144        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[57]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[58]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.266ns (4.824%)  route 5.248ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.363    10.874    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y144        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y144        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[58]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y144        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[58]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analysis_int/error_counter_inst/errors_cnt_us_reg[59]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.266ns (4.824%)  route 5.248ns (95.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.363    10.874    analysis_int/error_counter_inst/led_rst_OBUF
    SLICE_X46Y144        FDCE                                         f  analysis_int/error_counter_inst/errors_cnt_us_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.320    24.903    analysis_int/error_counter_inst/clk_80_BUFG
    SLICE_X46Y144        FDCE                                         r  analysis_int/error_counter_inst/errors_cnt_us_reg[59]/C
                         clock pessimism              0.418    25.322    
                         clock uncertainty           -0.273    25.048    
    SLICE_X46Y144        FDCE (Recov_fdce_C_CLR)     -0.154    24.894    analysis_int/error_counter_inst/errors_cnt_us_reg[59]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/receiver_inst/demodulator_inst/bits_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.266ns (4.970%)  route 5.086ns (95.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 24.834 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.202    10.712    system_inst/receiver_inst/demodulator_inst/led_rst_OBUF
    SLICE_X51Y129        FDCE                                         f  system_inst/receiver_inst/demodulator_inst/bits_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.251    24.834    system_inst/receiver_inst/demodulator_inst/clk_80_BUFG
    SLICE_X51Y129        FDCE                                         r  system_inst/receiver_inst/demodulator_inst/bits_out_reg[1]/C
                         clock pessimism              0.418    25.253    
                         clock uncertainty           -0.273    24.979    
    SLICE_X51Y129        FDCE (Recov_fdce_C_CLR)     -0.212    24.767    system_inst/receiver_inst/demodulator_inst/bits_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.767    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                 14.055    

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 control_inst/communication_inst/rst_gen_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/receiver_inst/demodulator_inst/bits_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_80 rise@20.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.266ns (4.970%)  route 5.086ns (95.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 24.834 - 20.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     1.953    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.030 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.821    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.914 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.446     5.360    control_inst/communication_inst/clk_80_BUFG
    SLICE_X44Y132        FDSE                                         r  control_inst/communication_inst/rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y132        FDSE (Prop_fdse_C_Q)         0.223     5.583 f  control_inst/communication_inst/rst_gen_reg/Q
                         net (fo=57, routed)          0.885     6.468    control_inst/communication_inst/rst_gen_reg_0
    SLICE_X52Y111        LUT2 (Prop_lut2_I0_O)        0.043     6.511 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         4.202    10.712    system_inst/receiver_inst/demodulator_inst/led_rst_OBUF
    SLICE_X51Y129        FDCE                                         f  system_inst/receiver_inst/demodulator_inst/bits_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)    20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018    21.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674    23.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    23.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.251    24.834    system_inst/receiver_inst/demodulator_inst/clk_80_BUFG
    SLICE_X51Y129        FDCE                                         r  system_inst/receiver_inst/demodulator_inst/bits_out_reg[2]/C
                         clock pessimism              0.418    25.253    
                         clock uncertainty           -0.273    24.979    
    SLICE_X51Y129        FDCE (Recov_fdce_C_CLR)     -0.212    24.767    system_inst/receiver_inst/demodulator_inst/bits_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.767    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                 14.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/q_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.128ns (10.660%)  route 1.073ns (89.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.634     3.562    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X59Y114        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/q_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.809     2.755    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X59Y114        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/q_out_reg[1]/C
                         clock pessimism             -0.395     2.359    
                         clock uncertainty            0.100     2.459    
    SLICE_X59Y114        FDCE (Remov_fdce_C_CLR)     -0.069     2.390    system_inst/transmitter_inst/modulator_inst/q_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/q_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.128ns (10.660%)  route 1.073ns (89.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.634     3.562    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X59Y114        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/q_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.809     2.755    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X59Y114        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/q_out_reg[4]/C
                         clock pessimism             -0.395     2.359    
                         clock uncertainty            0.100     2.459    
    SLICE_X59Y114        FDCE (Remov_fdce_C_CLR)     -0.069     2.390    system_inst/transmitter_inst/modulator_inst/q_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/q_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.128ns (10.660%)  route 1.073ns (89.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.634     3.562    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X59Y114        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/q_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.809     2.755    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X59Y114        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/q_out_reg[5]/C
                         clock pessimism             -0.395     2.359    
                         clock uncertainty            0.100     2.459    
    SLICE_X59Y114        FDCE (Remov_fdce_C_CLR)     -0.069     2.390    system_inst/transmitter_inst/modulator_inst/q_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/i_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.128ns (8.307%)  route 1.413ns (91.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.974     3.902    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X96Y113        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/i_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.817     2.763    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X96Y113        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/i_out_reg[12]/C
                         clock pessimism             -0.235     2.527    
                         clock uncertainty            0.100     2.627    
    SLICE_X96Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.558    system_inst/transmitter_inst/modulator_inst/i_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/i_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.128ns (8.307%)  route 1.413ns (91.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.974     3.902    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X96Y113        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/i_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.817     2.763    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X96Y113        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/i_out_reg[13]/C
                         clock pessimism             -0.235     2.527    
                         clock uncertainty            0.100     2.627    
    SLICE_X96Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.558    system_inst/transmitter_inst/modulator_inst/i_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/i_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.128ns (8.307%)  route 1.413ns (91.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.974     3.902    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X96Y113        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/i_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.817     2.763    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X96Y113        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/i_out_reg[9]/C
                         clock pessimism             -0.235     2.527    
                         clock uncertainty            0.100     2.627    
    SLICE_X96Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.558    system_inst/transmitter_inst/modulator_inst/i_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/modulator_inst/bits_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.128ns (8.911%)  route 1.308ns (91.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.869     3.798    system_inst/transmitter_inst/modulator_inst/led_rst_OBUF
    SLICE_X58Y120        FDCE                                         f  system_inst/transmitter_inst/modulator_inst/bits_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.803     2.749    system_inst/transmitter_inst/modulator_inst/clk_80_BUFG
    SLICE_X58Y120        FDCE                                         r  system_inst/transmitter_inst/modulator_inst/bits_out_reg[1]/C
                         clock pessimism             -0.395     2.353    
                         clock uncertainty            0.100     2.453    
    SLICE_X58Y120        FDCE (Remov_fdce_C_CLR)     -0.050     2.403    system_inst/transmitter_inst/modulator_inst/bits_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[24]/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.128ns (8.626%)  route 1.356ns (91.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.917     3.845    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/led_rst_OBUF
    SLICE_X59Y121        FDPE                                         f  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.802     2.748    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/clk_80_BUFG
    SLICE_X59Y121        FDPE                                         r  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[24]/C
                         clock pessimism             -0.395     2.352    
                         clock uncertainty            0.100     2.452    
    SLICE_X59Y121        FDPE (Remov_fdpe_C_PRE)     -0.072     2.380    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[16]/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.128ns (8.335%)  route 1.408ns (91.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.969     3.897    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/led_rst_OBUF
    SLICE_X58Y122        FDPE                                         f  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.801     2.747    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/clk_80_BUFG
    SLICE_X58Y122        FDPE                                         r  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[16]/C
                         clock pessimism             -0.395     2.351    
                         clock uncertainty            0.100     2.451    
    SLICE_X58Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     2.399    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 reset_sync_inst/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[33]/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_80 rise@0.000ns - clk_80 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.128ns (8.335%)  route 1.408ns (91.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.959 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.712    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.738 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.623     2.361    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.100     2.461 f  reset_sync_inst/rst_reg/Q
                         net (fo=289, routed)         0.439     2.901    control_inst/communication_inst/rst
    SLICE_X52Y111        LUT2 (Prop_lut2_I1_O)        0.028     2.929 f  control_inst/communication_inst/led_rst_OBUF_inst_i_1/O
                         net (fo=691, routed)         0.969     3.897    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/led_rst_OBUF
    SLICE_X58Y122        FDPE                                         f  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[33]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.801     2.747    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/clk_80_BUFG
    SLICE_X58Y122        FDPE                                         r  system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[33]/C
                         clock pessimism             -0.395     2.351    
                         clock uncertainty            0.100     2.451    
    SLICE_X58Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     2.399    system_inst/transmitter_inst/rng_inst/xorshifts_gen[0].xorshift_gen/state_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  1.498    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_80

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.309ns  (logic 1.247ns (15.008%)  route 7.062ns (84.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          7.062     8.309    arst_IBUF
    SLICE_X152Y102       FDCE                                         f  clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y102       FDCE                                         r  clk_div_reg[0]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.309ns  (logic 1.247ns (15.008%)  route 7.062ns (84.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          7.062     8.309    arst_IBUF
    SLICE_X152Y102       FDCE                                         f  clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y102       FDCE                                         r  clk_div_reg[1]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.309ns  (logic 1.247ns (15.008%)  route 7.062ns (84.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          7.062     8.309    arst_IBUF
    SLICE_X152Y102       FDCE                                         f  clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y102       FDCE                                         r  clk_div_reg[2]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.309ns  (logic 1.247ns (15.008%)  route 7.062ns (84.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          7.062     8.309    arst_IBUF
    SLICE_X152Y102       FDCE                                         f  clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y102       FDCE                                         r  clk_div_reg[3]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.224ns  (logic 1.247ns (15.164%)  route 6.977ns (84.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.977     8.224    arst_IBUF
    SLICE_X152Y103       FDCE                                         f  clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y103       FDCE                                         r  clk_div_reg[4]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.224ns  (logic 1.247ns (15.164%)  route 6.977ns (84.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.977     8.224    arst_IBUF
    SLICE_X152Y103       FDCE                                         f  clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y103       FDCE                                         r  clk_div_reg[5]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[6]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.224ns  (logic 1.247ns (15.164%)  route 6.977ns (84.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.977     8.224    arst_IBUF
    SLICE_X152Y103       FDCE                                         f  clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y103       FDCE                                         r  clk_div_reg[6]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[7]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.224ns  (logic 1.247ns (15.164%)  route 6.977ns (84.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.977     8.224    arst_IBUF
    SLICE_X152Y103       FDCE                                         f  clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y103       FDCE                                         r  clk_div_reg[7]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[10]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 1.247ns (15.322%)  route 6.892ns (84.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.892     8.139    arst_IBUF
    SLICE_X152Y104       FDCE                                         f  clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y104       FDCE                                         r  clk_div_reg[10]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[11]/CLR
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.139ns  (logic 1.247ns (15.322%)  route 6.892ns (84.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         1.247     1.247 f  arst_IBUF_inst/O
                         net (fo=26, routed)          6.892     8.139    arst_IBUF
    SLICE_X152Y104       FDCE                                         f  clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.393     4.976    clk_80_BUFG
    SLICE_X152Y104       FDCE                                         r  clk_div_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            reset_sync_inst/rst_reg/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.211ns  (logic 0.665ns (20.716%)  route 2.546ns (79.284%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          2.369     3.006    reset_sync_inst/arst_IBUF
    SLICE_X40Y119        LUT2 (Prop_lut2_I0_O)        0.028     3.034 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.177     3.211    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.841     2.787    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            reset_sync_inst/rst_sync_reg/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.211ns  (logic 0.665ns (20.716%)  route 2.546ns (79.284%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          2.369     3.006    reset_sync_inst/arst_IBUF
    SLICE_X40Y119        LUT2 (Prop_lut2_I0_O)        0.028     3.034 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.177     3.211    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.841     2.787    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_sync_reg/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[20]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.328ns  (logic 0.637ns (14.722%)  route 3.691ns (85.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.691     4.328    arst_IBUF
    SLICE_X152Y107       FDCE                                         f  clk_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.895     2.841    clk_80_BUFG
    SLICE_X152Y107       FDCE                                         r  clk_div_reg[20]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[21]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.328ns  (logic 0.637ns (14.722%)  route 3.691ns (85.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.691     4.328    arst_IBUF
    SLICE_X152Y107       FDCE                                         f  clk_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.895     2.841    clk_80_BUFG
    SLICE_X152Y107       FDCE                                         r  clk_div_reg[21]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[22]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.328ns  (logic 0.637ns (14.722%)  route 3.691ns (85.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.691     4.328    arst_IBUF
    SLICE_X152Y107       FDCE                                         f  clk_div_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.895     2.841    clk_80_BUFG
    SLICE_X152Y107       FDCE                                         r  clk_div_reg[22]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[23]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.328ns  (logic 0.637ns (14.722%)  route 3.691ns (85.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.691     4.328    arst_IBUF
    SLICE_X152Y107       FDCE                                         f  clk_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.895     2.841    clk_80_BUFG
    SLICE_X152Y107       FDCE                                         r  clk_div_reg[23]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[16]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.373ns  (logic 0.637ns (14.570%)  route 3.736ns (85.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.736     4.373    arst_IBUF
    SLICE_X152Y106       FDCE                                         f  clk_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.896     2.842    clk_80_BUFG
    SLICE_X152Y106       FDCE                                         r  clk_div_reg[16]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[17]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.373ns  (logic 0.637ns (14.570%)  route 3.736ns (85.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.736     4.373    arst_IBUF
    SLICE_X152Y106       FDCE                                         f  clk_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.896     2.842    clk_80_BUFG
    SLICE_X152Y106       FDCE                                         r  clk_div_reg[17]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[18]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.373ns  (logic 0.637ns (14.570%)  route 3.736ns (85.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.736     4.373    arst_IBUF
    SLICE_X152Y106       FDCE                                         f  clk_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.896     2.842    clk_80_BUFG
    SLICE_X152Y106       FDCE                                         r  clk_div_reg[18]/C

Slack:                    inf
  Source:                 arst
                            (input port)
  Destination:            clk_div_reg[19]/CLR
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.373ns  (logic 0.637ns (14.570%)  route 3.736ns (85.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  arst (IN)
                         net (fo=0)                   0.000     0.000    arst
    G12                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  arst_IBUF_inst/O
                         net (fo=26, routed)          3.736     4.373    arst_IBUF
    SLICE_X152Y106       FDCE                                         f  clk_div_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.896     2.842    clk_80_BUFG
    SLICE_X152Y106       FDCE                                         r  clk_div_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    2.500     2.500 f  
    AD12                                              0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 f  clk_ibufds_inst/O
                         net (fo=1, routed)           1.121     4.453    clk_200
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     4.530 f  mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.012     4.542    CLKFBIN
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.542     0.909    clk_200
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.959 r  mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.964    CLKFBIN
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_80

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/LOCKED
                            (internal pin)
  Destination:            reset_sync_inst/rst_reg/PRE
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 0.043ns (1.165%)  route 3.649ns (98.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  mmcm_inst/LOCKED
                         net (fo=2, routed)           3.266     3.266    reset_sync_inst/locked
    SLICE_X40Y119        LUT2 (Prop_lut2_I1_O)        0.043     3.309 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.384     3.692    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.315     4.898    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C

Slack:                    inf
  Source:                 mmcm_inst/LOCKED
                            (internal pin)
  Destination:            reset_sync_inst/rst_sync_reg/PRE
                            (recovery check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 0.043ns (1.165%)  route 3.649ns (98.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  mmcm_inst/LOCKED
                         net (fo=2, routed)           3.266     3.266    reset_sync_inst/locked
    SLICE_X40Y119        LUT2 (Prop_lut2_I1_O)        0.043     3.309 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.384     3.692    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clk_ibufds_inst/O
                         net (fo=1, routed)           1.018     1.753    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.826 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.674     3.500    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.583 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        1.315     4.898    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/LOCKED
                            (internal pin)
  Destination:            reset_sync_inst/rst_reg/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.028ns (1.363%)  route 2.026ns (98.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  mmcm_inst/LOCKED
                         net (fo=2, routed)           1.850     1.850    reset_sync_inst/locked
    SLICE_X40Y119        LUT2 (Prop_lut2_I1_O)        0.028     1.878 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.177     2.054    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.841     2.787    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_reg/C

Slack:                    inf
  Source:                 mmcm_inst/LOCKED
                            (internal pin)
  Destination:            reset_sync_inst/rst_sync_reg/PRE
                            (removal check against rising-edge clock clk_80  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.028ns (1.363%)  route 2.026ns (98.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.090ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  mmcm_inst/LOCKED
                         net (fo=2, routed)           1.850     1.850    reset_sync_inst/locked
    SLICE_X40Y119        LUT2 (Prop_lut2_I1_O)        0.028     1.878 f  reset_sync_inst/rst_sync_i_1/O
                         net (fo=2, routed)           0.177     2.054    reset_sync_inst/rst_sync_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  reset_sync_inst/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_80 rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk_ibufds_inst/O
                         net (fo=1, routed)           0.599     1.045    clk_200
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.098 r  mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.916    clk_80
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.946 r  clk_80_BUFG_inst/O
                         net (fo=3238, routed)        0.841     2.787    reset_sync_inst/clk_80_BUFG
    SLICE_X40Y119        FDPE                                         r  reset_sync_inst/rst_sync_reg/C





