<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:5:9" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb2.load.1" VarName="data_in" LoopLoc="./source/lab4_z2.cpp:5:9" LoopName="Loop1" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:5:9" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb2.store.5" VarName="tempA1" LoopLoc="./source/lab4_z2.cpp:5:9" LoopName="Loop1" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:5:9" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb2.store.7" VarName="tempA2" LoopLoc="./source/lab4_z2.cpp:5:9" LoopName="Loop1" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:11:9" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.1" VarName="tempA1" LoopLoc="./source/lab4_z2.cpp:11:9" LoopName="Loop2" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:11:9" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.4" VarName="data_out1" LoopLoc="./source/lab4_z2.cpp:11:9" LoopName="Loop2" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:15:9" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb8.load.1" VarName="tempA2" LoopLoc="./source/lab4_z2.cpp:15:9" LoopName="Loop3" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="./source/lab4_z2.cpp:15:9" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb8.store.4" VarName="data_out2" LoopLoc="./source/lab4_z2.cpp:15:9" LoopName="Loop3" ParentFunc="lab4_z2(int*, int, int*, int*)"/>
</VitisHLS:BurstInfo>

