// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
 * NXP ls1028ARDB device tree source
 *
 * Copyright 2019 NXP
 *
 */

/dts-v1/;

#include "fsl-ls1028a.dtsi"
#include <dt-bindings/gpio/gpio.h>
/ {
	model = "MYIR MYD-JLS1028 Development Board";
	compatible = "fsl,ls1028a-rdb", "fsl,ls1028a";
	aliases {
		spi0 = &fspi;
	};
};

&dspi0 {
	status = "okay";
};

&dspi1 {
	status = "okay";
};

&dspi2 {
	status = "okay";
};

&esdhc0 {
	status = "okay";
};

&esdhc1 {
	status = "okay";
	mmc-hs200-1_8v;
};

&fspi {
	status = "okay";

	mt35xu02g0: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <50000000>;
		reg = <0>;
		spi-rx-bus-width = <8>;
		spi-tx-bus-width = <1>;
	};
};

&i2c0 {
	status = "okay";
	u-boot,dm-pre-reloc;
	at24@50 {
           compatible = "atmel,24c32";
           pagesize = <32>;
           reg = <0x50>;
           num-addresses = <8>;
        };

};

&i2c5 {
	status = "okay";
};

&sata {
	status = "okay";
};

&serial0 {
	status = "okay";
};

&serial1 {
	status = "okay";
};

&usb1 {
	status = "okay";
};

&usb2 {
	status = "okay";
};

&enetc0 {
	status = "okay";
	phy-mode = "sgmii";
	phy-handle = <&rdb_phy0>;
	phy-reset-duration=<10>;
	phy-reset-post-delay = <30>;
	phy-reset-gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
	
};

&ethsw_ports {
	port@0 {
		status = "okay";
		phy-mode = "qsgmii";
		phy-handle = <&sw_phy0>;
	};
	port@1 {
		status = "okay";
		phy-mode = "qsgmii";
		phy-handle = <&sw_phy1>;
	};
	port@2 {
		status = "okay";
		phy-mode = "qsgmii";
		phy-handle = <&sw_phy2>;
	};
	port@3 {
		status = "okay";
		phy-mode = "qsgmii";
		phy-handle = <&sw_phy3>;
	};
};

&mdio0 {
	status = "okay";
	rdb_phy0: phy@6 {
		reg = <6>;
	};

	sw_phy0: phy@10 {
		reg = <0x10>;
	};
	sw_phy1: phy@11 {
		reg = <0x11>;
	};
	sw_phy2: phy@12 {
		reg = <0x12>;
	};
	sw_phy3: phy@13 {
		reg = <0x13>;
	};
};
