

================================================================
== Vitis HLS Report for 'BackPropagateDecoderWeightChanges_Pipeline_Loop31'
================================================================
* Date:           Thu Jul 13 23:01:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop31  |       10|       10|         1|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     63|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln247_fu_76_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln252_fu_86_p2   |         +|   0|  0|  14|           6|           6|
    |icmp_ln247_fu_70_p2  |      icmp|   0|  0|   9|           4|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  36|          14|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_3  |   9|          2|    4|          8|
    |h_fu_34               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    9|         18|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |h_fu_34      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  BackPropagateDecoderWeightChanges_Pipeline_Loop31|  return value|
|zext_ln247                     |   in|    5|     ap_none|                                         zext_ln247|        scalar|
|DecoderWeightChanges_address0  |  out|    6|   ap_memory|                               DecoderWeightChanges|         array|
|DecoderWeightChanges_ce0       |  out|    1|   ap_memory|                               DecoderWeightChanges|         array|
|DecoderWeightChanges_we0       |  out|    1|   ap_memory|                               DecoderWeightChanges|         array|
|DecoderWeightChanges_d0        |  out|    1|   ap_memory|                               DecoderWeightChanges|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln247_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln247"   --->   Operation 5 'read' 'zext_ln247_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln247_cast = zext i5 %zext_ln247_read"   --->   Operation 6 'zext' 'zext_ln247_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %h"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h_3 = load i4 %h" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 9 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln247 = icmp_eq  i4 %h_3, i4 10" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 10 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln247 = add i4 %h_3, i4 1" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 12 'add' 'add_ln247' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %for.body12.split, void %for.inc21.exitStub" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 13 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %h_3" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 14 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [HLS/src/AutoEncoder.cpp:249]   --->   Operation 15 'specpipeline' 'specpipeline_ln249' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 16 'specloopname' 'specloopname_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln252 = add i6 %zext_ln247_cast, i6 %zext_ln247_1" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 17 'add' 'add_ln252' <Predicate = (!icmp_ln247)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %add_ln252" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 18 'zext' 'zext_ln252' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DecoderWeightChanges_addr = getelementptr i1 %DecoderWeightChanges, i64 0, i64 %zext_ln252" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 19 'getelementptr' 'DecoderWeightChanges_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln252 = store i1 0, i6 %DecoderWeightChanges_addr" [HLS/src/AutoEncoder.cpp:252]   --->   Operation 20 'store' 'store_ln252' <Predicate = (!icmp_ln247)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln247 = store i4 %add_ln247, i4 %h" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 21 'store' 'store_ln247' <Predicate = (!icmp_ln247)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln247 = br void %for.body12" [HLS/src/AutoEncoder.cpp:247]   --->   Operation 22 'br' 'br_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln247]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DecoderWeightChanges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                         (alloca           ) [ 01]
zext_ln247_read           (read             ) [ 00]
zext_ln247_cast           (zext             ) [ 00]
store_ln0                 (store            ) [ 00]
br_ln0                    (br               ) [ 00]
h_3                       (load             ) [ 00]
icmp_ln247                (icmp             ) [ 01]
empty                     (speclooptripcount) [ 00]
add_ln247                 (add              ) [ 00]
br_ln247                  (br               ) [ 00]
zext_ln247_1              (zext             ) [ 00]
specpipeline_ln249        (specpipeline     ) [ 00]
specloopname_ln247        (specloopname     ) [ 00]
add_ln252                 (add              ) [ 00]
zext_ln252                (zext             ) [ 00]
DecoderWeightChanges_addr (getelementptr    ) [ 00]
store_ln252               (store            ) [ 00]
store_ln247               (store            ) [ 00]
br_ln247                  (br               ) [ 00]
ret_ln0                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln247">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DecoderWeightChanges">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DecoderWeightChanges"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="h_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="zext_ln247_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="5" slack="0"/>
<pin id="40" dir="0" index="1" bw="5" slack="0"/>
<pin id="41" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln247_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="DecoderWeightChanges_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="6" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DecoderWeightChanges_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln252_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln247_cast_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_cast/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="h_3_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln247_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln247_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln247_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln252_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln252_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln247_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="h_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="30" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="67" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="58" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="101"><net_src comp="76" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="34" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DecoderWeightChanges | {1 }
 - Input state : 
	Port: BackPropagateDecoderWeightChanges_Pipeline_Loop31 : zext_ln247 | {1 }
	Port: BackPropagateDecoderWeightChanges_Pipeline_Loop31 : DecoderWeightChanges | {}
  - Chain level:
	State 1
		store_ln0 : 1
		h_3 : 1
		icmp_ln247 : 2
		add_ln247 : 2
		br_ln247 : 3
		zext_ln247_1 : 2
		add_ln252 : 3
		zext_ln252 : 4
		DecoderWeightChanges_addr : 5
		store_ln252 : 6
		store_ln247 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln247_fu_76      |    0    |    13   |
|          |       add_ln252_fu_86      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln247_fu_70      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | zext_ln247_read_read_fu_38 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln247_cast_fu_58   |    0    |    0    |
|   zext   |     zext_ln247_1_fu_82     |    0    |    0    |
|          |      zext_ln252_fu_92      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    35   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|h_reg_102|    4   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   35   |
+-----------+--------+--------+
