
---------- Begin Simulation Statistics ----------
final_tick                               2541822037500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   195594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.44                       # Real time elapsed on the host
host_tick_rate                              550923333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193665                       # Number of instructions simulated
sim_ops                                       4193665                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011812                       # Number of seconds simulated
sim_ticks                                 11812192500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.696575                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377518                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844624                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800542                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53272                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277184                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223912                       # Number of indirect misses.
system.cpu.branchPred.lookups                  971937                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63773                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26580                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193665                       # Number of instructions committed
system.cpu.committedOps                       4193665                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630244                       # CPI: cycles per instruction
system.cpu.discardedOps                        187548                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606521                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450440                       # DTB hits
system.cpu.dtb.data_misses                       7702                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405118                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848024                       # DTB read hits
system.cpu.dtb.read_misses                       6909                       # DTB read misses
system.cpu.dtb.write_accesses                  201403                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602416                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18032                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3368940                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025046                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657849                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16726735                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177612                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953234                       # ITB accesses
system.cpu.itb.fetch_acv                          571                       # ITB acv
system.cpu.itb.fetch_hits                      946142                       # ITB hits
system.cpu.itb.fetch_misses                      7092                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.50%      9.50% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4178     69.16%     79.08% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.99% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.83%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6041                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14384                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2414     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2660     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5091                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2401     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2401     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4819                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10908325500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9244500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17882000      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               880819000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816271000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994615                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902632                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946572                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7980952500     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835318500     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611359                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85402      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540113     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838823     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592316     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104683      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193665                       # Class of committed instruction
system.cpu.quiesceCycles                        13026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6884624                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22783453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22783453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22783453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22783453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116838.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116838.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116838.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116838.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13022478                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13022478                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13022478                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13022478                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66781.938462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66781.938462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66781.938462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66781.938462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22433956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22433956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116843.520833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116843.520833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12822981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12822981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66786.359375                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66786.359375                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282501                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539397614000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282501                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128029                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34836                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86495                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34144                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40839                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17803825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157331                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002790                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156892     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157331                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820141528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375679000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461708750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471496549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378320959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849817508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471496549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471496549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188745993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188745993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188745993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471496549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378320959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038563501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156868250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121115                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2133                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003915250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4750659000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13679.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32429.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.646917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.258983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.503140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34433     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24294     29.84%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9932     12.20%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4651      5.71%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2366      2.91%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1391      1.71%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          918      1.13%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.75%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2823      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.012705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.383406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.848300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1285     17.55%     17.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5559     75.94%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.91%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6512     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.34%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.20%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.51%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812187500                       # Total gap between requests
system.mem_ctrls.avgGap                      42495.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4938368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418073782.661432206631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375644403.018321931362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644502872.773195981979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512255250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238403750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289861843500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28869.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32057.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2393277.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313938660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166850970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558954900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171203020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181184640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633027410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.199036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    420271000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10997501500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267421560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142137930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487005120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312427440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5098657980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7482334110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.441599                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    578061500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10839711000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11804992500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625354                       # number of overall hits
system.cpu.icache.overall_hits::total         1625354                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87086                       # number of overall misses
system.cpu.icache.overall_misses::total         87086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361572500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361572500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361572500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361572500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050855                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050855                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050855                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050855                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61566.411363                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61566.411363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61566.411363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61566.411363                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86495                       # number of writebacks
system.cpu.icache.writebacks::total             86495                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87086                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87086                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87086                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87086                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274487500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274487500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050855                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60566.422846                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60566.422846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60566.422846                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60566.422846                       # average overall mshr miss latency
system.cpu.icache.replacements                  86495                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625354                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361572500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361572500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61566.411363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61566.411363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274487500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274487500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60566.422846                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60566.422846                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.045164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3511965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3511965                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311289                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105638                       # number of overall misses
system.cpu.dcache.overall_misses::total        105638                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6767650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6767650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6767650500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6767650500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416927                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64064.545902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64064.545902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64064.545902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64064.545902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34660                       # number of writebacks
system.cpu.dcache.writebacks::total             34660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36691                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4385533500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4385533500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4385533500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4385533500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63607.314314                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63607.314314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63607.314314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63607.314314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3290575500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3290575500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66930.589456                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66930.589456                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2663867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2663867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66695.050199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66695.050199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61569.483302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61569.483302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59355.529890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59355.529890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080204                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080204                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70561.872910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70561.872910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080204                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080204                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69561.872910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69561.872910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.429608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.029433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.429608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948281                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3157097379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208065                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747140                       # Number of bytes of host memory used
host_op_rate                                   208065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1772.65                       # Real time elapsed on the host
host_tick_rate                              345821054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   368827736                       # Number of instructions simulated
sim_ops                                     368827736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.613021                       # Number of seconds simulated
sim_ticks                                613021282500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.516363                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                53988433                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             79963479                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             140580                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6393660                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          68989352                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3552431                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13199790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9647359                       # Number of indirect misses.
system.cpu.branchPred.lookups                99046408                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8849254                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       431554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   363891523                       # Number of instructions committed
system.cpu.committedOps                     363891523                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.368840                       # CPI: cycles per instruction
system.cpu.discardedOps                      11354354                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                100183983                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    103958236                       # DTB hits
system.cpu.dtb.data_misses                    1032094                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 68191158                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     68580811                       # DTB read hits
system.cpu.dtb.read_misses                     998360                       # DTB read misses
system.cpu.dtb.write_accesses                31992825                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    35377425                       # DTB write hits
system.cpu.dtb.write_misses                     33734                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              347415                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          265853265                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          78048728                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         36769964                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       579532172                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296838                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               186764998                       # ITB accesses
system.cpu.itb.fetch_acv                          374                       # ITB acv
system.cpu.itb.fetch_hits                   186763345                       # ITB hits
system.cpu.itb.fetch_misses                      1653                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   186      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 22973      7.09%      7.15% # number of callpals executed
system.cpu.kern.callpal::rdps                    1435      0.44%      7.59% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.59% # number of callpals executed
system.cpu.kern.callpal::rti                     3540      1.09%      8.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  178      0.05%      8.74% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.74% # number of callpals executed
system.cpu.kern.callpal::rdunique              295701     91.26%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 324029                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1260546                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9941     36.56%     36.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.19%     36.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     627      2.31%     39.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16572     60.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                27191                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9940     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.25%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      627      3.05%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9940     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 20558                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             600015440500     97.88%     97.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                83689000      0.01%     97.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               753429500      0.12%     98.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12131164000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         612983723000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999899                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.599807                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.756059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3452                      
system.cpu.kern.mode_good::user                  3452                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3726                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3452                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.926463                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.961828                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        48773156000      7.96%      7.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         564210567000     92.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      186                       # number of times the context was actually changed
system.cpu.numCycles                       1225892384                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            28060526      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               219507912     60.32%     68.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                 219221      0.06%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                227549      0.06%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 39857      0.01%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 13291      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               70705964     19.43%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35240407      9.68%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             40894      0.01%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            40916      0.01%     97.31% # Class of committed instruction
system.cpu.op_class_0::IprAccess              9794986      2.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                363891523                       # Class of committed instruction
system.cpu.quiesceCycles                       150181                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       646360212                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6100493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12200904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3610834925                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3610834925                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3610834925                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3610834925                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117747.176841                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117747.176841                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117747.176841                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117747.176841                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           139                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    19.857143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2075801833                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2075801833                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2075801833                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2075801833                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67690.661743                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67690.661743                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67690.661743                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67690.661743                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8529466                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8529466                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115263.054054                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115263.054054                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4829466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4829466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65263.054054                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65263.054054                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3602305459                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3602305459                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117753.185768                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117753.185768                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2070972367                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2070972367                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67696.533963                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67696.533963                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5606246                       # Transaction distribution
system.membus.trans_dist::WriteReq               1561                       # Transaction distribution
system.membus.trans_dist::WriteResp              1561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       983933                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3506770                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1609705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            464776                       # Transaction distribution
system.membus.trans_dist::ReadExResp           464776                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3506771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2098271                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10520312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10520312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7688929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7694463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18276107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    448866624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    448866624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    225044032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    225052427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               675876939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6103189                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004908                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6103042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6103189                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5083000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31342201938                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             403717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13876049500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        18230959500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      224433344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      164030208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          388463552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    224433344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     224433344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     62971712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62971712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3506771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2562972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6069743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       983933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             983933                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         366110199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         267576694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             633686893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    366110199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        366110199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102723533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102723533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102723533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        366110199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        267576694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            736410426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4162734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2025566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2552662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000150571750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       246062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       246062                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13474798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3921498                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6069743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4490663                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6069743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4490663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1491515                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                327929                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            136196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            334715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            460152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            175894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            172196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           553368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           259939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           204945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           387703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           432294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            106957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            339146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            293093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             83178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            139007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            305441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            156601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            574101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           431481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           272464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           256384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           412435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           511682                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63548780500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22891140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149390555500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13880.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32630.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2903884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2939795                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6069743                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4490663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4394082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  178538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  84254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  89967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 232172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 251786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 249808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 248292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 250679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 249556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 248443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 246232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 246277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 246250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 246055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 246223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 246359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    200                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2897272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.085402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.049512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.487255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1079827     37.27%     37.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1137665     39.27%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       290552     10.03%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       151111      5.22%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        97738      3.37%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34610      1.19%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23687      0.82%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15323      0.53%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66759      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2897272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       246062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.605957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.801594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14614      5.94%      5.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          84170     34.21%     40.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         87932     35.74%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         35273     14.34%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         18657      7.58%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          3318      1.35%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           632      0.26%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           370      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           286      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           204      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           185      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           117      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           91      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           68      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           50      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           40      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           40      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        246062                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       246062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.917383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.868899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.315094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156098     63.44%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3113      1.27%     64.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            53497     21.74%     86.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            19684      8.00%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12482      5.07%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              828      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              164      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              108      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        246062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              293006592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                95456960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               266414400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               388463552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            287402432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       477.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    633.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    468.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  613021111000                       # Total gap between requests
system.mem_ctrls.avgGap                      58049.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    129636224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    163370368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    266414400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211471000.601027250290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 266500320.076570928097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 434592415.639337956905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3506771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2562972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4490663                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  64635730500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  84754825000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14829286027000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18431.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33068.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3302248.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10900423800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5793686085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17564892660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11302511040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48391221840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264200364270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12917194080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       371070293775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.313884                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31263486750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20470060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 561291743000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9786376740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5201556030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15124040820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10427247540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48391221840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     262161742740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14633887200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       365726072910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.596045                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35735333750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20470060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 556819621750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32153                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32153                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8395                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1966875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1767500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3971000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159692925                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1539000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1583000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              144500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    615196141500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    186300751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        186300751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    186300751                       # number of overall hits
system.cpu.icache.overall_hits::total       186300751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3506770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3506770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3506770                       # number of overall misses
system.cpu.icache.overall_misses::total       3506770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 167091768000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 167091768000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 167091768000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 167091768000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    189807521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    189807521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    189807521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    189807521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018475                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018475                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47648.339640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47648.339640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47648.339640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47648.339640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3506770                       # number of writebacks
system.cpu.icache.writebacks::total           3506770                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3506770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3506770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3506770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3506770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 163584997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 163584997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 163584997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 163584997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018475                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018475                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018475                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018475                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46648.339355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46648.339355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46648.339355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46648.339355                       # average overall mshr miss latency
system.cpu.icache.replacements                3506770                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    186300751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       186300751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3506770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3506770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 167091768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 167091768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    189807521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    189807521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47648.339640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47648.339640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3506770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3506770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 163584997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 163584997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46648.339355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46648.339355                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           189836139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3507282                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.126283                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         383121813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        383121813                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     97568553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         97568553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     97568553                       # number of overall hits
system.cpu.dcache.overall_hits::total        97568553                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2935732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2935732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2935732                       # number of overall misses
system.cpu.dcache.overall_misses::total       2935732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 192292357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192292357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 192292357000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192292357000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    100504285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    100504285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    100504285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    100504285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65500.650945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65500.650945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65500.650945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65500.650945                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       953341                       # number of writebacks
system.cpu.dcache.writebacks::total            953341                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       380318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       380318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       380318                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       380318                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2555414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2555414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2555414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2555414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 166064355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 166064355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 166064355500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 166064355500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241338500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241338500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025426                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64985.303947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64985.303947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64985.303947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64985.303947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 87251.807664                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 87251.807664                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2562972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     64656350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64656350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2096216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2096216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 140508350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 140508350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66752566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66752566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67029.518905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67029.518905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5472                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2090744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2090744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 138020246500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 138020246500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241338500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241338500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66014.895415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66014.895415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200280.912863                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200280.912863                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     32912203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32912203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       839516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       839516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51784007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51784007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33751719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33751719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61683.168635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61683.168635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       374846                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       374846                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       464670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       464670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1561                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1561                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28044109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28044109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60352.742807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60352.742807                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1501773                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1501773                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    568757000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    568757000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1509345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1509345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75113.180137                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75113.180137                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    561185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    561185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74113.180137                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74113.180137                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1509052                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1509052                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1509052                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1509052                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 615275341500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103164464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2563996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.235813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209608336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209608336                       # Number of data accesses

---------- End Simulation Statistics   ----------
