# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(473): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(504): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_CLG2_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Running Test -------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(473): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(504): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(102): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(473): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(504): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Running Test -------------------------------------------------
# 
# 
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_CLG2_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wren
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(420): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(318): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(390): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(504): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Sim Output Rows:   22
# // Num Sim Output Cols:   21
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# ** Error: cnl_sc2_generator.sv(207): (vlog-2730) Undefined variable: 'm_expd_num_input_rows'.
# 
# ** Error: cnl_sc2_generator.sv(208): (vlog-2730) Undefined variable: 'm_expd_num_input_cols'.
# 
# ** Error: cnl_sc2_generator.sv(217): (vlog-2730) Undefined variable: 'm_expd_num_input_rows'.
# 
# ** Error: cnl_sc2_generator.sv(218): (vlog-2730) Undefined variable: 'm_expd_num_input_cols'.
# 
# ** Error: cnl_sc2_generator.sv(229): (vlog-2730) Undefined variable: 'm_expd_num_input_rows'.
# 
# ** Error: cnl_sc2_generator.sv(230): (vlog-2730) Undefined variable: 'm_expd_num_input_cols'.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_generator.sv(207): (vlog-2110) Illegal reference to net "m_expd_num_input_rows".
# 
# ** Error: cnl_sc2_generator.sv(208): (vlog-2110) Illegal reference to net "m_expd_num_input_cols".
# 
# ** Error: cnl_sc2_generator.sv(217): (vlog-2110) Illegal reference to net "m_expd_num_input_rows".
# 
# ** Error: cnl_sc2_generator.sv(218): (vlog-2110) Illegal reference to net "m_expd_num_input_cols".
# 
# ** Warning: cnl_sc2_generator.sv(106): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(324): (vlog-2730) Undefined variable: 'num_input_rows'.
# 
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(474): (vlog-2730) Undefined variable: 'num_input_rows'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 27
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Fatal: (vsim-8274) cnl_sc2_driver.sv(150): Virtual interface elem. 'expd_num_input_cols_cfg' not found in 'cnn_layer_accel_quad_intf'.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench File: ./cnl_sc2_testbench.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3043) ./cnl_sc2_testbench.sv(163): Unresolved reference to 'num_input_cols_cfg' in i0_cnn_layer_accel_quad.num_input_cols_cfg.
# 
#         Region: /cnl_sc2_testbench
# ** Error: (vsim-3043) ./cnl_sc2_testbench.sv(164): Unresolved reference to 'num_input_rows_cfg' in i0_cnn_layer_accel_quad.num_input_rows_cfg.
# 
#         Region: /cnl_sc2_testbench
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(186): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'num_input_cols_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(71).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ./cnl_sc2_testbench.sv(186): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'num_input_rows_cfg'. The port definition is at: C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv(72).
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ./cnl_sc2_testbench.sv(184): [TFMPC] - Too few port connections. Expected 51, found 49.
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_cols_cfg'.
# 
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_rows_cfg'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Error: (vsim-3063) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): Port 'expd_num_input_cols_cfg' not found in the connected module (5th connection).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ./cnl_sc2_testbench.sv(184): [TFMPC] - Too few port connections. Expected 51, found 49.
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_cols_cfg'.
# 
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_rows_cfg'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
run -all
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ./cnl_sc2_testbench.sv(184): [TFMPC] - Too few port connections. Expected 51, found 49.
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_cols_cfg'.
# 
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_rows_cfg'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ./cnl_sc2_testbench.sv(184): [TFMPC] - Too few port connections. Expected 51, found 49.
# 
#         Region: /cnl_sc2_testbench/i0_quad_intf
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_cols_cfg'.
# 
# ** Warning: (vsim-3722) ./cnl_sc2_testbench.sv(184): [TFMPC] - Missing connection for port 'num_input_rows_cfg'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_generator::post_randomize at cnl_sc2_generator.sv line 209
step -over
step -over
step -over
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: ../cnn_layer_accel_quad_intf.sv(239): (vlog-2730) Undefined variable: 'num_input_cols_cfg'.
# 
# ** Error: ../cnn_layer_accel_quad_intf.sv(71): Identifier must be declared with a port mode: num_input_cols_cfg.
# ** Error: ../cnn_layer_accel_quad_intf.sv(239): (vlog-2730) Undefined variable: 'num_input_rows_cfg'.
# 
# ** Error: ../cnn_layer_accel_quad_intf.sv(72): Identifier must be declared with a port mode: num_input_rows_cfg.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Fatal: (vsim-8274) cnl_sc2_driver.sv(142): Virtual interface elem. 'num_input_cols_cfg' not found in 'cnn_layer_accel_quad_intf'.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench File: ./cnl_sc2_testbench.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 47
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        129
# // Num Input Cols:        129
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       127
# // Num Output Cols:       127
# // Num Acl Output Rows:   128
# // Num Acl Output Cols:   129
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        129
# // Num Input Cols:        129
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       127
# // Num Output Cols:       127
# // Num Acl Output Rows:   128
# // Num Acl Output Cols:   129
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       49
# // Num Output Cols:       49
# // Num Acl Output Rows:   50
# // Num Acl Output Cols:   51
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       49
# // Num Output Cols:       49
# // Num Acl Output Rows:   50
# // Num Acl Output Cols:   51
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       49
# // Num Output Cols:       49
# // Num Acl Output Rows:   50
# // Num Acl Output Cols:   51
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       49
# // Num Output Cols:       49
# // Num Acl Output Rows:   50
# // Num Acl Output Cols:   51
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       25
# // Num Output Cols:       25
# // Num Acl Output Rows:   25
# // Num Acl Output Cols:   26
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       25
# // Num Output Cols:       25
# // Num Acl Output Rows:   25
# // Num Acl Output Cols:   26
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       25
# // Num Output Cols:       25
# // Num Acl Output Rows:   25
# // Num Acl Output Cols:   26
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        51
# // Num Input Cols:        51
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       25
# // Num Output Cols:       25
# // Num Acl Output Rows:   25
# // Num Acl Output Cols:   26
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(108): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 99
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 100
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg'.
# Executing ONERROR command at macro ./wave.do line 110
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg'.
# Executing ONERROR command at macro ./wave.do line 111
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 164
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 165
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 216
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 321
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/actv_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/actv_out
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/expd_num_input_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/expd_num_input_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/idx0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_request_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/upsample_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/cncl_fetch_req
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/expd_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/repeat_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/replicate
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/row_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE0_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MATRIC_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_PX_DIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE1_ROW_MAT_WR_ADDR_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CE_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/C_SEQ_DATAIN_DELAY
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram2_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram3_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_cycle_counter_incr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_execute_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_rename_condition
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_reset_counters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce0_row_rename_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_cycle_counter_incr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_execute_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_rename_condition
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_reset_counters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/ce1_row_rename_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/convolution_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/expd_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_col_ce1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/output_row_ce1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_even_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_field0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/pix_seq_datain_odd_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_buffer_sav_val1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_ce1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce0_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/row_rename_ce1_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_CLG2_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/C_RAM_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram0/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_CLG2_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/C_RAM_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers/bram1/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        31
# // Num Input Cols:        31
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       15
# // Num Output Cols:       15
# // Num Acl Output Rows:   15
# // Num Acl Output Cols:   16
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        31
# // Num Input Cols:        31
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       15
# // Num Output Cols:       15
# // Num Acl Output Rows:   15
# // Num Acl Output Cols:   16
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        31
# // Num Input Cols:        31
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       15
# // Num Output Cols:       15
# // Num Acl Output Rows:   15
# // Num Acl Output Cols:   16
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        31
# // Num Input Cols:        31
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       15
# // Num Output Cols:       15
# // Num Acl Output Rows:   15
# // Num Acl Output Cols:   16
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 196
run -all
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
run -all
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
# Causality operation skipped due to absense of debug database file
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
doo startsim_sc2.do
# invalid command name "doo"
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 131
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r'.
# Executing ONERROR command at macro ./wave.do line 204
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Running Test -------------------------------------------------
# 
# 
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(500): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(130): (vlog-2730) Undefined variable: 'clk'.
# 
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(155): (vlog-2730) Undefined variable: 'input_col'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       19
# // Num Output Cols:       19
# // Num Acl Output Rows:   20
# // Num Acl Output Cols:   21
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Acl Output Rows:   19
# // Num Acl Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Acl Output Rows:   9
# // Num Acl Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       19
# // Num Output Cols:       19
# // Num Acl Output Rows:   20
# // Num Acl Output Cols:   21
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       19
# // Num Output Cols:       19
# // Num Acl Output Rows:   20
# // Num Acl Output Cols:   21
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       19
# // Num Output Cols:       19
# // Num Acl Output Rows:   20
# // Num Acl Output Cols:   21
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Acl Output Rows:   22
# // Num Acl Output Cols:   23
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       11
# // Num Output Cols:       11
# // Num Acl Output Rows:   11
# // Num Acl Output Cols:   12
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Acl Output Rows:   22
# // Num Acl Output Cols:   23
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       11
# // Num Output Cols:       11
# // Num Acl Output Rows:   11
# // Num Acl Output Cols:   12
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // UpSample:              0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(137): (vlog-2730) Undefined variable: 'rdAddr'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(467): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(414): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(312): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(384): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(498): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 220
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 221
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            1
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       10
# // Num Output Cols:       10
# // Num Acl Output Rows:   10
# // Num Acl Output Cols:   11
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            2
# // Num Input Rows:        21
# // Num Input Cols:        21
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       21
# // Num Output Cols:       21
# // Num Acl Output Rows:   22
# // Num Acl Output Cols:   23
# // Created Specific Test ----------------------------------------
# 
# 
# // Created Specific Test ----------------------------------------
# // Test Index:            3
# // Num Input Rows:        22
# // Num Input Cols:        22
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 2
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       11
# // Num Output Cols:       11
# // Num Acl Output Rows:   11
# // Num Acl Output Cols:   12
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           1
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       20
# // Num Output Cols:       20
# // Num Acl Output Rows:   21
# // Num Acl Output Cols:   22
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(110): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad.v(469): (vlog-2623) Undefined variable: job_fetch_ack_w.
# 
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(416): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(386): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'expd_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(314): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
