Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:02:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_11_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.875ns (28.226%)  route 2.225ns (71.774%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 6.624 - 4.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.322ns (routing 1.366ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.977ns (routing 1.239ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=5576, routed)        2.322     3.259    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X146Y196       FDCE                                         r  Delay1No15_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y196       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.337 r  Delay1No15_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.439     3.776    Delay1No14_instance/Y_reg[33]_0[7]
    SLICE_X144Y213       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.898 r  Delay1No14_instance/geqOp_carry_i_13__3/O
                         net (fo=1, routed)           0.009     3.907    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X144Y213       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.061 r  Sum1Tree1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.087    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X144Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.102 r  Sum1Tree1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.128    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y215       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.180 r  Sum1Tree1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.397     4.577    Delay1No14_instance/CO[0]
    SLICE_X143Y219       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     4.687 f  Delay1No14_instance/shiftedFracY_d1[32]_i_16__3/O
                         net (fo=2, routed)           0.210     4.897    Delay1No14_instance/Sum1Tree1_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X142Y218       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.987 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.098     5.085    Delay1No14_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X142Y217       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     5.138 r  Delay1No14_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.441     5.579    Delay1No15_instance/Y_reg[23]_0
    SLICE_X147Y215       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.630 r  Delay1No15_instance/shiftedFracY_d1[35]_i_2__3/O
                         net (fo=4, routed)           0.176     5.806    Delay1No15_instance/Sum1Tree1_1_impl_instance/level2[12]
    SLICE_X145Y216       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.956 r  Delay1No15_instance/shiftedFracY_d1[7]_i_1__3/O
                         net (fo=2, routed)           0.403     6.359    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X143Y217       FDRE                                         r  Sum1Tree1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=5576, routed)        1.977     6.624    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X143Y217       FDRE                                         r  Sum1Tree1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.456     7.080    
                         clock uncertainty           -0.035     7.045    
    SLICE_X143Y217       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.070    Sum1Tree1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  0.710    




