Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cpu_16bit_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_16bit_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_16bit_top"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cpu_16bit_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "E:/CPU_MIPS"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/GRam is now defined in a different file.  It was defined in "E:/CPU_MIPS/ipcore_dir/GRam_synth.vhd", and is now defined in "E:/CPU_MIPS/GRam.vhd".
Compiling vhdl file "E:/CPU_MIPS/constants.vhd" in Library work.
Compiling vhdl file "E:/CPU_MIPS/components.vhd" in Library work.
Compiling vhdl file "E:/CPU_MIPS/GRam.vhd" in Library work.
Architecture gram_a of Entity gram is up to date.
Compiling vhdl file "E:/CPU_MIPS/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "E:/CPU_MIPS/vga_char.vhd" in Library work.
Architecture behavioral of Entity vga_char is up to date.
Compiling vhdl file "E:/CPU_MIPS/ps2_keyboard.vhd" in Library work.
Architecture logic of Entity ps2_keyboard is up to date.
Compiling vhdl file "E:/CPU_MIPS/alu_defination.vhd" in Library work.
Compiling vhdl file "E:/CPU_MIPS/flash.vhd" in Library work.
Architecture bhv of Entity flash is up to date.
Compiling vhdl file "E:/CPU_MIPS/Muxpc.vhd" in Library work.
Architecture behavioral of Entity muxpc is up to date.
Compiling vhdl file "E:/CPU_MIPS/pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "E:/CPU_MIPS/IFID_Reg.vhd" in Library work.
Architecture behavioral of Entity ifid_reg is up to date.
Compiling vhdl file "E:/CPU_MIPS/registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "E:/CPU_MIPS/ctrl_unit.vhd" in Library work.
Architecture behavioral of Entity ctrl_unit is up to date.
Compiling vhdl file "E:/CPU_MIPS/equal_unit.vhd" in Library work.
Architecture behavioral of Entity equal_unit is up to date.
Compiling vhdl file "E:/CPU_MIPS/IDEX_Reg.vhd" in Library work.
Architecture behavioral of Entity idex_reg is up to date.
Compiling vhdl file "E:/CPU_MIPS/Muxa.vhd" in Library work.
Architecture behavioral of Entity muxa is up to date.
Compiling vhdl file "E:/CPU_MIPS/Muxb.vhd" in Library work.
Architecture behavioral of Entity muxb is up to date.
Compiling vhdl file "E:/CPU_MIPS/EXMEM_Reg.vhd" in Library work.
Architecture behavioral of Entity exmem_reg is up to date.
Compiling vhdl file "E:/CPU_MIPS/MEMWB_Reg.vhd" in Library work.
Architecture behavioral of Entity memwb_reg is up to date.
Compiling vhdl file "E:/CPU_MIPS/bypass_unit.vhd" in Library work.
Architecture behavioral of Entity bypass_unit is up to date.
Compiling vhdl file "E:/CPU_MIPS/hazard_unit.vhd" in Library work.
Architecture behavioral of Entity hazard_unit is up to date.
Compiling vhdl file "E:/CPU_MIPS/memory.vhd" in Library work.
Entity <mymemory> compiled.
Entity <mymemory> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/CPU_MIPS/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/CPU_MIPS/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "E:/CPU_MIPS/Muxc.vhd" in Library work.
Architecture behavioral of Entity muxc is up to date.
Compiling vhdl file "E:/CPU_MIPS/ps2_keyboard_to_ascii.vhd" in Library work.
Architecture behavior of Entity ps2_keyboard_to_ascii is up to date.
Compiling vhdl file "E:/CPU_MIPS/vga.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "E:/CPU_MIPS/ipcore_dir/GRam_synth.vhd" in Library work.
Architecture spartan3e of Entity gram is up to date.
Compiling vhdl file "E:/CPU_MIPS/cpu_16bit_top.vhd" in Library work.
Architecture behavioral of Entity cpu_16bit_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_16bit_top> in library <work> (architecture <behavioral>) with generics.
	ps2_clk_freq = 50000000
	ps2_debounce_counter_size = 8

Analyzing hierarchy for entity <flash> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <Muxpc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFID_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <equal_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDEX_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXMEM_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMWB_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bypass_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hazard_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mymemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2_keyboard_to_ascii> in library <work> (architecture <behavior>) with generics.
	clk_freq = 50000000
	ps2_debounce_counter_size = 8

Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2_keyboard> in library <work> (architecture <logic>) with generics.
	clk_freq = 50000000
	debounce_counter_size = 8

Analyzing hierarchy for entity <vga_char> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <logic>) with generics.
	counter_size = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <cpu_16bit_top> in library <work> (Architecture <behavioral>).
	ps2_clk_freq = 50000000
	ps2_debounce_counter_size = 8
Entity <cpu_16bit_top> analyzed. Unit <cpu_16bit_top> generated.

Analyzing Entity <flash> in library <work> (Architecture <bhv>).
INFO:Xst:2679 - Register <sram2_oe> in unit <flash> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram2_addr<17>> in unit <flash> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram2_addr<16>> in unit <flash> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_byte> in unit <flash> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_vpen> in unit <flash> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flash_rp> in unit <flash> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram2_en> in unit <flash> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <flash> analyzed. Unit <flash> generated.

Analyzing Entity <Muxpc> in library <work> (Architecture <behavioral>).
Entity <Muxpc> analyzed. Unit <Muxpc> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IFID_Reg> in library <work> (Architecture <behavioral>).
Entity <IFID_Reg> analyzed. Unit <IFID_Reg> generated.

Analyzing Entity <registers> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/CPU_MIPS/registers.vhd" line 51: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/CPU_MIPS/registers.vhd" line 75: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/CPU_MIPS/registers.vhd" line 93: Mux is complete : default of case is discarded
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <ctrl_unit> in library <work> (Architecture <behavioral>).
Entity <ctrl_unit> analyzed. Unit <ctrl_unit> generated.

Analyzing Entity <equal_unit> in library <work> (Architecture <behavioral>).
Entity <equal_unit> analyzed. Unit <equal_unit> generated.

Analyzing Entity <IDEX_Reg> in library <work> (Architecture <behavioral>).
Entity <IDEX_Reg> analyzed. Unit <IDEX_Reg> generated.

Analyzing Entity <Muxa> in library <work> (Architecture <behavioral>).
Entity <Muxa> analyzed. Unit <Muxa> generated.

Analyzing Entity <Muxb> in library <work> (Architecture <behavioral>).
Entity <Muxb> analyzed. Unit <Muxb> generated.

Analyzing Entity <EXMEM_Reg> in library <work> (Architecture <behavioral>).
Entity <EXMEM_Reg> analyzed. Unit <EXMEM_Reg> generated.

Analyzing Entity <MEMWB_Reg> in library <work> (Architecture <behavioral>).
Entity <MEMWB_Reg> analyzed. Unit <MEMWB_Reg> generated.

Analyzing Entity <bypass_unit> in library <work> (Architecture <behavioral>).
Entity <bypass_unit> analyzed. Unit <bypass_unit> generated.

Analyzing Entity <hazard_unit> in library <work> (Architecture <behavioral>).
Entity <hazard_unit> analyzed. Unit <hazard_unit> generated.

Analyzing Entity <mymemory> in library <work> (Architecture <behavioral>).
Entity <mymemory> analyzed. Unit <mymemory> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <Muxc> in library <work> (Architecture <behavioral>).
Entity <Muxc> analyzed. Unit <Muxc> generated.

Analyzing generic Entity <ps2_keyboard_to_ascii> in library <work> (Architecture <behavior>).
	clk_freq = 50000000
	ps2_debounce_counter_size = 8
Entity <ps2_keyboard_to_ascii> analyzed. Unit <ps2_keyboard_to_ascii> generated.

Analyzing generic Entity <ps2_keyboard> in library <work> (Architecture <logic>).
	clk_freq = 50000000
	debounce_counter_size = 8
Entity <ps2_keyboard> analyzed. Unit <ps2_keyboard> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <logic>).
	counter_size = 8
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <vga_char> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "E:/CPU_MIPS/vga_char.vhd" line 66: Instantiating black box module <GRam>.
WARNING:Xst:819 - "E:/CPU_MIPS/vga_char.vhd" line 108: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dout_b>
Entity <vga_char> analyzed. Unit <vga_char> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <flash>.
    Related source file is "E:/CPU_MIPS/flash.vhd".
    Found finite state machine <FSM_0> for signal <flash_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flash_finished_signal     (negative)           |
    | Power Up State     | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <flash_data>.
    Found 1-bit register for signal <flash_we>.
    Found 23-bit register for signal <flash_addr>.
    Found 16-bit tristate buffer for signal <sram2_data>.
    Found 1-bit register for signal <sram2_we>.
    Found 1-bit register for signal <flash_ce>.
    Found 16-bit register for signal <sram2_addr<15:0>>.
    Found 1-bit register for signal <flash_oe>.
    Found 16-bit up counter for signal <current_addr>.
    Found 16-bit comparator greater for signal <flash_ce$cmp_gt0000> created at line 109.
    Found 1-bit register for signal <flash_finished_signal>.
    Found 16-bit comparator lessequal for signal <flash_finished_signal$cmp_le0000> created at line 109.
    Found 16-bit register for signal <Mtridata_flash_data> created at line 80.
    Found 16-bit register for signal <Mtridata_sram2_data> created at line 119.
    Found 1-bit register for signal <Mtrien_flash_data> created at line 80.
    Found 1-bit register for signal <Mtrien_sram2_data> created at line 119.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  78 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Tristate(s).
Unit <flash> synthesized.


Synthesizing Unit <Muxpc>.
    Related source file is "E:/CPU_MIPS/Muxpc.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <pc_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxpc> synthesized.


Synthesizing Unit <PC>.
    Related source file is "E:/CPU_MIPS/pc.vhd".
    Found 16-bit register for signal <PC_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IFID_Reg>.
    Related source file is "E:/CPU_MIPS/IFID_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <PCNext_out>.
    Found 16-bit register for signal <Instruction_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IFID_Reg> synthesized.


Synthesizing Unit <registers>.
    Related source file is "E:/CPU_MIPS/registers.vhd".
WARNING:Xst:646 - Signal <reg_num> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 8-to-1 multiplexer for signal <outB>.
    Found 16-bit register for signal <IH>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R7>.
    Found 16-bit register for signal <RA>.
    Found 16-bit register for signal <SP>.
    Found 1-bit register for signal <T>.
    Summary:
	inferred 177 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <registers> synthesized.


Synthesizing Unit <ctrl_unit>.
    Related source file is "E:/CPU_MIPS/ctrl_unit.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <rega>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <immediate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegDist>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUsrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ctrl_unit> synthesized.


Synthesizing Unit <equal_unit>.
    Related source file is "E:/CPU_MIPS/equal_unit.vhd".
    Found 4x2-bit ROM for signal <pc_src$mux0002> created at line 92.
    Found 3-bit comparator equal for signal <real_object_regData$cmp_eq0001> created at line 35.
    Found 3-bit comparator equal for signal <real_object_regData$cmp_eq0003> created at line 33.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Comparator(s).
Unit <equal_unit> synthesized.


Synthesizing Unit <IDEX_Reg>.
    Related source file is "E:/CPU_MIPS/IDEX_Reg.vhd".
    Found 3-bit register for signal <out_RegDist>.
    Found 16-bit register for signal <out_rega>.
    Found 16-bit register for signal <out_regb>.
    Found 1-bit register for signal <out_ALUsrc>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 4-bit register for signal <out_ALUOp>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 16-bit register for signal <out_immediate>.
    Found 4-bit register for signal <out_rs>.
    Found 3-bit register for signal <out_rt>.
    Found 1-bit register for signal <out_MemRead>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <IDEX_Reg> synthesized.


Synthesizing Unit <Muxa>.
    Related source file is "E:/CPU_MIPS/Muxa.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <src_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxa> synthesized.


Synthesizing Unit <Muxb>.
    Related source file is "E:/CPU_MIPS/Muxb.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <reg_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxb> synthesized.


Synthesizing Unit <EXMEM_Reg>.
    Related source file is "E:/CPU_MIPS/EXMEM_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 1-bit register for signal <out_MemRead>.
    Found 16-bit register for signal <out_alu_data>.
    Found 16-bit register for signal <out_regdata>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <EXMEM_Reg> synthesized.


Synthesizing Unit <MEMWB_Reg>.
    Related source file is "E:/CPU_MIPS/MEMWB_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 16-bit register for signal <out_memdata>.
    Found 16-bit register for signal <out_data>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMWB_Reg> synthesized.


Synthesizing Unit <bypass_unit>.
    Related source file is "E:/CPU_MIPS/bypass_unit.vhd".
WARNING:Xst:647 - Input <alusrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0001> created at line 23.
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0005> created at line 24.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0000> created at line 33.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0001> created at line 34.
    Summary:
	inferred   4 Comparator(s).
Unit <bypass_unit> synthesized.


Synthesizing Unit <hazard_unit>.
    Related source file is "E:/CPU_MIPS/hazard_unit.vhd".
WARNING:Xst:647 - Input <alu_src> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0000> created at line 23.
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0001> created at line 26.
    Summary:
	inferred   2 Comparator(s).
Unit <hazard_unit> synthesized.


Synthesizing Unit <mymemory>.
    Related source file is "E:/CPU_MIPS/memory.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <vga_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <vga_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 16-bit latch for signal <Mtridata_data_1> created at line 208. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_data_1> created at line 208. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <data_1>.
    Found 16-bit tristate buffer for signal <data_2>.
    Found 1-bit register for signal <ascii_dataready>.
    Found 1-bit register for signal <prev_ascii_new>.
    Found 17-bit comparator greatequal for signal <vga_enable$cmp_ge0000> created at line 118.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  32 Tristate(s).
Unit <mymemory> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "E:/CPU_MIPS/alu.vhd".
    Found 16-bit addsub for signal <fout$addsub0000>.
    Found 16-bit comparator equal for signal <fout$cmp_eq0012> created at line 32.
    Found 16-bit comparator greatequal for signal <fout$cmp_ge0000> created at line 40.
    Found 16-bit shifter rotate left for signal <fout$shift0007> created at line 30.
    Found 16-bit shifter logical left for signal <fout$shift0008> created at line 27.
    Found 16-bit shifter logical right for signal <fout$shift0009> created at line 28.
    Found 16-bit shifter arithmetic right for signal <fout$shift0010> created at line 29.
    Found 16-bit xor2 for signal <fout$xor0000> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "E:/CPU_MIPS/Adder.vhd".
    Found 16-bit adder for signal <res>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <Muxc>.
    Related source file is "E:/CPU_MIPS/Muxc.vhd".
WARNING:Xst:647 - Input <addr<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Muxc> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "E:/CPU_MIPS/debounce.vhd".
    Found 1-bit register for signal <result>.
    Found 9-bit up counter for signal <counter_out>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflops>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ps2_keyboard>.
    Related source file is "E:/CPU_MIPS/ps2_keyboard.vhd".
    Found 1-bit register for signal <ps2_code_new>.
    Found 8-bit register for signal <ps2_code>.
    Found 12-bit up counter for signal <count_idle>.
    Found 1-bit xor9 for signal <error$xor0000> created at line 83.
    Found 11-bit register for signal <ps2_word>.
    Found 2-bit register for signal <sync_ffs>.
    Summary:
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2_keyboard> synthesized.


Synthesizing Unit <vga_char>.
    Related source file is "E:/CPU_MIPS/vga_char.vhd".
WARNING:Xst:646 - Signal <dout_b<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <din_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64x128-bit ROM for signal <Char$mux0002>.
    Found 1-bit 128-to-1 multiplexer for signal <vout>.
    Found 16-bit tristate buffer for signal <$const0000>.
    Found 8-bit adder for signal <$sub0000> created at line 151.
    Found 12-bit register for signal <addr_a>.
    Found 12-bit adder for signal <addr_b>.
    Found 5x7-bit multiplier for signal <addr_b$mult0000> created at line 103.
    Found 4-bit subtractor for signal <delta_x>.
    Found 5-bit subtractor for signal <delta_y>.
    Found 16-bit register for signal <din_a>.
    Found 17-bit comparator greatequal for signal <din_a$cmp_ge0000> created at line 84.
    Found 16-bit subtractor for signal <temp$sub0000> created at line 86.
    Found 9-bit subtractor for signal <vout$addsub0000> created at line 151.
    Summary:
	inferred   1 ROM(s).
	inferred  28 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <vga_char> synthesized.


Synthesizing Unit <ps2_keyboard_to_ascii>.
    Related source file is "E:/CPU_MIPS/ps2_keyboard_to_ascii.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <ascii_code>.
    Found 1-bit register for signal <ascii_new>.
    Found 8-bit register for signal <ascii>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <control_l>.
    Found 1-bit register for signal <control_r>.
    Found 1-bit register for signal <e0_code>.
    Found 1-bit register for signal <prev_ps2_code_new>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
Unit <ps2_keyboard_to_ascii> synthesized.


Synthesizing Unit <vga>.
    Related source file is "E:/CPU_MIPS/vga.vhd".
    Register <g1> equivalent to <b1> has been removed
    Register <r1> equivalent to <b1> has been removed
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 3-bit register for signal <b1>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <hs1>.
    Found 11-bit comparator greatequal for signal <hs1$cmp_ge0000> created at line 129.
    Found 11-bit comparator less for signal <hs1$cmp_lt0000> created at line 129.
    Found 11-bit comparator greater for signal <r1$cmp_gt0000> created at line 175.
    Found 11-bit comparator greater for signal <r1$cmp_gt0001> created at line 175.
    Found 10-bit up counter for signal <vector_x>.
    Found 10-bit up counter for signal <vector_y>.
    Found 1-bit register for signal <vs1>.
    Found 11-bit comparator greatequal for signal <vs1$cmp_ge0000> created at line 142.
    Found 11-bit comparator less for signal <vs1$cmp_lt0000> created at line 142.
    Summary:
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga> synthesized.


Synthesizing Unit <cpu_16bit_top>.
    Related source file is "E:/CPU_MIPS/cpu_16bit_top.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flash_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <test> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <vga_enable_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_inst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_hazard> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sram_data_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memwrite_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flash_sram2_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_in_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cmp_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MeMWB_Memdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEMWB_MemtoReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <HD_IFFlush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk1M>.
    Found 1-bit register for signal <clk25>.
    Found 30-bit up counter for signal <count10>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <cpu_16bit_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x2-bit ROM                                           : 1
 64x128-bit ROM                                        : 1
# Multipliers                                          : 1
 5x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 30-bit up counter                                     : 1
 9-bit up counter                                      : 2
# Registers                                            : 105
 1-bit register                                        : 66
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 24
 23-bit register                                       : 1
 3-bit register                                        : 8
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 10
 1-bit latch                                           : 2
 16-bit latch                                          : 4
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 20
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator greatequal                          : 2
 3-bit comparator equal                                : 8
# Multiplexers                                         : 5
 1-bit 128-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Tristates                                            : 20
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 4
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <keyboard_ascii/state/FSM> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u0/flash_state/FSM> on signal <flash_state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 001   | 000001
 010   | 000010
 011   | 000100
 100   | 001000
 101   | 010000
 110   | 100000
-------------------
Reading core <ipcore_dir/GRam.ngc>.
Loading core <GRam> for timing and area information for instance <u0>.
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_0> in Unit <u0> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_1> <Mtridata_flash_data_2> <Mtridata_flash_data_3> <Mtridata_flash_data_4> <Mtridata_flash_data_5> <Mtridata_flash_data_6> <Mtridata_flash_data_7> 
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Mtridata_flash_data_8> in Unit <u0> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_flash_data_9> <Mtridata_flash_data_10> <Mtridata_flash_data_11> <Mtridata_flash_data_12> <Mtridata_flash_data_13> <Mtridata_flash_data_14> <Mtridata_flash_data_15> 
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<9> Mtridata_flash_data<9> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<8> and Mtridata_flash_data<10> Mtridata_flash_data<10> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<11> Mtridata_flash_data<11> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<12> Mtridata_flash_data<12> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<13> Mtridata_flash_data<13> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<14> Mtridata_flash_data<14> signal will be lost.
WARNING:Xst:638 - in unit u0 Conflict on KEEP property on signal Mtridata_flash_data<10> and Mtridata_flash_data<15> Mtridata_flash_data<15> signal will be lost.
INFO:Xst:2261 - The FF/Latch <flash_addr_0> in Unit <u0> is equivalent to the following 6 FFs/Latches, which will be removed : <flash_addr_17> <flash_addr_18> <flash_addr_19> <flash_addr_20> <flash_addr_21> <flash_addr_22> 
INFO:Xst:2261 - The FF/Latch <b1_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <b1_1> <b1_2> 
WARNING:Xst:1426 - The value init of the FF/Latch flash_finished_signal hinder the constant cleaning in the block u0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_8> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flash_addr_0> (without init value) has a constant value of 0 in block <u0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <flash_addr<22:17>> (without init value) have a constant value of 0 in block <flash>.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_flash_data<15:8>> (without init value) have a constant value of 0 in block <flash>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 4x2-bit ROM                                           : 1
 64x128-bit ROM                                        : 1
# Multipliers                                          : 1
 5x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 4-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 30-bit up counter                                     : 1
 9-bit up counter                                      : 2
# Registers                                            : 529
 Flip-Flops                                            : 529
# Latches                                              : 10
 1-bit latch                                           : 2
 16-bit latch                                          : 4
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 20
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator greatequal                          : 2
 3-bit comparator equal                                : 8
# Multiplexers                                         : 20
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 16
 16-bit 4-to-1 multiplexer                             : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor9                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch flash_finished_signal hinder the constant cleaning in the block flash.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <Mtridata_flash_data_0> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_1> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_2> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_3> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_4> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_5> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_6> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_flash_data_7> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash_addr_0> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<1> Mtridata_flash_data<1> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<2> Mtridata_flash_data<2> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<3> Mtridata_flash_data<3> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<4> Mtridata_flash_data<4> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<5> Mtridata_flash_data<5> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<6> Mtridata_flash_data<6> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_flash_data<0> and Mtridata_flash_data<7> Mtridata_flash_data<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <b1_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <b1_1> <b1_2> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: fout_shift0006<15>.
WARNING:Xst:2040 - Unit cpu_16bit_top: 16 multi-source signals are replaced by logic (pull-up yes): data_2<0>_MLTSRCEDGE, data_2<10>_MLTSRCEDGE, data_2<11>_MLTSRCEDGE, data_2<12>_MLTSRCEDGE, data_2<13>_MLTSRCEDGE, data_2<14>_MLTSRCEDGE, data_2<15>_MLTSRCEDGE, data_2<1>_MLTSRCEDGE, data_2<2>_MLTSRCEDGE, data_2<3>_MLTSRCEDGE, data_2<4>_MLTSRCEDGE, data_2<5>_MLTSRCEDGE, data_2<6>_MLTSRCEDGE, data_2<7>_MLTSRCEDGE, data_2<8>_MLTSRCEDGE, data_2<9>_MLTSRCEDGE.

Optimizing unit <cpu_16bit_top> ...

Optimizing unit <PC> ...

Optimizing unit <IFID_Reg> ...

Optimizing unit <registers> ...

Optimizing unit <equal_unit> ...

Optimizing unit <IDEX_Reg> ...

Optimizing unit <EXMEM_Reg> ...

Optimizing unit <MEMWB_Reg> ...

Optimizing unit <ALU> ...

Optimizing unit <vga_char> ...

Optimizing unit <ctrl_unit> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <vga> ...

Optimizing unit <ps2_keyboard_to_ascii> ...
WARNING:Xst:2677 - Node <u13/out_memdata_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_0> of sequential type is unconnected in block <cpu_16bit_top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u6/out_MemtoReg> in Unit <cpu_16bit_top> is equivalent to the following FF/Latch, which will be removed : <u6/out_MemRead> 
INFO:Xst:2261 - The FF/Latch <u9/out_MemtoReg> in Unit <cpu_16bit_top> is equivalent to the following FF/Latch, which will be removed : <u9/out_MemRead> 
Found area constraint ratio of 100 (+ 5) on block cpu_16bit_top, actual ratio is 13.
Latch memory0/Mtrien_data_1 has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <cpu_16bit_top> :
	Found 2-bit shift register for signal <keyboard_ascii/ps2_keyboard_0/debounce_ps2_data/flipflops_0>.
	Found 2-bit shift register for signal <keyboard_ascii/ps2_keyboard_0/debounce_ps2_clk/flipflops_0>.
Unit <cpu_16bit_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 600
 Flip-Flops                                            : 600
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_16bit_top.ngr
Top Level Output File Name         : cpu_16bit_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 189

Cell Usage :
# BELS                             : 2735
#      GND                         : 2
#      INV                         : 32
#      LUT1                        : 115
#      LUT2                        : 127
#      LUT2_D                      : 8
#      LUT2_L                      : 13
#      LUT3                        : 377
#      LUT3_D                      : 24
#      LUT3_L                      : 37
#      LUT4                        : 1108
#      LUT4_D                      : 32
#      LUT4_L                      : 71
#      MUXCY                       : 204
#      MUXF5                       : 342
#      MUXF6                       : 73
#      MUXF7                       : 8
#      MUXF8                       : 4
#      VCC                         : 2
#      XORCY                       : 156
# FlipFlops/Latches                : 697
#      FD                          : 73
#      FD_1                        : 11
#      FDCE                        : 17
#      FDE                         : 138
#      FDE_1                       : 205
#      FDR                         : 111
#      FDRE                        : 40
#      FDS                         : 6
#      FDSE                        : 1
#      LD                          : 47
#      LDCP                        : 16
#      LDE_1                       : 32
# RAMS                             : 4
#      RAMB16_S4_S4                : 4
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 7
#      BUFG                        : 5
#      BUFGP                       : 2
# IO Buffers                       : 168
#      IBUF                        : 6
#      IOBUF                       : 48
#      OBUF                        : 114
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                     1062  out of   8672    12%  
 Number of Slice Flip Flops:            649  out of  17344     3%  
 Number of 4 input LUTs:               1946  out of  17344    11%  
    Number used as logic:              1944
    Number used as Shift registers:       2
 Number of IOs:                         189
 Number of bonded IOBs:                 170  out of    250    68%  
    IOB Flip Flops:                      48
 Number of BRAMs:                         4  out of     28    14%  
 Number of MULT18X18SIOs:                 1  out of     28     3%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                | Clock buffer(FF name)                         | Load  |
----------------------------------------------------------------------------+-----------------------------------------------+-------+
clk11                                                                       | BUFGP                                         | 31    |
clk1M1                                                                      | BUFG                                          | 77    |
u9/out_MemtoReg                                                             | BUFG                                          | 32    |
memory0/Mtrien_data_1_not0001(memory0/Mtrien_data_1_not00011:O)             | NONE(*)(memory0/Mtrien_data_1)                | 16    |
clk251                                                                      | BUFG                                          | 357   |
u5/immediate_not0001(u5/immediate_not00011:O)                               | NONE(*)(u5/immediate_15)                      | 17    |
u5/rega_not0001(u5/rega_not000180:O)                                        | NONE(*)(u5/rega_3)                            | 10    |
u5/ALUOp_not0001(u5/ALUOp_not000158:O)                                      | NONE(*)(u5/ALUOp_3)                           | 4     |
clk50                                                                       | BUFGP                                         | 79    |
vga_enable1(memory0/vga_enable1:O)                                          | BUFG(*)(vga/char/din_a_0)                     | 28    |
vga/clk1                                                                    | BUFG                                          | 25    |
keyboard_ascii/ps2_keyboard_0/debounce_ps2_clk/result                       | NONE(keyboard_ascii/ps2_keyboard_0/ps2_word_0)| 11    |
memory0/vga_enable_cmp_ge0000(memory0/Mcompar_vga_enable_cmp_ge0000_cy<6>:O)| NONE(*)(memory0/Mtridata_data_1_15)           | 16    |
----------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                 | Load  |
-------------------------------------------------------------------------+---------------------------------+-------+
u2/rst_inv(u2/rst_inv1:O)                                                | NONE(u2/PC_out_0)               | 16    |
addr_2_16_OBUF(XST_GND:G)                                                | NONE(memory0/Mtridata_data_1_10)| 9     |
u9/out_MemtoReg(u9/out_MemtoReg:Q)                                       | NONE(memory0/Mtridata_data_1_10)| 9     |
memory0/Mtridata_data_1_0__and0000(memory0/Mtridata_data_1_0__and00001:O)| NONE(memory0/Mtridata_data_1_0) | 1     |
memory0/Mtridata_data_1_0__and0001(memory0/Mtridata_data_1_0__and00011:O)| NONE(memory0/Mtridata_data_1_0) | 1     |
memory0/Mtridata_data_1_1__and0000(memory0/Mtridata_data_1_1__and00001:O)| NONE(memory0/Mtridata_data_1_1) | 1     |
memory0/Mtridata_data_1_1__and0001(memory0/Mtridata_data_1_1__and00011:O)| NONE(memory0/Mtridata_data_1_1) | 1     |
memory0/Mtridata_data_1_2__and0000(memory0/Mtridata_data_1_2__and00001:O)| NONE(memory0/Mtridata_data_1_2) | 1     |
memory0/Mtridata_data_1_2__and0001(memory0/Mtridata_data_1_2__and00011:O)| NONE(memory0/Mtridata_data_1_2) | 1     |
memory0/Mtridata_data_1_3__and0000(memory0/Mtridata_data_1_3__and00001:O)| NONE(memory0/Mtridata_data_1_3) | 1     |
memory0/Mtridata_data_1_3__and0001(memory0/Mtridata_data_1_3__and00011:O)| NONE(memory0/Mtridata_data_1_3) | 1     |
memory0/Mtridata_data_1_4__and0000(memory0/Mtridata_data_1_4__and00001:O)| NONE(memory0/Mtridata_data_1_4) | 1     |
memory0/Mtridata_data_1_4__and0001(memory0/Mtridata_data_1_4__and00011:O)| NONE(memory0/Mtridata_data_1_4) | 1     |
memory0/Mtridata_data_1_5__and0000(memory0/Mtridata_data_1_5__and00001:O)| NONE(memory0/Mtridata_data_1_5) | 1     |
memory0/Mtridata_data_1_5__and0001(memory0/Mtridata_data_1_5__and00011:O)| NONE(memory0/Mtridata_data_1_5) | 1     |
memory0/Mtridata_data_1_6__and0000(memory0/Mtridata_data_1_6__and00001:O)| NONE(memory0/Mtridata_data_1_6) | 1     |
memory0/Mtridata_data_1_6__and0001(memory0/Mtridata_data_1_6__and00011:O)| NONE(memory0/Mtridata_data_1_6) | 1     |
memory0/ascii_dataready_and0000(memory0/Mtridata_data_1_mux0000<0>11:O)  | NONE(memory0/ascii_dataready)   | 1     |
-------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 20.031ns (Maximum Frequency: 49.923MHz)
   Minimum input arrival time before clock: 4.689ns
   Maximum output required time after clock: 9.968ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk11'
  Clock period: 4.527ns (frequency: 220.894MHz)
  Total number of paths / destination ports: 1396 / 62
-------------------------------------------------------------------------
Delay:               4.527ns (Levels of Logic = 9)
  Source:            count10_7 (FF)
  Destination:       count10_0 (FF)
  Source Clock:      clk11 rising
  Destination Clock: clk11 rising

  Data Path: count10_7 to count10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count10_7 (count10_7)
     LUT2:I0->O            1   0.612   0.000  clk1M_cmp_eq0000_wg_lut<0> (clk1M_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk1M_cmp_eq0000_wg_cy<0> (clk1M_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<1> (clk1M_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<2> (clk1M_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<3> (clk1M_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<4> (clk1M_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<5> (clk1M_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clk1M_cmp_eq0000_wg_cy<6> (clk1M_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          31   0.289   1.073  clk1M_cmp_eq0000_wg_cy<7> (clk1M_cmp_eq0000)
     FDR:R                     0.795          count10_0
    ----------------------------------------
    Total                      4.527ns (2.923ns logic, 1.605ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1M1'
  Clock period: 5.407ns (frequency: 184.954MHz)
  Total number of paths / destination ports: 667 / 137
-------------------------------------------------------------------------
Delay:               5.407ns (Levels of Logic = 10)
  Source:            u0/current_addr_0 (FF)
  Destination:       u0/Mtrien_sram2_data (FF)
  Source Clock:      clk1M1 rising
  Destination Clock: clk1M1 rising

  Data Path: u0/current_addr_0 to u0/Mtrien_sram2_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.651  u0/current_addr_0 (u0/current_addr_0)
     LUT2:I0->O            1   0.612   0.000  u0/Mcompar_flash_ce_cmp_gt0000_lut<0> (u0/Mcompar_flash_ce_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<0> (u0/Mcompar_flash_ce_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<1> (u0/Mcompar_flash_ce_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<2> (u0/Mcompar_flash_ce_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<3> (u0/Mcompar_flash_ce_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<4> (u0/Mcompar_flash_ce_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<5> (u0/Mcompar_flash_ce_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  u0/Mcompar_flash_ce_cmp_gt0000_cy<6> (u0/Mcompar_flash_ce_cmp_gt0000_cy<6>)
     MUXCY:CI->O           4   0.399   0.529  u0/Mcompar_flash_ce_cmp_gt0000_cy<7> (u0/Mcompar_flash_ce_cmp_gt0000_cy<7>)
     LUT3:I2->O           17   0.612   0.893  u0/Mtridata_sram2_data_not00011 (u0/Mtridata_sram2_data_not0001)
     FDE:CE                    0.483          u0/Mtridata_sram2_data_0
    ----------------------------------------
    Total                      5.407ns (3.334ns logic, 2.073ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u9/out_MemtoReg'
  Clock period: 2.139ns (frequency: 467.552MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            memory0/vga_addr_5 (LATCH)
  Destination:       memory0/vga_addr_5 (LATCH)
  Source Clock:      u9/out_MemtoReg rising
  Destination Clock: u9/out_MemtoReg rising

  Data Path: memory0/vga_addr_5 to memory0/vga_addr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            7   0.588   0.671  memory0/vga_addr_5 (memory0/vga_addr_5)
     LUT3:I1->O            1   0.612   0.000  memory0/vga_addr_mux0002<5>1 (memory0/vga_addr_mux0002<5>)
     LDE_1:D                   0.268          memory0/vga_addr_5
    ----------------------------------------
    Total                      2.139ns (1.468ns logic, 0.671ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 20.031ns (frequency: 49.923MHz)
  Total number of paths / destination ports: 11349286 / 603
-------------------------------------------------------------------------
Delay:               20.031ns (Levels of Logic = 17)
  Source:            u6/out_rt_0 (FF)
  Destination:       u2/PC_out_13 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: u6/out_rt_0 to u2/PC_out_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.514   0.894  u6/out_rt_0 (u6/out_rt_0)
     LUT4_D:I2->O          6   0.612   0.572  u14/forwardb_and000055_SW0 (N552)
     LUT4_D:I3->O         10   0.612   0.753  u14/forwardb_and000055_1 (u14/forwardb_and000055)
     LUT4:I3->O            1   0.612   0.387  u8/src_out<12>16 (u8/src_out<12>16)
     LUT4:I2->O            6   0.612   0.721  u8/src_out<12>39 (EX_Muxb_oprandB<12>)
     LUT3:I0->O            4   0.612   0.529  u15/fout_or000424_SW0 (N566)
     LUT4:I2->O           42   0.612   1.106  u15/fout_or000424 (u15/fout_or0004)
     LUT3:I2->O           10   0.612   0.753  u15/fout<15>21 (u15/N25)
     LUT4_L:I3->LO         1   0.612   0.103  u15/fout<2>105_SW0_SW0 (N871)
     LUT4:I3->O            1   0.612   0.360  u15/fout<2>122 (u15/fout<2>122)
     LUT4:I3->O            3   0.612   0.603  u15/fout<2>288 (EX_ALU_res<2>)
     LUT4:I0->O            2   0.612   0.410  u12/pc_src_cmp_eq0002181_SW0 (N882)
     LUT4_D:I2->O          1   0.612   0.360  u12/pc_src_cmp_eq0002209 (u12/pc_src_cmp_eq0002209)
     LUT4:I3->O            1   0.612   0.000  u12/pc_src_cmp_eq0002332_SW1_F (N1105)
     MUXF5:I0->O           1   0.278   0.360  u12/pc_src_cmp_eq0002332_SW1 (N569)
     LUT4:I3->O            1   0.612   0.360  u12/pc_src<0>32 (u12/pc_src<0>32)
     LUT4:I3->O           16   0.612   0.909  u12/pc_src<0>130 (ED_pcsrc<0>)
     LUT3:I2->O            1   0.612   0.000  u1/Mmux_pc_out679 (IF_Mux_addr<10>)
     FDCE:D                    0.268          u2/PC_out_10
    ----------------------------------------
    Total                     20.031ns (10.852ns logic, 9.179ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/clk1'
  Clock period: 6.227ns (frequency: 160.587MHz)
  Total number of paths / destination ports: 645 / 56
-------------------------------------------------------------------------
Delay:               6.227ns (Levels of Logic = 7)
  Source:            vga/vector_x_1 (FF)
  Destination:       vga/b1_0 (FF)
  Source Clock:      vga/clk1 rising
  Destination Clock: vga/clk1 rising

  Data Path: vga/vector_x_1 to vga/b1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  vga/vector_x_1 (vga/vector_x_1)
     INV:I->O             28   0.612   1.072  vga/char/pos_x<1>_inv1_INV_0 (vga/char/pos_x<1>_inv)
     MUXF5:S->O            1   0.641   0.000  vga/char/Mmux_vout_9_f5 (vga/char/Mmux_vout_9_f5)
     MUXF6:I1->O           1   0.451   0.000  vga/char/Mmux_vout_8_f6 (vga/char/Mmux_vout_8_f6)
     MUXF7:I1->O           1   0.451   0.000  vga/char/Mmux_vout_7_f7 (vga/char/Mmux_vout_7_f7)
     MUXF8:I1->O           1   0.451   0.426  vga/char/Mmux_vout_6_f8 (vga/char/Mmux_vout_6_f8)
     LUT3:I1->O            1   0.612   0.000  vga/char/Mmux_vout_2_f5_F (N1535)
     MUXF5:I0->O           1   0.278   0.000  vga/char/Mmux_vout_2_f5 (vga/r1_mux0001<0>_norst)
     FDR:D                     0.268          vga/b1_0
    ----------------------------------------
    Total                      6.227ns (4.278ns logic, 1.949ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 12.403ns (frequency: 80.628MHz)
  Total number of paths / destination ports: 3911 / 156
-------------------------------------------------------------------------
Delay:               12.403ns (Levels of Logic = 10)
  Source:            keyboard_ascii/ps2_keyboard_0/ps2_code_1 (FF)
  Destination:       keyboard_ascii/ascii_3 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: keyboard_ascii/ps2_keyboard_0/ps2_code_1 to keyboard_ascii/ascii_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             49   0.514   1.229  keyboard_ascii/ps2_keyboard_0/ps2_code_1 (keyboard_ascii/ps2_keyboard_0/ps2_code_1)
     LUT4:I0->O            1   0.612   0.509  keyboard_ascii/ascii_0_or00032511_SW0 (N1185)
     LUT4:I0->O            1   0.612   0.387  keyboard_ascii/ascii_0_or00032511 (keyboard_ascii/ascii_0_or00032511)
     LUT4:I2->O            2   0.612   0.532  keyboard_ascii/ascii_0_or00032115 (keyboard_ascii/N9)
     LUT4:I0->O            9   0.612   0.700  keyboard_ascii/ascii_0_or0010 (keyboard_ascii/ascii_0_or0010)
     LUT4:I3->O            3   0.612   0.603  keyboard_ascii/ascii_5_mux0000111 (keyboard_ascii/N42)
     LUT4:I0->O            2   0.612   0.383  keyboard_ascii/ascii_4_mux00002111 (keyboard_ascii/N25)
     LUT4:I3->O            1   0.612   0.360  keyboard_ascii/ascii_3_mux000011_SW0 (N324)
     LUT4:I3->O            2   0.612   0.410  keyboard_ascii/ascii_3_mux000011 (keyboard_ascii/N19)
     LUT4:I2->O            1   0.612   0.387  keyboard_ascii/ascii_3_mux0000129 (keyboard_ascii/ascii_3_mux0000129)
     LUT4:I2->O            1   0.612   0.000  keyboard_ascii/ascii_3_mux0000154 (keyboard_ascii/ascii_3_mux0000)
     FDE:D                     0.268          keyboard_ascii/ascii_3
    ----------------------------------------
    Total                     12.403ns (6.902ns logic, 5.501ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_ascii/ps2_keyboard_0/debounce_ps2_clk/result'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            keyboard_ascii/ps2_keyboard_0/ps2_word_2 (FF)
  Destination:       keyboard_ascii/ps2_keyboard_0/ps2_word_1 (FF)
  Source Clock:      keyboard_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling
  Destination Clock: keyboard_ascii/ps2_keyboard_0/debounce_ps2_clk/result falling

  Data Path: keyboard_ascii/ps2_keyboard_0/ps2_word_2 to keyboard_ascii/ps2_keyboard_0/ps2_word_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.514   0.499  keyboard_ascii/ps2_keyboard_0/ps2_word_2 (keyboard_ascii/ps2_keyboard_0/ps2_word_2)
     FD_1:D                    0.268          keyboard_ascii/ps2_keyboard_0/ps2_word_1
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1M1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            flash_data<15> (PAD)
  Destination:       u0/Mtridata_sram2_data_15 (FF)
  Destination Clock: clk1M1 rising

  Data Path: flash_data<15> to u0/Mtridata_sram2_data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.106   0.357  flash_data_15_IOBUF (N456)
     FDE:D                     0.268          u0/Mtridata_sram2_data_15
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk251'
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Offset:              2.713ns (Levels of Logic = 3)
  Source:            data_2<14> (PAD)
  Destination:       u13/out_data_14 (FF)
  Destination Clock: clk251 rising

  Data Path: data_2<14> to u13/out_data_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.106   0.449  data_2_14_IOBUF (N489)
     LUT3:I1->O            1   0.612   0.000  u13/out_data_mux0001<14>1 (u13/out_data_mux0001<14>1)
     MUXF5:I1->O           1   0.278   0.000  u13/out_data_mux0001<14>_f5 (u13/out_data_mux0001<14>)
     FD:D                      0.268          u13/out_data_14
    ----------------------------------------
    Total                      2.713ns (2.264ns logic, 0.449ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory0/vga_enable_cmp_ge0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.689ns (Levels of Logic = 5)
  Source:            tbre (PAD)
  Destination:       memory0/Mtridata_data_1_0 (LATCH)
  Destination Clock: memory0/vga_enable_cmp_ge0000 rising

  Data Path: tbre to memory0/Mtridata_data_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.360  tbre_IBUF (tbre_IBUF)
     LUT4:I3->O            1   0.612   0.000  memory0/Mtridata_data_1_mux0000<0>1111 (memory0/Mtridata_data_1_mux0000<0>111)
     MUXF5:I1->O           1   0.278   0.360  memory0/Mtridata_data_1_mux0000<0>111_f5 (memory0/Mtridata_data_1_mux0000<0>11)
     LUT4:I3->O            3   0.612   0.481  memory0/Mtridata_data_1_mux0000<0>54_SW1 (N1397)
     LUT3:I2->O            1   0.612   0.000  memory0/Mtridata_data_1_mux0000<0>54 (memory0/Mtridata_data_1_mux0000<0>)
     LDCP:D                    0.268          memory0/Mtridata_data_1_0
    ----------------------------------------
    Total                      4.689ns (3.488ns logic, 1.201ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 1)
  Source:            ps2_data (PAD)
  Destination:       keyboard_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0 (FF)
  Destination Clock: clk50 rising

  Data Path: ps2_data to keyboard_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  ps2_data_IBUF (ps2_data_IBUF)
     SRL16:D                   0.366          keyboard_ascii/ps2_keyboard_0/debounce_ps2_data/Mshreg_flipflops_0
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 369 / 56
-------------------------------------------------------------------------
Offset:              9.968ns (Levels of Logic = 6)
  Source:            u9/out_alu_data_15 (FF)
  Destination:       en_1 (PAD)
  Source Clock:      clk251 rising

  Data Path: u9/out_alu_data_15 to en_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              62   0.514   1.233  u9/out_alu_data_15 (u9/out_alu_data_15)
     LUT4:I0->O            1   0.612   0.426  memory0/Mtrien_data_1_cmp_eq0000112 (memory0/Mtrien_data_1_cmp_eq0000112)
     LUT3:I1->O            3   0.612   0.454  memory0/Mtrien_data_1_cmp_eq0000135 (memory0/rdn_and0000)
     LUT4:I3->O           20   0.612   1.089  memory0/en_1_cmp_eq000011 (N201)
     LUT3:I0->O            1   0.612   0.000  memory0/en_1_G (N1538)
     MUXF5:I1->O           1   0.278   0.357  memory0/en_1 (en_1_OBUF)
     OBUF:I->O                 3.169          en_1_OBUF (en_1)
    ----------------------------------------
    Total                      9.968ns (6.409ns logic, 3.559ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              6.420ns (Levels of Logic = 3)
  Source:            clk25 (FF)
  Destination:       rdn (PAD)
  Source Clock:      clk50 rising

  Data Path: clk25 to rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.796  clk25 (clk251)
     LUT4:I3->O            1   0.612   0.360  memory0/rdn_SW0 (N126)
     LUT4:I3->O            1   0.612   0.357  memory0/rdn (rdn_OBUF)
     OBUF:I->O                 3.169          rdn_OBUF (rdn)
    ----------------------------------------
    Total                      6.420ns (4.907ns logic, 1.513ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1M1'
  Total number of paths / destination ports: 119 / 69
-------------------------------------------------------------------------
Offset:              6.219ns (Levels of Logic = 2)
  Source:            u0/Mtrien_sram2_data (FF)
  Destination:       data_2<15> (PAD)
  Source Clock:      clk1M1 rising

  Data Path: u0/Mtrien_sram2_data to data_2<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.514   1.045  u0/Mtrien_sram2_data (u0/Mtrien_sram2_data)
     LUT4:I0->O           16   0.612   0.879  data_2<0>_MLTSRCEDGELogicTrst11 (N6)
     IOBUF:T->IO               3.169          data_2_15_IOBUF (data_2<15>)
    ----------------------------------------
    Total                      6.219ns (4.295ns logic, 1.924ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/clk1'
  Total number of paths / destination ports: 29 / 11
-------------------------------------------------------------------------
Offset:              5.524ns (Levels of Logic = 2)
  Source:            vga/vs1 (FF)
  Destination:       b<2> (PAD)
  Source Clock:      vga/clk1 rising

  Data Path: vga/vs1 to b<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  vga/vs1 (vga/vs1)
     LUT3:I0->O            9   0.612   0.697  vga/g<0>1 (b_0_OBUF)
     OBUF:I->O                 3.169          b_2_OBUF (b<2>)
    ----------------------------------------
    Total                      5.524ns (4.295ns logic, 1.229ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memory0/vga_enable_cmp_ge0000'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            memory0/Mtridata_data_1_15 (LATCH)
  Destination:       data_1<15> (PAD)
  Source Clock:      memory0/vga_enable_cmp_ge0000 rising

  Data Path: memory0/Mtridata_data_1_15 to data_1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.588   0.357  memory0/Mtridata_data_1_15 (memory0/Mtridata_data_1<15>)
     IOBUF:I->IO               3.169          data_1_15_IOBUF (data_1<15>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memory0/Mtrien_data_1_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            memory0/Mtrien_data_1_1 (LATCH)
  Destination:       data_1<15> (PAD)
  Source Clock:      memory0/Mtrien_data_1_not0001 falling

  Data Path: memory0/Mtrien_data_1_1 to data_1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  memory0/Mtrien_data_1_1 (memory0/Mtrien_data_1_1)
     IOBUF:T->IO               3.169          data_1_15_IOBUF (data_1<15>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.81 secs
 
--> 

Total memory usage is 329320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :   26 (   0 filtered)

