{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653650570942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653650570942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 23:22:50 2022 " "Processing started: Fri May 27 23:22:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653650570942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653650570942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flappy_Bird -c Flappy_Bird " "Command: quartus_map --read_settings_files=on --write_settings_files=off Flappy_Bird -c Flappy_Bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653650570942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653650571187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lsfr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lsfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "Vhdl files/lsfr.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lsfr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571553 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "Vhdl files/lsfr.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lsfr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behav " "Found design unit 1: fsm-behav" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571555 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom_display-arc " "Found design unit 1: char_rom_display-arc" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571557 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom_display " "Found entity 1: char_rom_display" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Vhdl files/vga_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571559 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Vhdl files/vga_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571561 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/clock_div_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/clock_div_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_25mhz-SYN " "Found design unit 1: clock_div_25mhz-SYN" {  } { { "Vhdl files/clock_div_25MHz.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/clock_div_25MHz.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571563 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_25MHz " "Found entity 1: clock_div_25MHz" {  } { { "Vhdl files/clock_div_25MHz.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/clock_div_25MHz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "Vhdl files/char_rom.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571565 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "Vhdl files/char_rom.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "Vhdl files/bouncy_ball.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/bouncy_ball.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571567 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "Vhdl files/bouncy_ball.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/bcd_to_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/bcd_to_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_seg-behav " "Found design unit 1: bcd_to_seven_seg-behav" {  } { { "Vhdl files/bcd_to_seven_seg.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/bcd_to_seven_seg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571569 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_seg " "Found entity 1: bcd_to_seven_seg" {  } { { "Vhdl files/bcd_to_seven_seg.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/bcd_to_seven_seg.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "Vhdl files/ball.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571570 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Vhdl files/ball.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flappy_Bird " "Found entity 1: Flappy_Bird" {  } { { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/pipe_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/pipe_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_gen-behavior " "Found design unit 1: pipe_gen-behavior" {  } { { "Vhdl files/pipe_gen.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571574 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_gen " "Found entity 1: pipe_gen" {  } { { "Vhdl files/pipe_gen.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/show_colour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/show_colour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 show_colour-arc " "Found design unit 1: show_colour-arc" {  } { { "Vhdl files/show_colour.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/show_colour.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571576 ""} { "Info" "ISGN_ENTITY_NAME" "1 show_colour " "Found entity 1: show_colour" {  } { { "Vhdl files/show_colour.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/show_colour.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/display_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/display_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sync-arc " "Found design unit 1: display_sync-arc" {  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571578 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sync " "Found entity 1: display_sync" {  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_states.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl files/game_states.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/game_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/game_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_controller-arc " "Found design unit 1: game_controller-arc" {  } { { "Vhdl files/game_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/game_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571581 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "Vhdl files/game_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/game_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/delay_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/delay_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_counter-arc " "Found design unit 1: delay_counter-arc" {  } { { "Vhdl files/delay_counter.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/delay_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571583 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_counter " "Found entity 1: delay_counter" {  } { { "Vhdl files/delay_counter.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/delay_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block1.bdf " "Can't analyze file -- file Block1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1653650571587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/pipe_collision.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl files/pipe_collision.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/pipe_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/pipe_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_controller-behavior " "Found design unit 1: pipe_controller-behavior" {  } { { "Vhdl files/pipe_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571591 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_controller " "Found entity 1: pipe_controller" {  } { { "Vhdl files/pipe_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-behavior " "Found design unit 1: score-behavior" {  } { { "Vhdl files/score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/score.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571592 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "Vhdl files/score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/score.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/high_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/high_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_score-behavior " "Found design unit 1: high_score-behavior" {  } { { "Vhdl files/high_score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/high_score.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571594 ""} { "Info" "ISGN_ENTITY_NAME" "1 high_score " "Found entity 1: high_score" {  } { { "Vhdl files/high_score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/high_score.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/lives.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/lives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives-arc " "Found design unit 1: lives-arc" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571596 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives " "Found entity 1: lives" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/level_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/level_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_control-behavior " "Found design unit 1: level_control-behavior" {  } { { "Vhdl files/level_control.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/level_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571598 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_control " "Found entity 1: level_control" {  } { { "Vhdl files/level_control.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/level_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Flappy_Bird " "Elaborating entity \"Flappy_Bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653650571648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MOUSE inst4 " "Block or symbol \"MOUSE\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 488 232 496 632 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1653650571649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "Flappy_Bird.bdf" "inst2" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 24 688 912 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_25MHz clock_div_25MHz:inst8 " "Elaborating entity \"clock_div_25MHz\" for hierarchy \"clock_div_25MHz:inst8\"" {  } { { "Flappy_Bird.bdf" "inst8" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { -200 680 832 -120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_div_25MHz:inst8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_div_25MHz:inst8\|altpll:altpll_component\"" {  } { { "Vhdl files/clock_div_25MHz.vhd" "altpll_component" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/clock_div_25MHz.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_div_25MHz:inst8\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_div_25MHz:inst8\|altpll:altpll_component\"" {  } { { "Vhdl files/clock_div_25MHz.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/clock_div_25MHz.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653650571703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_div_25MHz:inst8\|altpll:altpll_component " "Instantiated megafunction \"clock_div_25MHz:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_div_25MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_div_25MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571704 ""}  } { { "Vhdl files/clock_div_25MHz.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/clock_div_25MHz.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653650571704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_div_25mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_div_25mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div_25MHz_altpll " "Found entity 1: clock_div_25MHz_altpll" {  } { { "db/clock_div_25mhz_altpll.v" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/db/clock_div_25mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_25MHz_altpll clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated " "Elaborating entity \"clock_div_25MHz_altpll\" for hierarchy \"clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sync display_sync:inst1 " "Elaborating entity \"display_sync\" for hierarchy \"display_sync:inst1\"" {  } { { "Flappy_Bird.bdf" "inst1" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { -24 128 336 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571761 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer_enable display_sync.vhd(8) " "VHDL Signal Declaration warning at display_sync.vhd(8): used implicit default value for signal \"timer_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653650571761 "|Flappy_Bird|display_sync:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst3 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst3\"" {  } { { "Flappy_Bird.bdf" "inst3" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 8 -320 -120 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571768 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable bouncy_ball.vhd(47) " "VHDL Process Statement warning at bouncy_ball.vhd(47): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/bouncy_ball.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/bouncy_ball.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571769 "|Flappy_Bird|bouncy_ball:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst4\"" {  } { { "Flappy_Bird.bdf" "inst4" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 488 232 496 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653650571777 "|Flappy_Bird|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571779 "|Flappy_Bird|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571779 "|Flappy_Bird|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571779 "|Flappy_Bird|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571779 "|Flappy_Bird|MOUSE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst22 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst22\"" {  } { { "Flappy_Bird.bdf" "inst22" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 536 856 1064 680 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives lives:inst " "Elaborating entity \"lives\" for hierarchy \"lives:inst\"" {  } { { "Flappy_Bird.bdf" "inst" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1080 -424 -168 1224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571817 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_life_taken lives.vhd(11) " "VHDL Signal Declaration warning at lives.vhd(11): used implicit default value for signal \"s_life_taken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653650571818 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_lives lives.vhd(26) " "Verilog HDL or VHDL warning at lives.vhd(26): object \"current_lives\" assigned a value but never read" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653650571818 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lives.vhd(97) " "VHDL Process Statement warning at lives.vhd(97): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life3_on lives.vhd(107) " "VHDL Process Statement warning at lives.vhd(107): signal \"life3_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life2_on lives.vhd(107) " "VHDL Process Statement warning at lives.vhd(107): signal \"life2_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life1_on lives.vhd(107) " "VHDL Process Statement warning at lives.vhd(107): signal \"life1_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life2_on lives.vhd(109) " "VHDL Process Statement warning at lives.vhd(109): signal \"life2_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life1_on lives.vhd(109) " "VHDL Process Statement warning at lives.vhd(109): signal \"life1_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "life1_on lives.vhd(111) " "VHDL Process Statement warning at lives.vhd(111): signal \"life1_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571820 "|Flappy_Bird|lives:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter delay_counter:inst13 " "Elaborating entity \"delay_counter\" for hierarchy \"delay_counter:inst13\"" {  } { { "Flappy_Bird.bdf" "inst13" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1256 -400 -240 1368 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst6 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst6\"" {  } { { "Flappy_Bird.bdf" "inst6" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { -216 120 384 -104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "Vhdl files/char_rom.vhd" "altsyncram_component" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst6\|altsyncram:altsyncram_component\"" {  } { { "Vhdl files/char_rom.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571872 ""}  } { { "Vhdl files/char_rom.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653650571872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653650571921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653650571921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst6\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom_display char_rom_display:inst5 " "Elaborating entity \"char_rom_display\" for hierarchy \"char_rom_display:inst5\"" {  } { { "Flappy_Bird.bdf" "inst5" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { -272 -328 -64 -64 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "text_mode char_rom_display.vhd(27) " "VHDL Process Statement warning at char_rom_display.vhd(27): signal \"text_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(28) " "VHDL Process Statement warning at char_rom_display.vhd(28): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(28) " "VHDL Process Statement warning at char_rom_display.vhd(28): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(29) " "VHDL Process Statement warning at char_rom_display.vhd(29): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(33) " "VHDL Process Statement warning at char_rom_display.vhd(33): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(37) " "VHDL Process Statement warning at char_rom_display.vhd(37): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(41) " "VHDL Process Statement warning at char_rom_display.vhd(41): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(45) " "VHDL Process Statement warning at char_rom_display.vhd(45): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(49) " "VHDL Process Statement warning at char_rom_display.vhd(49): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(52) " "VHDL Process Statement warning at char_rom_display.vhd(52): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(53) " "VHDL Process Statement warning at char_rom_display.vhd(53): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "text_mode char_rom_display.vhd(57) " "VHDL Process Statement warning at char_rom_display.vhd(57): signal \"text_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(58) " "VHDL Process Statement warning at char_rom_display.vhd(58): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(58) " "VHDL Process Statement warning at char_rom_display.vhd(58): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571929 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(59) " "VHDL Process Statement warning at char_rom_display.vhd(59): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(62) " "VHDL Process Statement warning at char_rom_display.vhd(62): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(66) " "VHDL Process Statement warning at char_rom_display.vhd(66): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(70) " "VHDL Process Statement warning at char_rom_display.vhd(70): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(74) " "VHDL Process Statement warning at char_rom_display.vhd(74): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(77) " "VHDL Process Statement warning at char_rom_display.vhd(77): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(80) " "VHDL Process Statement warning at char_rom_display.vhd(80): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds char_rom_display.vhd(81) " "VHDL Process Statement warning at char_rom_display.vhd(81): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(83) " "VHDL Process Statement warning at char_rom_display.vhd(83): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens char_rom_display.vhd(84) " "VHDL Process Statement warning at char_rom_display.vhd(84): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(86) " "VHDL Process Statement warning at char_rom_display.vhd(86): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones char_rom_display.vhd(87) " "VHDL Process Statement warning at char_rom_display.vhd(87): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(89) " "VHDL Process Statement warning at char_rom_display.vhd(89): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(90) " "VHDL Process Statement warning at char_rom_display.vhd(90): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "text_mode char_rom_display.vhd(93) " "VHDL Process Statement warning at char_rom_display.vhd(93): signal \"text_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(94) " "VHDL Process Statement warning at char_rom_display.vhd(94): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(94) " "VHDL Process Statement warning at char_rom_display.vhd(94): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(95) " "VHDL Process Statement warning at char_rom_display.vhd(95): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(98) " "VHDL Process Statement warning at char_rom_display.vhd(98): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(102) " "VHDL Process Statement warning at char_rom_display.vhd(102): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(106) " "VHDL Process Statement warning at char_rom_display.vhd(106): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(110) " "VHDL Process Statement warning at char_rom_display.vhd(110): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(113) " "VHDL Process Statement warning at char_rom_display.vhd(113): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(116) " "VHDL Process Statement warning at char_rom_display.vhd(116): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571930 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds char_rom_display.vhd(117) " "VHDL Process Statement warning at char_rom_display.vhd(117): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(119) " "VHDL Process Statement warning at char_rom_display.vhd(119): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens char_rom_display.vhd(120) " "VHDL Process Statement warning at char_rom_display.vhd(120): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(122) " "VHDL Process Statement warning at char_rom_display.vhd(122): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones char_rom_display.vhd(123) " "VHDL Process Statement warning at char_rom_display.vhd(123): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(125) " "VHDL Process Statement warning at char_rom_display.vhd(125): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(126) " "VHDL Process Statement warning at char_rom_display.vhd(126): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(129) " "VHDL Process Statement warning at char_rom_display.vhd(129): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(129) " "VHDL Process Statement warning at char_rom_display.vhd(129): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(130) " "VHDL Process Statement warning at char_rom_display.vhd(130): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(134) " "VHDL Process Statement warning at char_rom_display.vhd(134): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(138) " "VHDL Process Statement warning at char_rom_display.vhd(138): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(142) " "VHDL Process Statement warning at char_rom_display.vhd(142): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(145) " "VHDL Process Statement warning at char_rom_display.vhd(145): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(148) " "VHDL Process Statement warning at char_rom_display.vhd(148): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(152) " "VHDL Process Statement warning at char_rom_display.vhd(152): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(156) " "VHDL Process Statement warning at char_rom_display.vhd(156): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(160) " "VHDL Process Statement warning at char_rom_display.vhd(160): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(163) " "VHDL Process Statement warning at char_rom_display.vhd(163): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(164) " "VHDL Process Statement warning at char_rom_display.vhd(164): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(167) " "VHDL Process Statement warning at char_rom_display.vhd(167): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(167) " "VHDL Process Statement warning at char_rom_display.vhd(167): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(169) " "VHDL Process Statement warning at char_rom_display.vhd(169): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571931 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(173) " "VHDL Process Statement warning at char_rom_display.vhd(173): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(177) " "VHDL Process Statement warning at char_rom_display.vhd(177): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(181) " "VHDL Process Statement warning at char_rom_display.vhd(181): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(185) " "VHDL Process Statement warning at char_rom_display.vhd(185): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(189) " "VHDL Process Statement warning at char_rom_display.vhd(189): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(192) " "VHDL Process Statement warning at char_rom_display.vhd(192): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(196) " "VHDL Process Statement warning at char_rom_display.vhd(196): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(200) " "VHDL Process Statement warning at char_rom_display.vhd(200): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(204) " "VHDL Process Statement warning at char_rom_display.vhd(204): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(207) " "VHDL Process Statement warning at char_rom_display.vhd(207): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(211) " "VHDL Process Statement warning at char_rom_display.vhd(211): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_score_hundreds char_rom_display.vhd(212) " "VHDL Process Statement warning at char_rom_display.vhd(212): signal \"high_score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(214) " "VHDL Process Statement warning at char_rom_display.vhd(214): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_score_tens char_rom_display.vhd(215) " "VHDL Process Statement warning at char_rom_display.vhd(215): signal \"high_score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(217) " "VHDL Process Statement warning at char_rom_display.vhd(217): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_score_ones char_rom_display.vhd(218) " "VHDL Process Statement warning at char_rom_display.vhd(218): signal \"high_score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(220) " "VHDL Process Statement warning at char_rom_display.vhd(220): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(224) " "VHDL Process Statement warning at char_rom_display.vhd(224): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(225) " "VHDL Process Statement warning at char_rom_display.vhd(225): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "text_mode char_rom_display.vhd(227) " "VHDL Process Statement warning at char_rom_display.vhd(227): signal \"text_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(229) " "VHDL Process Statement warning at char_rom_display.vhd(229): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(229) " "VHDL Process Statement warning at char_rom_display.vhd(229): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(231) " "VHDL Process Statement warning at char_rom_display.vhd(231): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(235) " "VHDL Process Statement warning at char_rom_display.vhd(235): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571932 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(239) " "VHDL Process Statement warning at char_rom_display.vhd(239): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(243) " "VHDL Process Statement warning at char_rom_display.vhd(243): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(247) " "VHDL Process Statement warning at char_rom_display.vhd(247): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(251) " "VHDL Process Statement warning at char_rom_display.vhd(251): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(254) " "VHDL Process Statement warning at char_rom_display.vhd(254): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(258) " "VHDL Process Statement warning at char_rom_display.vhd(258): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(262) " "VHDL Process Statement warning at char_rom_display.vhd(262): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(266) " "VHDL Process Statement warning at char_rom_display.vhd(266): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row char_rom_display.vhd(270) " "VHDL Process Statement warning at char_rom_display.vhd(270): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col char_rom_display.vhd(271) " "VHDL Process Statement warning at char_rom_display.vhd(271): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address char_rom_display.vhd(23) " "VHDL Process Statement warning at char_rom_display.vhd(23): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row char_rom_display.vhd(23) " "VHDL Process Statement warning at char_rom_display.vhd(23): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col char_rom_display.vhd(23) " "VHDL Process Statement warning at char_rom_display.vhd(23): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] char_rom_display.vhd(23) " "Inferred latch for \"font_col\[0\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] char_rom_display.vhd(23) " "Inferred latch for \"font_col\[1\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] char_rom_display.vhd(23) " "Inferred latch for \"font_col\[2\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] char_rom_display.vhd(23) " "Inferred latch for \"font_row\[0\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] char_rom_display.vhd(23) " "Inferred latch for \"font_row\[1\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] char_rom_display.vhd(23) " "Inferred latch for \"font_row\[2\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] char_rom_display.vhd(23) " "Inferred latch for \"address\[0\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] char_rom_display.vhd(23) " "Inferred latch for \"address\[1\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] char_rom_display.vhd(23) " "Inferred latch for \"address\[2\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] char_rom_display.vhd(23) " "Inferred latch for \"address\[3\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] char_rom_display.vhd(23) " "Inferred latch for \"address\[4\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571933 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] char_rom_display.vhd(23) " "Inferred latch for \"address\[5\]\" at char_rom_display.vhd(23)" {  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653650571934 "|Flappy_Bird|char_rom_display:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score high_score:inst20 " "Elaborating entity \"high_score\" for hierarchy \"high_score:inst20\"" {  } { { "Flappy_Bird.bdf" "inst20" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1128 648 944 1240 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:inst21 " "Elaborating entity \"score\" for hierarchy \"score:inst21\"" {  } { { "Flappy_Bird.bdf" "inst21" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1128 104 352 1240 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_gen pipe_gen:inst11 " "Elaborating entity \"pipe_gen\" for hierarchy \"pipe_gen:inst11\"" {  } { { "Flappy_Bird.bdf" "inst11" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 472 -328 -80 648 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert_sync pipe_gen.vhd(60) " "VHDL Process Statement warning at pipe_gen.vhd(60): signal \"vert_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/pipe_gen.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_gen.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571946 "|Flappy_Bird|pipe_gen:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_controller pipe_controller:inst19 " "Elaborating entity \"pipe_controller\" for hierarchy \"pipe_controller:inst19\"" {  } { { "Flappy_Bird.bdf" "inst19" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 728 600 824 872 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571958 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_timer_number pipe_controller.vhd(19) " "VHDL Signal Declaration warning at pipe_controller.vhd(19): used explicit default value for signal \"t_timer_number\" because signal was never assigned a value" {  } { { "Vhdl files/pipe_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_controller.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653650571959 "|Flappy_Bird|pipe_controller:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert_sync pipe_controller.vhd(33) " "VHDL Process Statement warning at pipe_controller.vhd(33): signal \"vert_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl files/pipe_controller.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/pipe_controller.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653650571959 "|Flappy_Bird|pipe_controller:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_control level_control:inst23 " "Elaborating entity \"level_control\" for hierarchy \"level_control:inst23\"" {  } { { "Flappy_Bird.bdf" "inst23" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1280 40 272 1392 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst24 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst24\"" {  } { { "Flappy_Bird.bdf" "inst24" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1288 648 840 1368 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653650571979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[0\] " "Latch char_rom_display:inst5\|address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[8\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[8\]" {  } { { "Vhdl files/vga_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573047 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[1\] " "Latch char_rom_display:inst5\|address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Vhdl files/vga_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573047 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[2\] " "Latch char_rom_display:inst5\|address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst22\|state.play_state " "Ports D and ENA on the latch are fed by the same signal fsm:inst22\|state.play_state" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573047 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[3\] " "Latch char_rom_display:inst5\|address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst22\|state.play_state " "Ports D and ENA on the latch are fed by the same signal fsm:inst22\|state.play_state" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573047 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[4\] " "Latch char_rom_display:inst5\|address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst22\|state.play_state " "Ports D and ENA on the latch are fed by the same signal fsm:inst22\|state.play_state" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573048 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "char_rom_display:inst5\|address\[5\] " "Latch char_rom_display:inst5\|address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:inst22\|state.play_state " "Ports D and ENA on the latch are fed by the same signal fsm:inst22\|state.play_state" {  } { { "Vhdl files/fsm.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653650573048 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653650573048 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 88 -1 0 } } { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 37 -1 0 } } { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653650573051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653650573051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653650573513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653650574264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653650574448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653650574448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653650574537 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653650574537 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653650574537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1072 " "Implemented 1072 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653650574537 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653650574537 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1653650574537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653650574537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653650574559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 23:22:54 2022 " "Processing ended: Fri May 27 23:22:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653650574559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653650574559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653650574559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653650574559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653650575504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653650575504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 23:22:55 2022 " "Processing started: Fri May 27 23:22:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653650575504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653650575504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Flappy_Bird -c Flappy_Bird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Flappy_Bird -c Flappy_Bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653650575505 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653650575564 ""}
{ "Info" "0" "" "Project  = Flappy_Bird" {  } {  } 0 0 "Project  = Flappy_Bird" 0 0 "Fitter" 0 0 1653650575565 ""}
{ "Info" "0" "" "Revision = Flappy_Bird" {  } {  } 0 0 "Revision = Flappy_Bird" 0 0 "Fitter" 0 0 1653650575565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1653650575613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Flappy_Bird EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Flappy_Bird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653650575625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653650575654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653650575654 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_div_25mhz_altpll.v" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/db/clock_div_25mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1653650575694 ""}  } { { "db/clock_div_25mhz_altpll.v" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/db/clock_div_25mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653650575694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653650575718 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653650575724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653650575880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653650575880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653650575880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653650575880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653650575882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653650575882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2246 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653650575882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2248 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653650575882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2250 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653650575882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653650575882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653650575884 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653650575885 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 24 " "No exact pin location assignment(s) for 8 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[7\] " "Pin rand_num_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[7] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[6\] " "Pin rand_num_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[6] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[5\] " "Pin rand_num_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[5] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[4\] " "Pin rand_num_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[4] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[3\] " "Pin rand_num_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[3] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[2\] " "Pin rand_num_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[2] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[1\] " "Pin rand_num_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[1] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rand_num_out\[0\] " "Pin rand_num_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rand_num_out[0] } } } { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 1312 840 1031 1328 "rand_num_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rand_num_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1653650576317 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1653650576317 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1653650576497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Flappy_Bird.sdc " "Synopsys Design Constraints File file not found: 'Flappy_Bird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653650576499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653650576499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653650576501 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|address\[5\]~69  from: datac  to: combout " "Cell: inst5\|address\[5\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653650576505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653650576505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653650576508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653650576509 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653650576510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clock_div_25MHz:inst8\|altpll:altpll_component\|clock_div_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""}  } { { "db/clock_div_25mhz_altpll.v" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/db/clock_div_25mhz_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div_25MHz:inst8|altpll:altpll_component|clock_div_25MHz_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst2\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst2\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_sync:inst1\|collision " "Destination node display_sync:inst1\|collision" {  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_sync:inst1|collision } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_sync:inst1\|coll~1 " "Destination node display_sync:inst1\|coll~1" {  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_sync:inst1|coll~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2007 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "Flappy_Bird.bdf" "" { Schematic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Flappy_Bird.bdf" { { 112 984 1160 128 "vert_sync_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653650576548 ""}  } { { "Vhdl files/vga_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/vga_sync.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst4\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst4\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~1" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1902 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~2" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1903 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~3" {  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1904 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653650576548 ""}  } { { "Vhdl files/mouse.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_sync:inst1\|collision  " "Automatically promoted node display_sync:inst1\|collision " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lives:inst\|timer_enable~0 " "Destination node lives:inst\|timer_enable~0" {  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lives:inst|timer_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1483 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|process_0~0 " "Destination node score:inst21\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|process_0~1 " "Destination node score:inst21\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|v_current_score_ones\[4\]~8 " "Destination node score:inst21\|v_current_score_ones\[4\]~8" {  } { { "Vhdl files/score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/score.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|v_current_score_ones[4]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|v_current_score_ones\[3\]~12 " "Destination node score:inst21\|v_current_score_ones\[3\]~12" {  } { { "Vhdl files/score.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/score.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|v_current_score_ones[3]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2068 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|Add2~24 " "Destination node score:inst21\|Add2~24" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|Add2~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2069 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|Add2~25 " "Destination node score:inst21\|Add2~25" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|Add2~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2070 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|Add2~26 " "Destination node score:inst21\|Add2~26" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|Add2~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2071 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|Add2~27 " "Destination node score:inst21\|Add2~27" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|Add2~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:inst21\|Add2~28 " "Destination node score:inst21\|Add2~28" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { score:inst21|Add2~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653650576549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1653650576549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653650576549 ""}  } { { "Vhdl files/display_sync.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/display_sync.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_sync:inst1|collision } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "char_rom_display:inst5\|address\[5\]~144  " "Automatically promoted node char_rom_display:inst5\|address\[5\]~144 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576550 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_rom_display:inst5|address[5]~144 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 1370 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "char_rom_display:inst5\|font_row\[2\]~10  " "Automatically promoted node char_rom_display:inst5\|font_row\[2\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576550 ""}  } { { "Vhdl files/char_rom_display.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/char_rom_display.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { char_rom_display:inst5|font_row[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 2016 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lives:inst\|loose_life  " "Automatically promoted node lives:inst\|loose_life " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653650576550 ""}  } { { "Vhdl files/lives.vhd" "" { Text "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/Vhdl files/lives.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lives:inst|loose_life } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653650576550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653650576758 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653650576759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653650576759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653650576761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653650576762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653650576763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653650576763 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653650576764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653650576803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1653650576805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653650576805 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1653650576808 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1653650576808 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653650576808 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 21 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 44 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 36 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1653650576809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1653650576809 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653650576809 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0_dec " "Node \"seg0_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653650576834 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653650576834 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653650576835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653650577545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653650577874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653650577884 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653650579127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653650579128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653650579396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.7% " "5e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1653650580373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1653650580606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653650580606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653650585651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1653650585652 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653650585652 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1653650585674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653650585702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653650585997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653650586021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653650586204 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653650586541 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653650586946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/output_files/Flappy_Bird.fit.smsg " "Generated suppressed messages file C:/Users/maysr/Documents/GitHub/305_MiniProject/Flappy_Bird/output_files/Flappy_Bird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653650587048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653650587375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 23:23:07 2022 " "Processing ended: Fri May 27 23:23:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653650587375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653650587375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653650587375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653650587375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653650588186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653650588187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 23:23:08 2022 " "Processing started: Fri May 27 23:23:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653650588187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653650588187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Flappy_Bird -c Flappy_Bird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Flappy_Bird -c Flappy_Bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653650588187 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653650588774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653650588792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653650589023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 23:23:09 2022 " "Processing ended: Fri May 27 23:23:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653650589023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653650589023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653650589023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653650589023 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653650589675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653650590034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 23:23:09 2022 " "Processing started: Fri May 27 23:23:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653650590035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653650590035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Flappy_Bird -c Flappy_Bird " "Command: quartus_sta Flappy_Bird -c Flappy_Bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653650590035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1653650590101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653650590220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653650590251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653650590251 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1653650590376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Flappy_Bird.sdc " "Synopsys Design Constraints File file not found: 'Flappy_Bird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1653650590417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1653650590417 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590419 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst8\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590419 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1653650590419 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lives:inst\|loose_life lives:inst\|loose_life " "create_clock -period 1.000 -name lives:inst\|loose_life lives:inst\|loose_life" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_column\[4\] VGA_SYNC:inst2\|pixel_column\[4\] " "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_column\[4\] VGA_SYNC:inst2\|pixel_column\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_sync:inst1\|collision display_sync:inst1\|collision " "create_clock -period 1.000 -name display_sync:inst1\|collision display_sync:inst1\|collision" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590421 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|address\[5\]~69  from: datac  to: combout " "Cell: inst5\|address\[5\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1653650590505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1653650590508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590509 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1653650590510 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1653650590519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653650590576 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653650590576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.437 " "Worst-case setup slack is -8.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.437       -70.519 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.437       -70.519 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829       -62.430 display_sync:inst1\|collision  " "   -3.829       -62.430 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360      -547.762 VGA_SYNC:inst2\|vert_sync_out  " "   -3.360      -547.762 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235       -12.637 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -2.235       -12.637 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436       -39.442 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.436       -39.442 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701        -1.458 lives:inst\|loose_life  " "   -0.701        -1.458 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650590578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.048 " "Worst-case hold slack is -5.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.048       -44.023 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -5.048       -44.023 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210        -0.286 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.210        -0.286 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204        -3.625 VGA_SYNC:inst2\|vert_sync_out  " "   -0.204        -3.625 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186        -0.186 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.186        -0.186 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137         0.000 display_sync:inst1\|collision  " "    0.137         0.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 lives:inst\|loose_life  " "    0.358         0.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650590586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.152 " "Worst-case recovery slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152        -0.305 lives:inst\|loose_life  " "   -0.152        -0.305 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007        -0.035 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.007        -0.035 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650590589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.156 " "Worst-case removal slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -1.716 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.156        -1.716 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -0.119 lives:inst\|loose_life  " "   -0.119        -0.119 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650590591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.855 " "Worst-case minimum pulse width slack is -2.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855      -237.059 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -2.855      -237.059 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 display_sync:inst1\|collision  " "   -1.000       -18.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 lives:inst\|loose_life  " "   -1.000        -3.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.735         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650590593 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1653650590778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1653650590796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1653650591155 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|address\[5\]~69  from: datac  to: combout " "Cell: inst5\|address\[5\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1653650591225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653650591244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653650591244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.419 " "Worst-case setup slack is -7.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.419       -59.881 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.419       -59.881 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362       -54.837 display_sync:inst1\|collision  " "   -3.362       -54.837 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937      -467.094 VGA_SYNC:inst2\|vert_sync_out  " "   -2.937      -467.094 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040       -11.744 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -2.040       -11.744 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178       -32.112 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.178       -32.112 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546        -1.002 lives:inst\|loose_life  " "   -0.546        -1.002 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.406 " "Worst-case hold slack is -4.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.406       -37.567 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -4.406       -37.567 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -0.293 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.293        -0.293 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041        -0.215 VGA_SYNC:inst2\|vert_sync_out  " "   -0.041        -0.215 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.028         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106         0.000 display_sync:inst1\|collision  " "    0.106         0.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 lives:inst\|loose_life  " "    0.313         0.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.193 " "Worst-case recovery slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.439 lives:inst\|loose_life  " "   -0.193        -0.439 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092        -0.460 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.092        -0.460 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.029 " "Worst-case removal slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 lives:inst\|loose_life  " "    0.029         0.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.071         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.552 " "Worst-case minimum pulse width slack is -2.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552      -206.400 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -2.552      -206.400 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 display_sync:inst1\|collision  " "   -1.000       -18.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 lives:inst\|loose_life  " "   -1.000        -3.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.742         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.742         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591275 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1653650591525 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|address\[5\]~69  from: datac  to: combout " "Cell: inst5\|address\[5\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1653650591615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1653650591623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1653650591623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.753 " "Worst-case setup slack is -4.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.753       -36.053 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.753       -36.053 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740       -27.866 display_sync:inst1\|collision  " "   -1.740       -27.866 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525      -212.018 VGA_SYNC:inst2\|vert_sync_out  " "   -1.525      -212.018 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976        -4.944 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -0.976        -4.944 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359        -6.431 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.359        -6.431 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.031 lives:inst\|loose_life  " "   -0.031        -0.031 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.083 " "Worst-case hold slack is -3.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.083       -26.695 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -3.083       -26.695 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258       -18.827 VGA_SYNC:inst2\|vert_sync_out  " "   -0.258       -18.827 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.137 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.137        -0.137 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062        -0.062 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.062        -0.062 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 display_sync:inst1\|collision  " "    0.074         0.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 lives:inst\|loose_life  " "    0.187         0.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.190 " "Worst-case recovery slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.190         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 lives:inst\|loose_life  " "    0.302         0.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.214 " "Worst-case removal slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -0.498 lives:inst\|loose_life  " "   -0.214        -0.498 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.176 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.016        -0.176 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.455 " "Worst-case minimum pulse width slack is -1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455      -106.263 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -1.455      -106.263 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000      -235.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 display_sync:inst1\|collision  " "   -1.000       -18.000 display_sync:inst1\|collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 lives:inst\|loose_life  " "   -1.000        -3.000 lives:inst\|loose_life " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.749         0.000 inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653650591670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653650592126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653650592126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653650592263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 23:23:12 2022 " "Processing ended: Fri May 27 23:23:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653650592263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653650592263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653650592263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653650592263 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 171 s " "Quartus II Full Compilation was successful. 0 errors, 171 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653650592964 ""}
