# cute-riscv
32bit in-order issue, out-of-order execution, in-order commit RiscV core
