$date
	Thu Oct 11 03:37:55 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1!
#24
1"
0!
#29
0"
#34
1"
#36
1!
#39
0"
#44
1"
#48
0!
#49
0"
#54
1"
#59
0"
#60
1!
#64
1"
#69
0"
#72
0!
#74
1"
#79
0"
#84
1"
1!
#89
0"
#94
1"
#96
0!
#99
0"
#104
1"
#108
1!
#109
0"
#114
1"
#119
0"
#120
0!
#124
1"
#129
0"
#132
1!
#134
1"
#139
0"
#144
1"
0!
#149
0"
#154
1"
#156
1!
#159
0"
#164
1"
#168
0!
#169
0"
#174
1"
#179
0"
#180
1!
#184
1"
#189
0"
#192
0!
#194
1"
#199
0"
#204
1"
1!
#209
0"
#214
1"
#216
0!
#219
0"
#224
1"
#228
1!
#229
0"
#234
1"
#239
0"
#240
0!
#244
1"
#249
0"
#252
1!
#254
1"
#259
0"
#264
1"
0!
#269
0"
#274
1"
#276
1!
#279
0"
#284
1"
#288
0!
#289
0"
#294
1"
#299
0"
#300
1!
#304
1"
#309
0"
#312
0!
#314
1"
#319
0"
#324
1"
1!
#329
0"
#334
1"
#336
0!
#339
0"
#344
1"
#348
1!
#349
0"
#354
1"
#359
0"
#360
0!
#364
1"
#369
0"
#372
1!
#374
1"
#379
0"
#384
1"
0!
#389
0"
#394
1"
#396
1!
#399
0"
#404
1"
#408
0!
#409
0"
#414
1"
#419
0"
#420
1!
#424
1"
#429
0"
#432
0!
#434
1"
#439
0"
#444
1"
1!
#449
0"
#454
1"
#456
0!
#459
0"
#464
1"
#468
1!
#469
0"
#474
1"
#479
0"
#480
0!
