
---------- Begin Simulation Statistics ----------
final_tick                               382096005500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 340964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828164                       # Number of bytes of host memory used
host_op_rate                                   428912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.29                       # Real time elapsed on the host
host_tick_rate                             1302808166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     125793993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.382096                       # Number of seconds simulated
sim_ticks                                382096005500                       # Number of ticks simulated
system.cpu.Branches                           5058678                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     125793993                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    47374248                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        154484                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    17694721                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        442815                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   146030520                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        764192011                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  764192011                       # Number of busy cycles
system.cpu.num_cc_register_reads             26575754                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968347                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3953386                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_func_calls                       69318                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             124882992                       # Number of integer alu accesses
system.cpu.num_int_insts                    124882992                       # number of integer instructions
system.cpu.num_int_register_reads           314740254                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332038                       # number of times the integer registers were written
system.cpu.num_load_insts                    47374238                       # Number of load instructions
system.cpu.num_mem_refs                      65068958                       # number of memory refs
system.cpu.num_store_insts                   17694720                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8069700      6.07%      6.07% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683295     44.89%     50.96% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     51.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                      142      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                     241      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::MemRead                 47374156     35.63%     86.69% # Class of executed instruction
system.cpu.op_class::MemWrite                17694556     13.31%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  82      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  132953499                       # Class of executed instruction
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2193057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4402988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2496824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        32751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4996186                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          32751                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1051177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1184727                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1008330                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1158754                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1158754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1051177                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6612919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6612919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6612919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    217258112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    217258112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               217258112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2209931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2209931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2209931                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9173646000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11661450000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1229639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2670007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           62                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2025147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1269723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1269723                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           552                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1229087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7494382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7495548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    254981760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              255021056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2198392                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75822528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4697754                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4665002     99.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32752      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4697754                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3983435000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3748215000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            828000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               289414                       # number of demand (read+write) hits
system.l2.demand_hits::total                   289431                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              289414                       # number of overall hits
system.l2.overall_hits::total                  289431                       # number of overall hits
system.l2.demand_misses::.cpu.inst                535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2209396                       # number of demand (read+write) misses
system.l2.demand_misses::total                2209931                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               535                       # number of overall misses
system.l2.overall_misses::.cpu.data           2209396                       # number of overall misses
system.l2.overall_misses::total               2209931                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 169216671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169257957500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 169216671500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169257957500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2498810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2499362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2498810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2499362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.884179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884198                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.884179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884198                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77170.093458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76589.561808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76589.702348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77170.093458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76589.561808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76589.702348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1184727                       # number of writebacks
system.l2.writebacks::total                   1184727                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2209396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2209931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2209396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2209931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 147122711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147158647500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 147122711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 147158647500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.884179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.884179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884198                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67170.093458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66589.561808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66589.702348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67170.093458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66589.561808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66589.702348                       # average overall mshr miss latency
system.l2.replacements                        2198392                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1485280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1485280                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1485280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1485280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           62                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               62                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           62                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           62                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            110969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1158754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1158754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  87277698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   87277698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1269723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1269723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.912604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75320.299218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75320.299218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1158754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1158754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75690158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75690158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.912604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65320.299218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65320.299218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77170.093458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77170.093458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67170.093458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67170.093458                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        178445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            178445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1050642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1050642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  81938973500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81938973500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1229087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1229087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.854815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77989.432652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77989.432652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1050642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1050642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  71432553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71432553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.854815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67989.432652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67989.432652                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15512.519006                       # Cycle average of tags in use
system.l2.tags.total_refs                     4968769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2214776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.243463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     111.200025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.095489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15377.223491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.938551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7651                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12207146                       # Number of tag accesses
system.l2.tags.data_accesses                 12207146                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      141401344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141435584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75822528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75822528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2209396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2209931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1184727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1184727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             89611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370067580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370157191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        89611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            89611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198438421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198438421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198438421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            89611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370067580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568595612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1184709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2209067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.144245890500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73612                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73612                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5625244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1111574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2209931                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1184727                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2209931                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1184727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    329                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            137932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            137987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            137988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            138311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            138201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            138104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            138509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           138264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           137868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           137939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73763                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15572349250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11048010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             57002386750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7047.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25797.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1940253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1054836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2209931                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1184727                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2174400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       399199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.175792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.376183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.228598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       102897     25.78%     25.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27391      6.86%     32.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28831      7.22%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18287      4.58%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58506     14.66%     59.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10491      2.63%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10625      2.66%     64.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9600      2.40%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132571     33.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       399199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.016777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.095209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.415824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         73586     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73612                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.093680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.088491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.423816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            70159     95.31%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.05%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3393      4.61%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73612                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              141414528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75820032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141435584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75822528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       370.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  382095787500                       # Total gap between requests
system.mem_ctrls.avgGap                     112557.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    141380288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     75820032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 89610.986524694250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370012473.213358402252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198431888.605545759201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2209396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1184727                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14094250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  56988292500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9023794893750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26344.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25793.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7616771.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1435932540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            763208655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7888550460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3093638220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30162228720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     110562097440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53619942240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207525598275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.124229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 137928390750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12758980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 231408634750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1414362600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            751751550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7888007820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3090433140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30162228720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111344070180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52961438880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207612292890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.351121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 136207327500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12758980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 233129698000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    146029968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146029968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146029968                       # number of overall hits
system.cpu.icache.overall_hits::total       146029968                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          552                       # number of overall misses
system.cpu.icache.overall_misses::total           552                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42845500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42845500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42845500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42845500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146030520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146030520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146030520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146030520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77618.659420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77618.659420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77618.659420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77618.659420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.icache.writebacks::total                62                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          552                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          552                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42293500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42293500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76618.659420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76618.659420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76618.659420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76618.659420                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146029968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146029968                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           552                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42845500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77618.659420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77618.659420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76618.659420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76618.659420                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.797212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146030520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               552                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          264548.043478                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.797212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.198143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.198143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.239258                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         146031072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        146031072                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     62520061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62520061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     62520061                       # number of overall hits
system.cpu.dcache.overall_hits::total        62520061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2433274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2433274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2498810                       # number of overall misses
system.cpu.dcache.overall_misses::total       2498810                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 172856994500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172856994500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 172856994500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172856994500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038432                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71038.853208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71038.853208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69175.725445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69175.725445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1221325                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.345126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1485280                       # number of writebacks
system.cpu.dcache.writebacks::total           1485280                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2433274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2433274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2498810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2498810                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 170423720500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170423720500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 176041698430                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176041698430                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70038.853208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70038.853208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70450.213674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70450.213674                       # average overall mshr miss latency
system.cpu.dcache.replacements                2496762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     46145161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46145161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1163551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1163551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  81231254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  81231254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69813.230361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69813.230361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1163551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1163551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  80067703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  80067703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68813.230361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68813.230361                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16374900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16374900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1269723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1269723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  91625740500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  91625740500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.071961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72161.991631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72161.991631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1269723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1269723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  90356017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  90356017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.071961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71161.991631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71161.991631                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   5617977930                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5617977930                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85723.540192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85723.540192                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1945.572624                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65018871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2498810                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.019934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1945.572624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          67517681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         67517681                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 382096005500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 382096005500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
