-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of ddrv4
--
-- Generated
--  by:  wig
--  on:  Thu Dec 18 12:00:41 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\padio.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ddrv4-rtl-a.vhd,v 1.1 2004/04/06 10:44:38 wig Exp $
-- $Date: 2004/04/06 10:44:38 $
-- $Log: ddrv4-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:44:38  wig
-- Adding result/padio
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.24 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of ddrv4
--
architecture rtl of ddrv4 is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ddrv	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity ddrv
			alarm_time	: in	std_ulogic_vector(3 downto 0);
			current_time	: in	std_ulogic_vector(3 downto 0);
			display	: out	std_ulogic_vector(6 downto 0);
			key_buffer	: in	std_ulogic_vector(3 downto 0);
			show_a	: in	std_ulogic;
			show_new_time	: in	std_ulogic;
			sound_alarm	: out	std_ulogic -- __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity ddrv
		);
	end component;
	-- ---------

	component and_f	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity and_f
			out_p	: out	std_ulogic;
			y	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity and_f
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	alarm	: std_ulogic_vector(3 downto 0); 
			signal	display_ls_hr	: std_ulogic_vector(6 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	display_ls_min	: std_ulogic_vector(6 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	display_ms_hr	: std_ulogic_vector(6 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	display_ms_min	: std_ulogic_vector(6 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	sound_alarm	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			p_mix_display_ls_hr_go <= display_ls_hr;  -- __I_O_BUS_PORT
			p_mix_display_ls_min_go <= display_ls_min;  -- __I_O_BUS_PORT
			p_mix_display_ms_hr_go <= display_ms_hr;  -- __I_O_BUS_PORT
			p_mix_display_ms_min_go <= display_ms_min;  -- __I_O_BUS_PORT
			p_mix_sound_alarm_go <= sound_alarm;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for d_ls_hr
		d_ls_hr: ddrv
		port map (
			alarm_time => alarm_time_ls_hr, -- Display storage buffer 2 ls_hr
			current_time => current_time_ls_hr, -- Display storage buffer 2 ls_hr
			display => display_ls_hr, -- Display storage buffer 2 ls_hr
			key_buffer => key_buffer_2, -- Display storage buffer 2 ls_hr
			show_a => show_a,
			show_new_time => show_new_time,
			sound_alarm => alarm(2) -- Display storage buffer 0 ls_minDisplay storage buffer 1 ms_minDisplay storage buffer 2 ls_hrDisp...
		);
		-- End of Generated Instance Port Map for d_ls_hr

		-- Generated Instance Port Map for d_ls_min
		d_ls_min: ddrv
		port map (
			alarm_time => alarm_time_ls_min, -- Display storage buffer 0 ls_min
			current_time => current_time_ls_min, -- Display storage buffer 0 ls_min
			display => display_ls_min, -- Display storage buffer 0 ls_min
			key_buffer => key_buffer_0, -- Display storage buffer 0 ls_min
			show_a => show_a,
			show_new_time => show_new_time,
			sound_alarm => alarm(0) -- Display storage buffer 0 ls_minDisplay storage buffer 1 ms_minDisplay storage buffer 2 ls_hrDisp...
		);
		-- End of Generated Instance Port Map for d_ls_min

		-- Generated Instance Port Map for d_ms_hr
		d_ms_hr: ddrv
		port map (
			alarm_time => alarm_time_ms_hr, -- Display storage buffer 3 ms_hr
			current_time => current_time_ms_hr, -- Display storage buffer 3 ms_hr
			display => display_ms_hr, -- Display storage buffer 3 ms_hr
			key_buffer => key_buffer_3, -- Display storage buffer 3 ms_hr
			show_a => show_a,
			show_new_time => show_new_time,
			sound_alarm => alarm(3) -- Display storage buffer 0 ls_minDisplay storage buffer 1 ms_minDisplay storage buffer 2 ls_hrDisp...
		);
		-- End of Generated Instance Port Map for d_ms_hr

		-- Generated Instance Port Map for d_ms_min
		d_ms_min: ddrv
		port map (
			alarm_time => alarm_time_ms_min, -- Display storage buffer 1 ms_min
			current_time => current_time_ms_min, -- Display storage buffer 1 ms_min
			display => display_ms_min, -- Display storage buffer 1 ms_min
			key_buffer => key_buffer_1, -- Display storage buffer 1 ms_min
			show_a => show_a,
			show_new_time => show_new_time,
			sound_alarm => alarm(1) -- Display storage buffer 0 ls_minDisplay storage buffer 1 ms_minDisplay storage buffer 2 ls_hrDisp...
		);
		-- End of Generated Instance Port Map for d_ms_min

		-- Generated Instance Port Map for u_and_f
		u_and_f: and_f
		port map (
			out_p => sound_alarm,
			y => alarm -- Display storage buffer 0 ls_minDisplay storage buffer 1 ms_minDisplay storage buffer 2 ls_hrDisp...
		);
		-- End of Generated Instance Port Map for u_and_f



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
