<stg><name>mul_body</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="3" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="20" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="24" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="28" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:8 %agg_result_num2_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_5_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:9 %agg_result_num12_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num12_5_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:10 %agg_result_num_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num_5_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:11 %agg_result_num2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_2_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:12 %agg_result_num12_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num12_2_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:13 %agg_result_num_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_num_2_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:14 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="4">
<![CDATA[
:15 %zext_ln193 = zext i4 %b_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:16 %tmp_114 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17 %sub_ln193 = sub i6 %tmp_114, i6 %zext_ln193

]]></Node>
<StgValue><ssdm name="sub_ln193"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
:18 %zext_ln193_1 = zext i6 %sub_ln193

]]></Node>
<StgValue><ssdm name="zext_ln193_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %b_1_addr_12 = getelementptr i32 %b_1, i64 0, i64 %zext_ln193_1

]]></Node>
<StgValue><ssdm name="b_1_addr_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:20 %empty = add i6 %sub_ln193, i6 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
:21 %p_cast = zext i6 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %b_1_addr = getelementptr i32 %b_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:23 %empty_57 = add i6 %sub_ln193, i6 2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
:24 %p_cast6 = zext i6 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %b_1_addr_13 = getelementptr i32 %b_1, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="b_1_addr_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:29 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:30 %b_1_load = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
:31 %b_1_load_20 = load i6 %b_1_addr_12

]]></Node>
<StgValue><ssdm name="b_1_load_20"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:32 %b_1_load_10 = load i6 %b_1_addr_13

]]></Node>
<StgValue><ssdm name="b_1_load_10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33 %store_ln169 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %b_p_read21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read

]]></Node>
<StgValue><ssdm name="b_p_read21"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset

]]></Node>
<StgValue><ssdm name="this_1_offset_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %this_p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read

]]></Node>
<StgValue><ssdm name="this_p_read_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %p_read117 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read117"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %p_read16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="4">
<![CDATA[
:26 %zext_ln173_1 = zext i4 %this_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:27 %tmp_115 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:28 %sub_ln173 = sub i6 %tmp_115, i6 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="sub_ln173"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:30 %b_1_load = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
:31 %b_1_load_20 = load i6 %b_1_addr_12

]]></Node>
<StgValue><ssdm name="b_1_load_20"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:32 %b_1_load_10 = load i6 %b_1_addr_13

]]></Node>
<StgValue><ssdm name="b_1_load_10"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:34 %br_ln169 = br void

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i_26 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
:1 %zext_ln169 = zext i3 %i_26

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3">
<![CDATA[
:2 %zext_ln173_3 = zext i3 %i_26

]]></Node>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln173 = add i6 %sub_ln173, i6 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:4 %zext_ln173_4 = zext i6 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %b_1_addr_14 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173_4

]]></Node>
<StgValue><ssdm name="b_1_addr_14"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln169 = icmp_eq  i3 %i_26, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %add_ln169 = add i3 %i_26, i3 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln169 = br i1 %icmp_ln169, void %.split11_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:1 %icmp_ln172 = icmp_ult  i3 %i_26, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:2 %b_1_load_17 = load i6 %b_1_addr_14

]]></Node>
<StgValue><ssdm name="b_1_load_17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:6 %add_ln172 = add i3 %i_26, i3 7

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:7 %icmp_ln172_12 = icmp_ult  i3 %add_ln172, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="3">
<![CDATA[
.split11_ifconv:8 %sext_ln173 = sext i3 %add_ln172

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split11_ifconv:9 %add_ln173_2 = add i6 %sub_ln173, i6 %sext_ln173

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
.split11_ifconv:10 %zext_ln173 = zext i6 %add_ln173_2

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11_ifconv:11 %b_1_addr_15 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="b_1_addr_15"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:12 %b_1_load_18 = load i6 %b_1_addr_15

]]></Node>
<StgValue><ssdm name="b_1_load_18"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:16 %add_ln172_7 = add i3 %i_26, i3 6

]]></Node>
<StgValue><ssdm name="add_ln172_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:17 %icmp_ln172_13 = icmp_ult  i3 %add_ln172_7, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_13"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="3">
<![CDATA[
.split11_ifconv:18 %sext_ln173_1 = sext i3 %add_ln172_7

]]></Node>
<StgValue><ssdm name="sext_ln173_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split11_ifconv:19 %add_ln173_3 = add i6 %sub_ln173, i6 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
.split11_ifconv:20 %zext_ln173_5 = zext i6 %add_ln173_3

]]></Node>
<StgValue><ssdm name="zext_ln173_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11_ifconv:21 %b_1_addr_16 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173_5

]]></Node>
<StgValue><ssdm name="b_1_addr_16"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:22 %b_1_load_19 = load i6 %b_1_addr_16

]]></Node>
<StgValue><ssdm name="b_1_load_19"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split11_ifconv:28 %store_ln169 = store i3 %add_ln169, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:0 %i_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:1 %num_res_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:2 %num_res_2_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_2_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:3 %num_res_2_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_2_03"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:4 %store_ln187 = store i2 0, i2 %i_20

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:5 %br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:2 %b_1_load_17 = load i6 %b_1_addr_14

]]></Node>
<StgValue><ssdm name="b_1_load_17"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:12 %b_1_load_18 = load i6 %b_1_addr_15

]]></Node>
<StgValue><ssdm name="b_1_load_18"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
.split11_ifconv:22 %b_1_load_19 = load i6 %b_1_addr_16

]]></Node>
<StgValue><ssdm name="b_1_load_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:3 %mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:13 %mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:23 %mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:3 %mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:13 %mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:23 %mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:3 %mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:13 %mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:23 %mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:4 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:4 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:4 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:4 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:5 %tmp_118 = select i1 %icmp_ln172, i32 %tmp2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:14 %tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:14 %tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:14 %tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:14 %tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_14"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:15 %tmp_122 = select i1 %icmp_ln172_12, i32 %tmp2_14, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:24 %tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:24 %tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:24 %tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="129" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:24 %tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_15"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:25 %tmp_124 = select i1 %icmp_ln172_13, i32 %tmp2_15, i32 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11_ifconv:0 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11_ifconv:26 %aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="aux_addr"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split11_ifconv:27 %store_ln177 = store i32 %tmp_124, i3 %aux_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split11_ifconv:29 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:0 %i_27 = load i2 %i_20

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:1 %zext_ln187 = zext i2 %i_27

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:2 %icmp_ln187 = icmp_eq  i2 %i_27, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:3 %empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:4 %add_ln187 = add i2 %i_27, i2 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:5 %br_ln187 = br i1 %icmp_ln187, void %.split9, void %_ZN3Ban4_mulEPKfS1_Pf.exit

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:1 %aux_addr_3 = getelementptr i32 %aux, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="aux_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="3">
<![CDATA[
.split9:2 %num_res_0 = load i3 %aux_addr_3

]]></Node>
<StgValue><ssdm name="num_res_0"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:0 %i_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:1 %agg_result_num2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_0"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:2 %agg_result_num12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num12_0"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:3 %agg_result_num_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num_0"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:4 %p = add i32 %b_p_read21, i32 %this_p_read_6

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:5 %store_ln21 = store i32 %p_read16, i32 %agg_result_num_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:6 %store_ln21 = store i32 %p_read117, i32 %agg_result_num12_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:7 %store_ln21 = store i32 %p_read_18, i32 %agg_result_num2_0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:8 %store_ln21 = store i2 0, i2 %i_21

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:9 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="3">
<![CDATA[
.split9:2 %num_res_0 = load i3 %aux_addr_3

]]></Node>
<StgValue><ssdm name="num_res_0"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split9:3 %switch_ln188 = switch i2 %i_27, void %branch2, i2 0, void %.split9..split96_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln188 = store i32 %num_res_0, i32 %num_res_2_7

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln188 = br void %.split96

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9..split96_crit_edge:0 %store_ln188 = store i32 %num_res_0, i32 %num_res_2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.split9..split96_crit_edge:1 %br_ln188 = br void %.split96

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="!0"/>
<literal name="i_27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln188 = store i32 %num_res_0, i32 %num_res_2_03

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_27" val="!0"/>
<literal name="i_27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln188 = br void %.split96

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split96:0 %store_ln187 = store i2 %add_ln187, i2 %i_20

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.split96:1 %br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_28 = load i2 %i_21

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %agg_result_num2_0_load = load i32 %agg_result_num2_0

]]></Node>
<StgValue><ssdm name="agg_result_num2_0_load"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2 %agg_result_num12_0_load = load i32 %agg_result_num12_0

]]></Node>
<StgValue><ssdm name="agg_result_num12_0_load"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3 %agg_result_num_0_load = load i32 %agg_result_num_0

]]></Node>
<StgValue><ssdm name="agg_result_num_0_load"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln21 = icmp_eq  i2 %i_28, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %add_ln21 = add i2 %i_28, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln21 = br i1 %icmp_ln21, void %.split7, void %_ZN3BanC2EiPKfb.21.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
.split7:0 %num_res_2_load = load i32 %num_res_2

]]></Node>
<StgValue><ssdm name="num_res_2_load"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
.split7:1 %num_res_2_7_load = load i32 %num_res_2_7

]]></Node>
<StgValue><ssdm name="num_res_2_7_load"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
.split7:2 %num_res_2_03_load = load i32 %num_res_2_03

]]></Node>
<StgValue><ssdm name="num_res_2_03_load"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:3 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:4 %tmp_117 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_2_load, i32 %num_res_2_7_load, i32 %num_res_2_03_load, i2 %i_28

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split7:5 %switch_ln22 = switch i2 %i_28, void %branch8, i2 0, void %.split7..split732_crit_edge, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln22"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7:0 %store_ln22 = store i32 %tmp_117, i32 %agg_result_num12_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln22 = br void %.split732

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7..split732_crit_edge:0 %store_ln22 = store i32 %tmp_117, i32 %agg_result_num_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.split7..split732_crit_edge:1 %br_ln22 = br void %.split732

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="!0"/>
<literal name="i_28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8:0 %store_ln22 = store i32 %tmp_117, i32 %agg_result_num2_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_28" val="!0"/>
<literal name="i_28" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln22 = br void %.split732

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split732:0 %store_ln21 = store i2 %add_ln21, i2 %i_21

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.split732:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:6 %tmp_116 = fcmp_oeq  i32 %agg_result_num_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:0 %bitcast_ln77 = bitcast i32 %agg_result_num_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:1 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:2 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:3 %icmp_ln77 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:4 %icmp_ln77_7 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_7"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:5 %or_ln77 = or i1 %icmp_ln77_7, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:6 %tmp_116 = fcmp_oeq  i32 %agg_result_num_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:7 %and_ln77 = and i1 %or_ln77, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:8 %br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="197" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty_61 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty_61, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i2 %empty_61, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="204" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i2 %empty_61, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %agg_result_num_2_loc_load = load i32 %agg_result_num_2_loc

]]></Node>
<StgValue><ssdm name="agg_result_num_2_loc_load"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %agg_result_num12_2_loc_load = load i32 %agg_result_num12_2_loc

]]></Node>
<StgValue><ssdm name="agg_result_num12_2_loc_load"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %agg_result_num2_2_loc_load = load i32 %agg_result_num2_2_loc

]]></Node>
<StgValue><ssdm name="agg_result_num2_2_loc_load"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty_61

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:7 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i:8 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:9 %tmp = add i32 %sext_ln100, i32 %p

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %agg_result_num_4 = phi i32 %agg_result_num_0_load, void %.preheader.preheader, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num_4"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %agg_result_num12_4 = phi i32 %agg_result_num12_0_load, void %.preheader.preheader, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num12_4"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %agg_result_num2_4 = phi i32 %agg_result_num2_0_load, void %.preheader.preheader, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num2_4"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i3336 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i3336"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i3336

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_7 = icmp_ne  i2 %base_0_lcssa_i3336, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_7"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_7, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="224" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_p_0"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %agg_result_num_5_loc_load = load i32 %agg_result_num_5_loc

]]></Node>
<StgValue><ssdm name="agg_result_num_5_loc_load"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %agg_result_num12_5_loc_load = load i32 %agg_result_num12_5_loc

]]></Node>
<StgValue><ssdm name="agg_result_num12_5_loc_load"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %agg_result_num2_5_loc_load = load i32 %agg_result_num2_5_loc

]]></Node>
<StgValue><ssdm name="agg_result_num2_5_loc_load"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:0 %agg_result_num_7 = phi i32 %agg_result_num_5_loc_load, void %.lr.ph.i, i32 %agg_result_num_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num_7"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:1 %agg_result_num12_7 = phi i32 %agg_result_num12_5_loc_load, void %.lr.ph.i, i32 %agg_result_num12_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num12_7"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:2 %agg_result_num2_7 = phi i32 %agg_result_num2_5_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_num2_7"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:3 %this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %p, void %_ZN3BanC2EiPKfb.21.exit, i32 %tmp, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="this_p_write_assign"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:4 %mrv = insertvalue i128 <undef>, i32 %this_p_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_7

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num12_7

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_7

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="128">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:8 %ret_ln200 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
