// Generated by CIRCT firtool-1.62.0
module LFSR(
  input        clock,
               reset,
  input  [7:0] io_inputSeed,
  output [7:0] io_outputRandomNumber,
  output       io_outputValid
);

  reg       processing;
  reg [7:0] res;
  always @(posedge clock) begin
    if (reset) begin
      processing <= 1'h1;
      res <= 8'h0;
    end
    else begin
      processing <= 1'h0;
      res <= res + 8'h1;
    end
  end // always @(posedge)
  assign io_outputRandomNumber = res;
  assign io_outputValid = processing;
endmodule

