Generating HDL for group named ARBusGatedOutARChannelat 8/21/2020 1:30:44 PM containing pages: 
	14.16.01.1, 14.16.02.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ARBusGatedOutARChannel_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 2 pages...
Found 30 signals on page 14.16.01.1
Found 26 signals on page 14.16.02.1
Found 39 unique input signals and 10 unique output signals, (49 total unique signals)
Determining sources for all input signals...
INFO:  Signal -S REAL TIME CLOCK 1 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 2 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 3 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 4 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 5 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 6 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 9 DIGIT originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 8 DIGIT originates outside the group.
INFO:  Signal -S ADDR EXIT 0 INSERT originates outside the group.
INFO:  Signal -S RTC BUSY 9 INSERT originates outside the group.
INFO:  Signal -S AR BUS GTD OUT THP0B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT HP0B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TTHP0B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TP0B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT UP0B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT HP1B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT THP1B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TTHP1B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT UP1B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TP1B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TTHP2B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT HP2B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT THP2B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT UP2B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TP2B originates outside the group.
INFO:  Signal -S REAL TIME CLOCK 7 DIGIT originates outside the group.
INFO:  Signal +S STORE ADDR REGS OP.T.C CY originates outside the group.
INFO:  Signal -S RTC BUSY originates outside the group.
INFO:  Signal -S AR BUS GTD OUT THP4B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT HP4B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TTHP4B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT UP4B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TP4B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT HP8B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT THP8B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TTHP8B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT TP8B originates outside the group.
INFO:  Signal -S AR BUS GTD OUT UP8B originates outside the group.
INFO:  Signal -S CONS ADDR REG EXIT GATE originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S AR CH 0 BIT *VAL CHK is used outside the group.
INFO:  Signal +S AR CH 1 BIT *VAL CHK* is used outside the group.
INFO:  Signal +S AR CH 1 BIT *TRANSLATOR* is used outside the group.
INFO:  Signal +S AR CH 2 BIT *VAL CHK* is used outside the group.
INFO:  Signal +S AR CH 2 BIT *TRANSLATOR* is used outside the group.
INFO:  Signal +S GATE REAL TIME CLOCK is used outside the group.
INFO:  Signal +S AR CH 4 BIT *VAL CHK* is used outside the group.
INFO:  Signal +S AR CH 4 BIT *TRANSLATOR* is used outside the group.
INFO:  Signal +S AR CH 8 BIT *VAL CHK* is used outside the group.
INFO:  Signal +S AR CH 8 BIT *TRANSLATOR* is used outside the group.
Removing 0 output signals that do not have destinations outside the group...
Removing 0 input signals that originate inside the group...
Input Signal -S REAL TIME CLOCK 1 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 2 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 3 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 4 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 5 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 6 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 9 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S REAL TIME CLOCK 8 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S AR BUS GTD OUT THP0B replaced by Bus signal -S AR BUS GTD OUT THP BUS
Input Signal -S AR BUS GTD OUT HP0B replaced by Bus signal -S AR BUS GTD OUT HP BUS
Input Signal -S AR BUS GTD OUT TTHP0B replaced by Bus signal -S AR BUS GTD OUT TTHP BUS
Input Signal -S AR BUS GTD OUT TP0B replaced by Bus signal -S AR BUS GTD OUT TP BUS
Input Signal -S AR BUS GTD OUT UP0B replaced by Bus signal -S AR BUS GTD OUT UP BUS
Input Signal -S AR BUS GTD OUT HP1B replaced by Bus signal -S AR BUS GTD OUT HP BUS
Input Signal -S AR BUS GTD OUT THP1B replaced by Bus signal -S AR BUS GTD OUT THP BUS
Input Signal -S AR BUS GTD OUT TTHP1B replaced by Bus signal -S AR BUS GTD OUT TTHP BUS
Input Signal -S AR BUS GTD OUT UP1B replaced by Bus signal -S AR BUS GTD OUT UP BUS
Input Signal -S AR BUS GTD OUT TP1B replaced by Bus signal -S AR BUS GTD OUT TP BUS
Input Signal -S AR BUS GTD OUT TTHP2B replaced by Bus signal -S AR BUS GTD OUT TTHP BUS
Input Signal -S AR BUS GTD OUT HP2B replaced by Bus signal -S AR BUS GTD OUT HP BUS
Input Signal -S AR BUS GTD OUT THP2B replaced by Bus signal -S AR BUS GTD OUT THP BUS
Input Signal -S AR BUS GTD OUT UP2B replaced by Bus signal -S AR BUS GTD OUT UP BUS
Input Signal -S AR BUS GTD OUT TP2B replaced by Bus signal -S AR BUS GTD OUT TP BUS
Input Signal -S REAL TIME CLOCK 7 DIGIT replaced by Bus signal -S REAL TIME CLOCK DIGIT BUS
Input Signal -S AR BUS GTD OUT THP4B replaced by Bus signal -S AR BUS GTD OUT THP BUS
Input Signal -S AR BUS GTD OUT HP4B replaced by Bus signal -S AR BUS GTD OUT HP BUS
Input Signal -S AR BUS GTD OUT TTHP4B replaced by Bus signal -S AR BUS GTD OUT TTHP BUS
Input Signal -S AR BUS GTD OUT UP4B replaced by Bus signal -S AR BUS GTD OUT UP BUS
Input Signal -S AR BUS GTD OUT TP4B replaced by Bus signal -S AR BUS GTD OUT TP BUS
Input Signal -S AR BUS GTD OUT HP8B replaced by Bus signal -S AR BUS GTD OUT HP BUS
Input Signal -S AR BUS GTD OUT THP8B replaced by Bus signal -S AR BUS GTD OUT THP BUS
Input Signal -S AR BUS GTD OUT TTHP8B replaced by Bus signal -S AR BUS GTD OUT TTHP BUS
Input Signal -S AR BUS GTD OUT TP8B replaced by Bus signal -S AR BUS GTD OUT TP BUS
Input Signal -S AR BUS GTD OUT UP8B replaced by Bus signal -S AR BUS GTD OUT UP BUS
DEBUG: Tentative bus +S AR CH VAL CHK BUS identified based on signal +S AR CH 0 BIT *VAL CHK
DEBUG: Tentative bus +S AR CH *VAL CHK* BUS identified based on signal +S AR CH 1 BIT *VAL CHK*
DEBUG: Tentative bus +S AR CH *TRANSLATOR* BUS identified based on signal +S AR CH 1 BIT *TRANSLATOR*
DEBUG: Added signal +S AR CH 2 BIT *VAL CHK* to bus +S AR CH *VAL CHK* BUS
DEBUG: Added signal +S AR CH 2 BIT *TRANSLATOR* to bus +S AR CH *TRANSLATOR* BUS
DEBUG: Added signal +S AR CH 4 BIT *VAL CHK* to bus +S AR CH *VAL CHK* BUS
DEBUG: Added signal +S AR CH 4 BIT *TRANSLATOR* to bus +S AR CH *TRANSLATOR* BUS
DEBUG: Added signal +S AR CH 8 BIT *VAL CHK* to bus +S AR CH *VAL CHK* BUS
DEBUG: Added signal +S AR CH 8 BIT *TRANSLATOR* to bus +S AR CH *TRANSLATOR* BUS
INFO: Bus +S AR CH VAL CHK BUS NOT generated.  Found 1 members of 5 Total members 
INFO: Bus +S AR CH *VAL CHK* BUS identified 
INFO: Bus +S AR CH *TRANSLATOR* BUS identified 
Output signal +S AR CH 1 BIT *VAL CHK* replaced by bus +S AR CH *VAL CHK* BUS
Output signal +S AR CH 1 BIT *TRANSLATOR* replaced by bus +S AR CH *TRANSLATOR* BUS
Output signal +S AR CH 2 BIT *VAL CHK* replaced by bus +S AR CH *VAL CHK* BUS
Output signal +S AR CH 2 BIT *TRANSLATOR* replaced by bus +S AR CH *TRANSLATOR* BUS
Output signal +S AR CH 4 BIT *VAL CHK* replaced by bus +S AR CH *VAL CHK* BUS
Output signal +S AR CH 4 BIT *TRANSLATOR* replaced by bus +S AR CH *TRANSLATOR* BUS
Output signal +S AR CH 8 BIT *VAL CHK* replaced by bus +S AR CH *VAL CHK* BUS
Output signal +S AR CH 8 BIT *TRANSLATOR* replaced by bus +S AR CH *TRANSLATOR* BUS
Generating list of internal signals/wires ...
0 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 14.16.01.1 (AR BUS GATED OUTPUT TO AR CHANNEL)
Generating HDL associated with page 14.16.02.1 (AR BUS GATD OUTPUT TO AR CHAN-ACC)
