\hypertarget{struct_d_a_c___type_def}{\section{D\-A\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}}
}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{S\-W\-T\-R\-I\-G\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{D\-H\-R12\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{D\-H\-R12\-L1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{D\-H\-R8\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{D\-H\-R12\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{D\-H\-R12\-L2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{D\-H\-R8\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{D\-H\-R12\-R\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{D\-H\-R12\-L\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{D\-H\-R8\-R\-D}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{D\-O\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{D\-O\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

\subsection{Member Data Documentation}
\hypertarget{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}
D\-A\-C control register, Address offset\-: 0x00 \hypertarget{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L1@{D\-H\-R12\-L1}}
\index{D\-H\-R12\-L1@{D\-H\-R12\-L1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L1}}\label{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}
D\-A\-C channel1 12-\/bit left aligned data holding register, Address offset\-: 0x0\-C \hypertarget{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L2@{D\-H\-R12\-L2}}
\index{D\-H\-R12\-L2@{D\-H\-R12\-L2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L2}}\label{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}
D\-A\-C channel2 12-\/bit left aligned data holding register, Address offset\-: 0x18 \hypertarget{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}}
\index{D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L\-D}}\label{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}
D\-U\-A\-L D\-A\-C 12-\/bit left aligned data holding register, Address offset\-: 0x24 \hypertarget{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R1@{D\-H\-R12\-R1}}
\index{D\-H\-R12\-R1@{D\-H\-R12\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R1}}\label{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}
D\-A\-C channel1 12-\/bit right-\/aligned data holding register, Address offset\-: 0x08 \hypertarget{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R2@{D\-H\-R12\-R2}}
\index{D\-H\-R12\-R2@{D\-H\-R12\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R2}}\label{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}
D\-A\-C channel2 12-\/bit right aligned data holding register, Address offset\-: 0x14 \hypertarget{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}}
\index{D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R\-D}}\label{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}
Dual D\-A\-C 12-\/bit right-\/aligned data holding register, Address offset\-: 0x20 \hypertarget{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R1@{D\-H\-R8\-R1}}
\index{D\-H\-R8\-R1@{D\-H\-R8\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R1}}\label{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}
D\-A\-C channel1 8-\/bit right aligned data holding register, Address offset\-: 0x10 \hypertarget{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R2@{D\-H\-R8\-R2}}
\index{D\-H\-R8\-R2@{D\-H\-R8\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R2}}\label{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}
D\-A\-C channel2 8-\/bit right-\/aligned data holding register, Address offset\-: 0x1\-C \hypertarget{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}}
\index{D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R\-D}}\label{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}
D\-U\-A\-L D\-A\-C 8-\/bit right aligned data holding register, Address offset\-: 0x28 \hypertarget{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R1@{D\-O\-R1}}
\index{D\-O\-R1@{D\-O\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-O\-R1}}\label{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}
D\-A\-C channel1 data output register, Address offset\-: 0x2\-C \hypertarget{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R2@{D\-O\-R2}}
\index{D\-O\-R2@{D\-O\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-D\-O\-R2}}\label{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}
D\-A\-C channel2 data output register, Address offset\-: 0x30 \hypertarget{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}
D\-A\-C status register, Address offset\-: 0x34 \hypertarget{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}}
\index{S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-T\-R\-I\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-A\-C\-\_\-\-Type\-Def\-::\-S\-W\-T\-R\-I\-G\-R}}\label{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}
D\-A\-C software trigger register, Address offset\-: 0x04 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
