#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+vcs+vcdpluson' '-kdb' '-lca' '-debug_access+all' 'sys_defs.svh' 'ISA.svh' 'testbench/mem.sv' 'testbench/testbench.sv' 'testbench/pipe_print.c' 'verilog/pipeline.sv' 'verilog/regfile.sv' 'verilog/if_stage.sv' 'verilog/id_stage.sv' 'verilog/ex_stage.sv' 'verilog/mem_stage.sv' 'verilog/wb_stage.sv' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
