<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1924" height="1051" x="-2" y="31" />
 <generation path="" greybox="1" simulation="VERILOG" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Basic Functions/On Chip Memory,Project,Library/Basic Functions" />
</preferences>
