#!/bin/bash
# =============================================================================
# MLPerf GPT-OSS-20B Configuration for MI355X (1 node, 8 GPUs)
# =============================================================================

# -----------------------------------------------------------------------------
# System Configuration
# -----------------------------------------------------------------------------
export DGXSYSTEM=MI355X_1x8x1
export GPUS_PER_NODE=8
export NNODES=1
export NODE_RANK=0
export MASTER_ADDR=localhost
export MASTER_PORT=29501

# -----------------------------------------------------------------------------
# Paths
# -----------------------------------------------------------------------------
export PRIMUS_PATH=/workspace/Primus
export PYTHONPATH="${PRIMUS_PATH}:${PRIMUS_PATH}/third_party/Megatron-LM:${PYTHONPATH}"
export EXP=${PRIMUS_PATH}/examples/mlperf/gpt_oss_20b/configs/MI355/gpt_oss_20B-FP8-mlperf-pretrain.yaml
export DATA_PATH=/data

# -----------------------------------------------------------------------------
# Training Hyperparameters
# -----------------------------------------------------------------------------
export PRIMUS_MICRO_BATCH_SIZE=4
export PRIMUS_GLOBAL_BATCH_SIZE=32
export EVAL_ITERS=$((1024 / PRIMUS_GLOBAL_BATCH_SIZE))  # MLPerf closed: eval_iters * GBS = 1024 eval samples
export PRIMUS_LR=8.0e-4
export PRIMUS_MIN_LR=8.0e-5 # Set to 10% of max LR
export PRIMUS_TRAIN_ITERS=1200000
export PRIMUS_LR_WARMUP_ITERS=128
export PRIMUS_LR_DECAY_ITERS=$((PRIMUS_TRAIN_ITERS-PRIMUS_LR_WARMUP_ITERS)) # 1200000 - 128 = 1199872
# export SEED=30279

# Evaluation frequency (sample-based, adjusts automatically with GBS)
export EVAL_SAMPLES_INTERVAL=12288   # Evaluate every 12,288 samples
export PRIMUS_EVAL_INTERVAL=$((EVAL_SAMPLES_INTERVAL / PRIMUS_GLOBAL_BATCH_SIZE))  # Auto-computed

# -----------------------------------------------------------------------------
# Parallelism
# -----------------------------------------------------------------------------
export PRIMUS_TP=1
export PRIMUS_PP=1
export PRIMUS_EP=1

# -----------------------------------------------------------------------------
# Primus Configuration
# -----------------------------------------------------------------------------
export PRIMUS_TURBO_GROUPED_GEMM_BACKEND="${PRIMUS_TURBO_GROUPED_GEMM_BACKEND:-triton}"
export PRIMUS_TURBO_GEMM_BACKEND=triton
export PRIMUS_TURBO_FUSED_WGRAD_ACCUM="${PRIMUS_TURBO_FUSED_WGRAD_ACCUM:-1}"
export PRIMUS_NUM_WORKERS="${PRIMUS_NUM_WORKERS:-2}"
export PRIMUS_GRAD_REDUCE_IN_BF16=true
export USE_TURBO_RMS_NORM=true

# -----------------------------------------------------------------------------
# ROCm / System Runtime
# -----------------------------------------------------------------------------
export GPU_MAX_HW_QUEUES=2
export HIP_FORCE_DEV_KERNARG=1
export HSA_FORCE_FINE_GRAIN_PCIE=1
export HSA_KERNARG_POOL_SIZE=12582912
export TORCH_NCCL_HIGH_PRIORITY=1
export ENABLE_NUMA_BINDING=1
export PYTORCH_ALLOC_CONF=expandable_segments:False
export HSA_NO_SCRATCH_RECLAIM=1
export HSA_ENABLE_SDMA=1
export HSA_ENABLE_INTERRUPT=0
export CUDA_DEVICE_MAX_CONNECTIONS=1
export OMP_NUM_THREADS=1
export PYTHONWARNINGS=ignore
export TOKENIZERS_PARALLELISM=false

# -----------------------------------------------------------------------------
# RCCL / NCCL Tuning
# -----------------------------------------------------------------------------
export NCCL_MIN_P2P_NCHANNELS=32
export NCCL_MIN_CTAS=32
export NCCL_NCHANNELS_PER_NET_PEER=32
export NCCL_NVLS_ENABLE=0
export NCCL_CHECKS_DISABLE=1

# -----------------------------------------------------------------------------
# hipBLASLt
# -----------------------------------------------------------------------------
export USE_HIPBLASLT=1
export TORCH_BLAS_PREFER_HIPBLASLT=1

# Solution indices are runtime-specific. For normal v26.3 runs, replay the
# Stage 0 cache validated with this runtime instead of the legacy override table.
# Setting TE_HIPBLASLT_ALGO_SAVE selects online tuning and suppresses the default
# replay cache. HIPBLASLT_TUNING_OVERRIDE_FILE remains available as an explicit
# diagnostic override.
if [ -n "${TE_HIPBLASLT_ALGO_SAVE:-}" ]; then
    export TE_HIPBLASLT_ALGO_SAVE
    unset TE_HIPBLASLT_ALGO_LOAD
    unset HIPBLASLT_TUNING_OVERRIDE_FILE
elif [ -n "${TE_HIPBLASLT_ALGO_LOAD:-}" ]; then
    if [ -f "${TE_HIPBLASLT_ALGO_LOAD}" ]; then
        export TE_HIPBLASLT_ALGO_LOAD
        unset HIPBLASLT_TUNING_OVERRIDE_FILE
    else
        unset TE_HIPBLASLT_ALGO_LOAD
    fi
elif [ -n "${HIPBLASLT_TUNING_OVERRIDE_FILE:-}" ]; then
    if [ -f "${HIPBLASLT_TUNING_OVERRIDE_FILE}" ]; then
        export HIPBLASLT_TUNING_OVERRIDE_FILE
    else
        unset HIPBLASLT_TUNING_OVERRIDE_FILE
    fi
else
    if [ "${MLPERF_RUNTIME_SERIES:-v26.3}" = "v26.3" ]; then
        TE_HIPBLASLT_ALGO_LOAD="${PRIMUS_PATH}/examples/mlperf/gpt_oss_20b/te_hipblaslt_algo-v26.3.csv"
        if [ -f "${TE_HIPBLASLT_ALGO_LOAD}" ]; then
            export TE_HIPBLASLT_ALGO_LOAD
        else
            unset TE_HIPBLASLT_ALGO_LOAD
        fi
    else
        HIPBLASLT_TUNING_OVERRIDE_FILE="${PRIMUS_PATH}/examples/mlperf/gpt_oss_20b/tune_gemm_results-${MLPERF_RUNTIME_SERIES}.txt"
        if [ -f "${HIPBLASLT_TUNING_OVERRIDE_FILE}" ]; then
            export HIPBLASLT_TUNING_OVERRIDE_FILE
        else
            unset HIPBLASLT_TUNING_OVERRIDE_FILE
        fi
    fi
fi

# -----------------------------------------------------------------------------
# NVTE — FP8 & Cast Transpose
# -----------------------------------------------------------------------------
export NVTE_ROCM_ENABLE_MXFP8=0
export NVTE_USE_CAST_TRANSPOSE_TRITON=0
export NVTE_USE_OPTIMIZED_HIPIFIED_CAST_TRANSPOSE=1

# -----------------------------------------------------------------------------
# NVTE — FMHA / CK Backend
# -----------------------------------------------------------------------------
export NVTE_FLASH_ATTN=0                  # Disable FlashAttention so FusedAttention (CK/ASM) is used
export NVTE_CK_USES_FWD_V3=1              # Globally on; aiter selects v3 vs CK-tile internally
export NVTE_CK_USES_BWD_V3=1              # Globally on; aiter selects v3 vs CK-tile internally
export NVTE_USE_AITER_ROPE=1              # Route RoPE through aiter's fused kernel instead of TE's own CK kernel
export NVTE_FMHA_USE_BSHD=0               # Use the native SBHD path provided by the v26.5 AITER stack
export NVTE_CK_HOW_V3_BF16_CVT=2          # 0=RTNE, 1=RTNA, 2=RTZ (gfx942 selector; gfx950 is fixed)

# Route eligible D=64 BF16 causal forward calls to the hand-tuned gfx950
# kernel. FMHA_HD64_ASM_LOG=1 prints one line per successful launch.
export MLPERF_ENABLE_FWD_ATTN_ASM="${MLPERF_ENABLE_FWD_ATTN_ASM:-1}"
export FMHA_HD64_ASM_LOG="${FMHA_HD64_ASM_LOG:-0}"

# The RTZ custom backward code object is registered under the RTNE-named slot
# that v26.5 AITER actually selects on gfx950. Unlike the bundled v26.5 a16
# kernel that overflowed at sequence length 8192, this injected kernel passed a
# 200-step FP8 C4 convergence run. Set the flag to 0 for the a32 PSSK fallback.
export MLPERF_ENABLE_BWD_ATTN_ASM="${MLPERF_ENABLE_BWD_ATTN_ASM:-1}"
if [ "${MLPERF_ENABLE_BWD_ATTN_ASM}" = "1" ]; then
    export NVTE_CK_IS_V3_ATOMIC_FP32=0
elif [ "${MLPERF_ENABLE_BWD_ATTN_ASM}" = "0" ]; then
    export NVTE_CK_IS_V3_ATOMIC_FP32=1
else
    echo "MLPERF_ENABLE_BWD_ATTN_ASM must be 0 or 1" >&2
    if [ "${BASH_SOURCE[0]}" != "$0" ]; then
        return 2
    fi
    exit 2
fi

# -----------------------------------------------------------------------------
# NVTE — Debug
# -----------------------------------------------------------------------------
export NVTE_DEBUG=0
export NVTE_DEBUG_LEVEL=0
export NVTE_LOG_FUSED_ATTN_CONFIG=0
export NVTE_LOG_CK_CONFIG=0
export CK_FUSED_ATTN_LOG_CONFIG=0
# export NVTE_FMHA_DEBUG=1                    # keep commented; debug-only knob

# -----------------------------------------------------------------------------
# MLPerf Logging
# -----------------------------------------------------------------------------
export LOG_INTERVAL=999999
export MLLOG_TRAIN_LOSS_LOG_FREQ=0
export MLLOG_TARGET_EVAL_LOSS=3.34
export MLLOG_OUTPUT_FILE=/results/mlperf_logging.out
export MLLOG_SAVE_TO_FILE=0
export MLLOG_SUBMISSION_BENCHMARK=gpt_oss_20b
export MLLOG_SUBMISSION_DIVISION=closed
export MLLOG_SUBMISSION_ORG=AMD
export MLLOG_SUBMISSION_PLATFORM=MI355X

export MLLOG_TENSOR_PARALLELISM=1
export MLLOG_PIPELINE_PARALLELISM=1
export MLLOG_CONTEXT_PARALLELISM=1
export MLLOG_EXPERT_PARALLELISM=1
export MLLOG_MICRO_BATCH_SIZE=4
MLLOG_CONFIG_FILENAME=$(basename "${BASH_SOURCE[0]}")
export MLLOG_CONFIG_FILENAME
export MLLOG_LOWEST_NUMERICAL_PRECISION_LINEAR='fp8'

# -----------------------------------------------------------------------------
# Synthetic Warmup (kernel pre-compilation)
# -----------------------------------------------------------------------------
export SYNTH_WARMUP_STEPS=3

# -----------------------------------------------------------------------------
# MoE Token Dispatcher
# -----------------------------------------------------------------------------
# Skip sort_chunks_by_idxs when the per-local-expert index is an identity
# permutation (fires at EP=1/TP=1). Set to 0 to run the original path; useful
# for A/B measurements. Implemented by skip_identity_sort_patches.py.
export MOE_SKIP_IDENTITY_SORT=1

# -----------------------------------------------------------------------------
# DDP Parameter All-Gather (SDMA)
# -----------------------------------------------------------------------------
# v26.5 turns five SDMA workspace barriers into ~5 ms waits each. A same-node
# A/B with the latest Turbo main measured 1004 ms/step with SDMA and 988
# ms/step with RCCL, matching the v26.3 control at 989 ms/step. Keep SDMA
# opt-in on v26.5 until its barrier regression is fixed; retain the validated
# v26.3 default.
if [ "${MLPERF_RUNTIME_SERIES:-v26.5}" = "v26.3" ]; then
    DEFAULT_ENABLE_SDMA_ALLGATHER=1
else
    DEFAULT_ENABLE_SDMA_ALLGATHER=0
fi
export ENABLE_SDMA_ALLGATHER="${ENABLE_SDMA_ALLGATHER:-${DEFAULT_ENABLE_SDMA_ALLGATHER}}"
# Optional: cap the per-call peer-copy stream count. Default is
# min(world_size-1, 8); lower values reduce SDMA / memory-system pressure.
# export MEGATRON_SDMA_PEER_COPY_STREAMS=8
# When SDMA is explicitly enabled, keep the source-patch behavior: the first
# two parameter bucket groups use RCCL and later groups use SDMA.
export MEGATRON_SDMA_RCCL_FALLBACK_BUCKETS=${MEGATRON_SDMA_RCCL_FALLBACK_BUCKETS:-2}

# -----------------------------------------------------------------------------
# Run-log verbosity
# -----------------------------------------------------------------------------
# MLPerf run-log verbosity. Default 0 keeps only :::MLLOG + ``run_and_time.sh``
# banners on stdout. Set to 1 to restore the full framework output (Primus
# loguru banners / Megatron / TE / aiter / Gloo / torchrun / hipify / ...)
# when debugging. See src/_log_suppression.py for the full strategy.
export MLPERF_VERBOSE_LOGS=${MLPERF_VERBOSE_LOGS:-0}

# fused rms and swiglu no cat
export PRIMUS_FUSED_RESIDUAL_NORM=1
export PRIMUS_MOE_SWIGLU_NOCAT=1
export MLLOG_BLOCK_TPUT_LOG=0
