
task_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004b4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000648  08000648  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000648  08000648  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000648  08000648  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000648  08000648  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000648  08000648  00010648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800064c  0800064c  0001064c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800065c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800065c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000889  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000313  00000000  00000000  000208c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000108  00000000  00000000  00020bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000b0  00000000  00000000  00020ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000df73  00000000  00000000  00020d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000096e  00000000  00000000  0002ed03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005014b  00000000  00000000  0002f671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0007f7bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000258  00000000  00000000  0007f810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000630 	.word	0x08000630

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08000630 	.word	0x08000630

080001d4 <GPIO_EnableClock>:

/*static because it will be used only in this file and doesn't want any other file to use it */


void GPIO_EnableClock(char PortNo)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]

	RCC_REG (RCC_AHB1ENR)  |= (0x01 << PortNo);  /*Enable clock for the port that will be used*/
 80001de:	4b08      	ldr	r3, [pc, #32]	; (8000200 <GPIO_EnableClock+0x2c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	79fa      	ldrb	r2, [r7, #7]
 80001e4:	2101      	movs	r1, #1
 80001e6:	fa01 f202 	lsl.w	r2, r1, r2
 80001ea:	4611      	mov	r1, r2
 80001ec:	4a04      	ldr	r2, [pc, #16]	; (8000200 <GPIO_EnableClock+0x2c>)
 80001ee:	430b      	orrs	r3, r1
 80001f0:	6013      	str	r3, [r2, #0]

}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40023830 	.word	0x40023830

08000204 <GPIO_Init>:

/* GPIO initialize function, takes arguments (port number, pin number, pin mode, pin default state)*/

void GPIO_Init(unsigned char PortNo, unsigned char PinNum, unsigned char PinMode, unsigned char DefaultState)
{
 8000204:	b490      	push	{r4, r7}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	4604      	mov	r4, r0
 800020c:	4608      	mov	r0, r1
 800020e:	4611      	mov	r1, r2
 8000210:	461a      	mov	r2, r3
 8000212:	4623      	mov	r3, r4
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	4603      	mov	r3, r0
 8000218:	71bb      	strb	r3, [r7, #6]
 800021a:	460b      	mov	r3, r1
 800021c:	717b      	strb	r3, [r7, #5]
 800021e:	4613      	mov	r3, r2
 8000220:	713b      	strb	r3, [r7, #4]

  GPIO_REG(Port[PortNo],GPIO_MODER) &= ~(0x03 << 2 * PinNum);
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	4a3b      	ldr	r2, [pc, #236]	; (8000314 <GPIO_Init+0x110>)
 8000226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	79ba      	ldrb	r2, [r7, #6]
 800022e:	0052      	lsls	r2, r2, #1
 8000230:	2103      	movs	r1, #3
 8000232:	fa01 f202 	lsl.w	r2, r1, r2
 8000236:	43d2      	mvns	r2, r2
 8000238:	4610      	mov	r0, r2
 800023a:	79fa      	ldrb	r2, [r7, #7]
 800023c:	4935      	ldr	r1, [pc, #212]	; (8000314 <GPIO_Init+0x110>)
 800023e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000242:	4003      	ands	r3, r0
 8000244:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIO_MODER) |= PinMode << 2 * PinNum;
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	4a32      	ldr	r2, [pc, #200]	; (8000314 <GPIO_Init+0x110>)
 800024a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	7979      	ldrb	r1, [r7, #5]
 8000252:	79ba      	ldrb	r2, [r7, #6]
 8000254:	0052      	lsls	r2, r2, #1
 8000256:	fa01 f202 	lsl.w	r2, r1, r2
 800025a:	4610      	mov	r0, r2
 800025c:	79fa      	ldrb	r2, [r7, #7]
 800025e:	492d      	ldr	r1, [pc, #180]	; (8000314 <GPIO_Init+0x110>)
 8000260:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000264:	4303      	orrs	r3, r0
 8000266:	6013      	str	r3, [r2, #0]

  GPIO_REG(Port[PortNo],GPIO_OTYPER) &= ~(1 << PinNum);
 8000268:	79fb      	ldrb	r3, [r7, #7]
 800026a:	4a2a      	ldr	r2, [pc, #168]	; (8000314 <GPIO_Init+0x110>)
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	3304      	adds	r3, #4
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	79ba      	ldrb	r2, [r7, #6]
 8000276:	2101      	movs	r1, #1
 8000278:	fa01 f202 	lsl.w	r2, r1, r2
 800027c:	43d2      	mvns	r2, r2
 800027e:	4610      	mov	r0, r2
 8000280:	79fa      	ldrb	r2, [r7, #7]
 8000282:	4924      	ldr	r1, [pc, #144]	; (8000314 <GPIO_Init+0x110>)
 8000284:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000288:	3204      	adds	r2, #4
 800028a:	4003      	ands	r3, r0
 800028c:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIO_OTYPER)|= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT) << PinNum;
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a20      	ldr	r2, [pc, #128]	; (8000314 <GPIO_Init+0x110>)
 8000292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000296:	3304      	adds	r3, #4
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	793a      	ldrb	r2, [r7, #4]
 800029c:	f002 0101 	and.w	r1, r2, #1
 80002a0:	79ba      	ldrb	r2, [r7, #6]
 80002a2:	fa01 f202 	lsl.w	r2, r1, r2
 80002a6:	4610      	mov	r0, r2
 80002a8:	79fa      	ldrb	r2, [r7, #7]
 80002aa:	491a      	ldr	r1, [pc, #104]	; (8000314 <GPIO_Init+0x110>)
 80002ac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80002b0:	3204      	adds	r2, #4
 80002b2:	4303      	orrs	r3, r0
 80002b4:	6013      	str	r3, [r2, #0]

  GPIO_REG(Port[PortNo],GPIO_PUPDR) &= ~(0x03 << 2 * PinNum);
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	4a16      	ldr	r2, [pc, #88]	; (8000314 <GPIO_Init+0x110>)
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	330c      	adds	r3, #12
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	79ba      	ldrb	r2, [r7, #6]
 80002c4:	0052      	lsls	r2, r2, #1
 80002c6:	2103      	movs	r1, #3
 80002c8:	fa01 f202 	lsl.w	r2, r1, r2
 80002cc:	43d2      	mvns	r2, r2
 80002ce:	4610      	mov	r0, r2
 80002d0:	79fa      	ldrb	r2, [r7, #7]
 80002d2:	4910      	ldr	r1, [pc, #64]	; (8000314 <GPIO_Init+0x110>)
 80002d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80002d8:	320c      	adds	r2, #12
 80002da:	4003      	ands	r3, r0
 80002dc:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIO_PUPDR) |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	4a0c      	ldr	r2, [pc, #48]	; (8000314 <GPIO_Init+0x110>)
 80002e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e6:	330c      	adds	r3, #12
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	793a      	ldrb	r2, [r7, #4]
 80002ec:	1052      	asrs	r2, r2, #1
 80002ee:	f002 0103 	and.w	r1, r2, #3
 80002f2:	79ba      	ldrb	r2, [r7, #6]
 80002f4:	0052      	lsls	r2, r2, #1
 80002f6:	fa01 f202 	lsl.w	r2, r1, r2
 80002fa:	4610      	mov	r0, r2
 80002fc:	79fa      	ldrb	r2, [r7, #7]
 80002fe:	4905      	ldr	r1, [pc, #20]	; (8000314 <GPIO_Init+0x110>)
 8000300:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000304:	320c      	adds	r2, #12
 8000306:	4303      	orrs	r3, r0
 8000308:	6013      	str	r3, [r2, #0]

}
 800030a:	bf00      	nop
 800030c:	3708      	adds	r7, #8
 800030e:	46bd      	mov	sp, r7
 8000310:	bc90      	pop	{r4, r7}
 8000312:	4770      	bx	lr
 8000314:	20000000 	.word	0x20000000

08000318 <GPIO_WritePin>:

/*function to write GPIO pin takes arguments(port number,pin number, the data to be written 0 or 1)*/

unsigned char GPIO_WritePin(unsigned char PortNo, unsigned char PinNum,unsigned char Data)
{
 8000318:	b480      	push	{r7}
 800031a:	b085      	sub	sp, #20
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
 8000322:	460b      	mov	r3, r1
 8000324:	71bb      	strb	r3, [r7, #6]
 8000326:	4613      	mov	r3, r2
 8000328:	717b      	strb	r3, [r7, #5]

  unsigned char result;

      if (((GPIO_REG(Port[PortNo],GPIO_MODER) & (0x03 << 2 * PinNum)) >> (2 * PinNum)) == 1) {
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	4a22      	ldr	r2, [pc, #136]	; (80003b8 <GPIO_WritePin+0xa0>)
 800032e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	79ba      	ldrb	r2, [r7, #6]
 8000336:	0052      	lsls	r2, r2, #1
 8000338:	2103      	movs	r1, #3
 800033a:	fa01 f202 	lsl.w	r2, r1, r2
 800033e:	401a      	ands	r2, r3
 8000340:	79bb      	ldrb	r3, [r7, #6]
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	fa22 f303 	lsr.w	r3, r2, r3
 8000348:	2b01      	cmp	r3, #1
 800034a:	d12b      	bne.n	80003a4 <GPIO_WritePin+0x8c>
        if (Data) {
 800034c:	797b      	ldrb	r3, [r7, #5]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d012      	beq.n	8000378 <GPIO_WritePin+0x60>
        	GPIO_REG(Port[PortNo],GPIO_ODR) |= (1 << PinNum);
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <GPIO_WritePin+0xa0>)
 8000356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800035a:	3314      	adds	r3, #20
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	79ba      	ldrb	r2, [r7, #6]
 8000360:	2101      	movs	r1, #1
 8000362:	fa01 f202 	lsl.w	r2, r1, r2
 8000366:	4610      	mov	r0, r2
 8000368:	79fa      	ldrb	r2, [r7, #7]
 800036a:	4913      	ldr	r1, [pc, #76]	; (80003b8 <GPIO_WritePin+0xa0>)
 800036c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000370:	3214      	adds	r2, #20
 8000372:	4303      	orrs	r3, r0
 8000374:	6013      	str	r3, [r2, #0]
 8000376:	e012      	b.n	800039e <GPIO_WritePin+0x86>
        } else {
        	GPIO_REG(Port[PortNo],GPIO_ODR) &= ~(1 << PinNum);
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	4a0f      	ldr	r2, [pc, #60]	; (80003b8 <GPIO_WritePin+0xa0>)
 800037c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000380:	3314      	adds	r3, #20
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	79ba      	ldrb	r2, [r7, #6]
 8000386:	2101      	movs	r1, #1
 8000388:	fa01 f202 	lsl.w	r2, r1, r2
 800038c:	43d2      	mvns	r2, r2
 800038e:	4610      	mov	r0, r2
 8000390:	79fa      	ldrb	r2, [r7, #7]
 8000392:	4909      	ldr	r1, [pc, #36]	; (80003b8 <GPIO_WritePin+0xa0>)
 8000394:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000398:	3214      	adds	r2, #20
 800039a:	4003      	ands	r3, r0
 800039c:	6013      	str	r3, [r2, #0]
        }
        result = OK;
 800039e:	2300      	movs	r3, #0
 80003a0:	73fb      	strb	r3, [r7, #15]
 80003a2:	e001      	b.n	80003a8 <GPIO_WritePin+0x90>
      } else {
        result = NOK;
 80003a4:	2301      	movs	r3, #1
 80003a6:	73fb      	strb	r3, [r7, #15]
      }
  return result;
 80003a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3714      	adds	r7, #20
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	20000000 	.word	0x20000000

080003bc <INT_NVIC_ENABLE>:
#include "INT.h"

void INT_NVIC_ENABLE (unsigned char pos){
 80003bc:	b480      	push	{r7}
 80003be:	b083      	sub	sp, #12
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	4603      	mov	r3, r0
 80003c4:	71fb      	strb	r3, [r7, #7]

	if (pos<32){
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	2b1f      	cmp	r3, #31
 80003ca:	d80a      	bhi.n	80003e2 <INT_NVIC_ENABLE+0x26>
		INT_REG(NVIC,NVIC_ISER0) |= (1<<pos);
 80003cc:	4b16      	ldr	r3, [pc, #88]	; (8000428 <INT_NVIC_ENABLE+0x6c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	79fa      	ldrb	r2, [r7, #7]
 80003d2:	2101      	movs	r1, #1
 80003d4:	fa01 f202 	lsl.w	r2, r1, r2
 80003d8:	4611      	mov	r1, r2
 80003da:	4a13      	ldr	r2, [pc, #76]	; (8000428 <INT_NVIC_ENABLE+0x6c>)
 80003dc:	430b      	orrs	r3, r1
 80003de:	6013      	str	r3, [r2, #0]

	else{
		INT_REG(NVIC,NVIC_ISER2) |= (1<< (pos - 64));
	}

}
 80003e0:	e01c      	b.n	800041c <INT_NVIC_ENABLE+0x60>
	else if(pos>=32 && pos<63){
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	2b1f      	cmp	r3, #31
 80003e6:	d90e      	bls.n	8000406 <INT_NVIC_ENABLE+0x4a>
 80003e8:	79fb      	ldrb	r3, [r7, #7]
 80003ea:	2b3e      	cmp	r3, #62	; 0x3e
 80003ec:	d80b      	bhi.n	8000406 <INT_NVIC_ENABLE+0x4a>
		INT_REG(NVIC,NVIC_ISER1) |= (1<< (pos - 32));
 80003ee:	4b0f      	ldr	r3, [pc, #60]	; (800042c <INT_NVIC_ENABLE+0x70>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	79fa      	ldrb	r2, [r7, #7]
 80003f4:	3a20      	subs	r2, #32
 80003f6:	2101      	movs	r1, #1
 80003f8:	fa01 f202 	lsl.w	r2, r1, r2
 80003fc:	4611      	mov	r1, r2
 80003fe:	4a0b      	ldr	r2, [pc, #44]	; (800042c <INT_NVIC_ENABLE+0x70>)
 8000400:	430b      	orrs	r3, r1
 8000402:	6013      	str	r3, [r2, #0]
}
 8000404:	e00a      	b.n	800041c <INT_NVIC_ENABLE+0x60>
		INT_REG(NVIC,NVIC_ISER2) |= (1<< (pos - 64));
 8000406:	4b0a      	ldr	r3, [pc, #40]	; (8000430 <INT_NVIC_ENABLE+0x74>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	79fa      	ldrb	r2, [r7, #7]
 800040c:	3a40      	subs	r2, #64	; 0x40
 800040e:	2101      	movs	r1, #1
 8000410:	fa01 f202 	lsl.w	r2, r1, r2
 8000414:	4611      	mov	r1, r2
 8000416:	4a06      	ldr	r2, [pc, #24]	; (8000430 <INT_NVIC_ENABLE+0x74>)
 8000418:	430b      	orrs	r3, r1
 800041a:	6013      	str	r3, [r2, #0]
}
 800041c:	bf00      	nop
 800041e:	370c      	adds	r7, #12
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr
 8000428:	e000e100 	.word	0xe000e100
 800042c:	e000e104 	.word	0xe000e104
 8000430:	e000e108 	.word	0xe000e108

08000434 <TIM_Init>:
#include "TIMER.h"



void TIM_Init(unsigned char counterMode,unsigned short prescaler){
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	460a      	mov	r2, r1
 800043e:	71fb      	strb	r3, [r7, #7]
 8000440:	4613      	mov	r3, r2
 8000442:	80bb      	strh	r3, [r7, #4]

	RCC_REG(RCC_APB1ENR) |= 0x01; /*Enable Timer 2 clock*/
 8000444:	4b21      	ldr	r3, [pc, #132]	; (80004cc <TIM_Init+0x98>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a20      	ldr	r2, [pc, #128]	; (80004cc <TIM_Init+0x98>)
 800044a:	f043 0301 	orr.w	r3, r3, #1
 800044e:	6013      	str	r3, [r2, #0]

	TIM_REG(TIM2,TIMx_PSC) = prescaler - 1;		/*setting the prescaler value*/
 8000450:	88bb      	ldrh	r3, [r7, #4]
 8000452:	1e5a      	subs	r2, r3, #1
 8000454:	4b1e      	ldr	r3, [pc, #120]	; (80004d0 <TIM_Init+0x9c>)
 8000456:	601a      	str	r2, [r3, #0]

	TIM_REG(TIM2,TIMx_ARR) = 16000;		/*setting the autoReload value */
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <TIM_Init+0xa0>)
 800045a:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800045e:	601a      	str	r2, [r3, #0]

	TIM_REG(TIM2,TIMx_CR1) &= ~(0x02 << 5);		/*Edge-aligned mode. The counter counts up or down
 8000460:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800046a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800046e:	6013      	str	r3, [r2, #0]
	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 depending on the direction bit (DIR).*/

	TIM_REG(TIM2,TIMx_CR1) &= ~(0x01 << 4); /* clearing DIR bit before inserting the new value*/
 8000470:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800047a:	f023 0310 	bic.w	r3, r3, #16
 800047e:	6013      	str	r3, [r2, #0]
	TIM_REG(TIM2,TIMx_CR1) |= (counterMode << 4); /* setting DIR bit*/
 8000480:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	79fa      	ldrb	r2, [r7, #7]
 8000488:	0112      	lsls	r2, r2, #4
 800048a:	4611      	mov	r1, r2
 800048c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000490:	430b      	orrs	r3, r1
 8000492:	6013      	str	r3, [r2, #0]
	/*TIM_REG(TIM2,TIMx_CR1) |= (0x01 << 2);  only overflow and underflow generate update*/

	/*TIM_REG(TIM2,TIMx_EGR) |= (1 << 0);  setting UG bit*/


	TIM_REG(TIM2,TIMx_CR1) |= (0x01 << 0);		/*Enable Counter*/
 8000494:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	6013      	str	r3, [r2, #0]
	while ( !(TIM_REG(TIM2,TIMx_SR) & (0x01 << 0)) ); /*waiting for update flag to be set*/
 80004a4:	bf00      	nop
 80004a6:	4b0c      	ldr	r3, [pc, #48]	; (80004d8 <TIM_Init+0xa4>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d0f9      	beq.n	80004a6 <TIM_Init+0x72>
	TIM_REG(TIM2,TIMx_SR) &= ~(0x01 << 0); /*set flag to zero*/
 80004b2:	4b09      	ldr	r3, [pc, #36]	; (80004d8 <TIM_Init+0xa4>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a08      	ldr	r2, [pc, #32]	; (80004d8 <TIM_Init+0xa4>)
 80004b8:	f023 0301 	bic.w	r3, r3, #1
 80004bc:	6013      	str	r3, [r2, #0]
}
 80004be:	bf00      	nop
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40023840 	.word	0x40023840
 80004d0:	40000028 	.word	0x40000028
 80004d4:	4000002c 	.word	0x4000002c
 80004d8:	40000010 	.word	0x40000010

080004dc <TIM_Start>:




void TIM_Start(void){
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

	TIM_REG(TIM2,TIMx_DIER) |= (0x01 << 0);		/*Update interrupt enable*/
 80004e0:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <TIM_Start+0x1c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <TIM_Start+0x1c>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6013      	str	r3, [r2, #0]

}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	4000000c 	.word	0x4000000c

080004fc <main>:
#include "INT.h"
#include "TIMER.h"

unsigned char toggle = 0;

int main(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0

INT_NVIC_ENABLE (28); /* TIM2 global interrupt enable in NVIC*/
 8000500:	201c      	movs	r0, #28
 8000502:	f7ff ff5b 	bl	80003bc <INT_NVIC_ENABLE>

GPIO_EnableClock(A);	/*Enable Port A clock*/
 8000506:	2000      	movs	r0, #0
 8000508:	f7ff fe64 	bl	80001d4 <GPIO_EnableClock>
GPIO_Init(A,0,OUTPUT,PUSH_PULL); /*GPIO A Pin 0 configuration*/
 800050c:	2300      	movs	r3, #0
 800050e:	2201      	movs	r2, #1
 8000510:	2100      	movs	r1, #0
 8000512:	2000      	movs	r0, #0
 8000514:	f7ff fe76 	bl	8000204 <GPIO_Init>

TIM_Init(UP_COUNT,1000); /*initialize timer in upcount mode and prescaler value 16000*/
 8000518:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800051c:	2000      	movs	r0, #0
 800051e:	f7ff ff89 	bl	8000434 <TIM_Init>

TIM_Start();	/* enable timer interrupt */
 8000522:	f7ff ffdb 	bl	80004dc <TIM_Start>

  while (1) {
 8000526:	e7fe      	b.n	8000526 <main+0x2a>

08000528 <TIM2_IRQHandler>:
	  }

  return 0;
}

void TIM2_IRQHandler(void){
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0

	if (TIM_REG(TIM2,TIMx_CR1) & (0x01 << 0)){
 800052c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	2b00      	cmp	r3, #0
 8000538:	d00d      	beq.n	8000556 <TIM2_IRQHandler+0x2e>

		toggle = toggle ^ 1;
 800053a:	4b0b      	ldr	r3, [pc, #44]	; (8000568 <TIM2_IRQHandler+0x40>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	f083 0301 	eor.w	r3, r3, #1
 8000542:	b2da      	uxtb	r2, r3
 8000544:	4b08      	ldr	r3, [pc, #32]	; (8000568 <TIM2_IRQHandler+0x40>)
 8000546:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(A,0,toggle);
 8000548:	4b07      	ldr	r3, [pc, #28]	; (8000568 <TIM2_IRQHandler+0x40>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	461a      	mov	r2, r3
 800054e:	2100      	movs	r1, #0
 8000550:	2000      	movs	r0, #0
 8000552:	f7ff fee1 	bl	8000318 <GPIO_WritePin>

	}

	TIM_REG(TIM2,TIMx_SR) &= ~(0x01 << 0);
 8000556:	4b05      	ldr	r3, [pc, #20]	; (800056c <TIM2_IRQHandler+0x44>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a04      	ldr	r2, [pc, #16]	; (800056c <TIM2_IRQHandler+0x44>)
 800055c:	f023 0301 	bic.w	r3, r3, #1
 8000560:	6013      	str	r3, [r2, #0]
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000028 	.word	0x20000028
 800056c:	40000010 	.word	0x40000010

08000570 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <SystemInit+0x20>)
 8000576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800057a:	4a05      	ldr	r2, [pc, #20]	; (8000590 <SystemInit+0x20>)
 800057c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000580:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000584:	bf00      	nop
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000594:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000598:	480d      	ldr	r0, [pc, #52]	; (80005d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800059a:	490e      	ldr	r1, [pc, #56]	; (80005d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800059c:	4a0e      	ldr	r2, [pc, #56]	; (80005d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a0:	e002      	b.n	80005a8 <LoopCopyDataInit>

080005a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005a6:	3304      	adds	r3, #4

080005a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ac:	d3f9      	bcc.n	80005a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ae:	4a0b      	ldr	r2, [pc, #44]	; (80005dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80005b0:	4c0b      	ldr	r4, [pc, #44]	; (80005e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005b4:	e001      	b.n	80005ba <LoopFillZerobss>

080005b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b8:	3204      	adds	r2, #4

080005ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005bc:	d3fb      	bcc.n	80005b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80005be:	f7ff ffd7 	bl	8000570 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005c2:	f000 f811 	bl	80005e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005c6:	f7ff ff99 	bl	80004fc <main>
  bx  lr    
 80005ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80005cc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80005d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005d8:	08000650 	.word	0x08000650
  ldr r2, =_sbss
 80005dc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005e0:	2000002c 	.word	0x2000002c

080005e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005e4:	e7fe      	b.n	80005e4 <ADC_IRQHandler>
	...

080005e8 <__libc_init_array>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	4d0d      	ldr	r5, [pc, #52]	; (8000620 <__libc_init_array+0x38>)
 80005ec:	4c0d      	ldr	r4, [pc, #52]	; (8000624 <__libc_init_array+0x3c>)
 80005ee:	1b64      	subs	r4, r4, r5
 80005f0:	10a4      	asrs	r4, r4, #2
 80005f2:	2600      	movs	r6, #0
 80005f4:	42a6      	cmp	r6, r4
 80005f6:	d109      	bne.n	800060c <__libc_init_array+0x24>
 80005f8:	4d0b      	ldr	r5, [pc, #44]	; (8000628 <__libc_init_array+0x40>)
 80005fa:	4c0c      	ldr	r4, [pc, #48]	; (800062c <__libc_init_array+0x44>)
 80005fc:	f000 f818 	bl	8000630 <_init>
 8000600:	1b64      	subs	r4, r4, r5
 8000602:	10a4      	asrs	r4, r4, #2
 8000604:	2600      	movs	r6, #0
 8000606:	42a6      	cmp	r6, r4
 8000608:	d105      	bne.n	8000616 <__libc_init_array+0x2e>
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000610:	4798      	blx	r3
 8000612:	3601      	adds	r6, #1
 8000614:	e7ee      	b.n	80005f4 <__libc_init_array+0xc>
 8000616:	f855 3b04 	ldr.w	r3, [r5], #4
 800061a:	4798      	blx	r3
 800061c:	3601      	adds	r6, #1
 800061e:	e7f2      	b.n	8000606 <__libc_init_array+0x1e>
 8000620:	08000648 	.word	0x08000648
 8000624:	08000648 	.word	0x08000648
 8000628:	08000648 	.word	0x08000648
 800062c:	0800064c 	.word	0x0800064c

08000630 <_init>:
 8000630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000632:	bf00      	nop
 8000634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000636:	bc08      	pop	{r3}
 8000638:	469e      	mov	lr, r3
 800063a:	4770      	bx	lr

0800063c <_fini>:
 800063c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800063e:	bf00      	nop
 8000640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000642:	bc08      	pop	{r3}
 8000644:	469e      	mov	lr, r3
 8000646:	4770      	bx	lr
