# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Giga_Cluster.srcs/sources_1/imports/new/D_flipflop.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/new/CU.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/new/Cluster.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/new/Mega_Cluster.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster2/MegaCluster2.srcs/sources_1/new/MegaCluster2.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/Project2/MegaCluster3/MegaCluster3.srcs/sources_1/new/MegaCluster3.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/imports/Project2/MEgaCluster4/MegaCluster4.srcs/sources_1/new/MegaCluster4.vhd" \
"../../../../Giga_Cluster.srcs/sources_1/new/Giga_Cluster.vhd" \
"../../../../Giga_Cluster.srcs/sim_1/new/Giga_tb.vhd" \

# Do not sort compile order
nosort
