
SPI_FullDuplex_ComDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028e0  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002a6c  08002a6c  00003a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002aac  08002aac  00004080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002aac  08002aac  00004080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002aac  08002aac  00004080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002aac  08002aac  00003aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ab0  08002ab0  00003ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08002ab4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00004080  2**0
                  CONTENTS
 10 .bss          00000188  20000080  20000080  00004080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000208  20000208  00004080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004080  2**0
                  CONTENTS, READONLY
 13 .debug_info   000077b5  00000000  00000000  000040b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018ad  00000000  00000000  0000b865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  0000d118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000618  00000000  00000000  0000d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e7cb  00000000  00000000  0000df58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009b96  00000000  00000000  0002c723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b7872  00000000  00000000  000362b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000edb2b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001fac  00000000  00000000  000edb70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  000efb1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000080 	.word	0x20000080
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002a54 	.word	0x08002a54

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000084 	.word	0x20000084
 80001c8:	08002a54 	.word	0x08002a54

080001cc <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b088      	sub	sp, #32
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80001d6:	4b15      	ldr	r3, [pc, #84]	@ (800022c <BSP_LED_Init+0x60>)
 80001d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001da:	4a14      	ldr	r2, [pc, #80]	@ (800022c <BSP_LED_Init+0x60>)
 80001dc:	f043 0302 	orr.w	r3, r3, #2
 80001e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80001e2:	4b12      	ldr	r3, [pc, #72]	@ (800022c <BSP_LED_Init+0x60>)
 80001e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001e6:	f003 0302 	and.w	r3, r3, #2
 80001ea:	60bb      	str	r3, [r7, #8]
 80001ec:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 80001ee:	2308      	movs	r3, #8
 80001f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f2:	2301      	movs	r3, #1
 80001f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f6:	2300      	movs	r3, #0
 80001f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001fa:	2302      	movs	r3, #2
 80001fc:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	4a0b      	ldr	r2, [pc, #44]	@ (8000230 <BSP_LED_Init+0x64>)
 8000202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000206:	f107 020c 	add.w	r2, r7, #12
 800020a:	4611      	mov	r1, r2
 800020c:	4618      	mov	r0, r3
 800020e:	f000 fc2d 	bl	8000a6c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	4a06      	ldr	r2, [pc, #24]	@ (8000230 <BSP_LED_Init+0x64>)
 8000216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021a:	2108      	movs	r1, #8
 800021c:	2200      	movs	r2, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fd8e 	bl	8000d40 <HAL_GPIO_WritePin>
}
 8000224:	bf00      	nop
 8000226:	3720      	adds	r7, #32
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}
 800022c:	40021000 	.word	0x40021000
 8000230:	20000000 	.word	0x20000000

08000234 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	4603      	mov	r3, r0
 800023c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800023e:	79fb      	ldrb	r3, [r7, #7]
 8000240:	4a05      	ldr	r2, [pc, #20]	@ (8000258 <BSP_LED_On+0x24>)
 8000242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000246:	2108      	movs	r1, #8
 8000248:	2201      	movs	r2, #1
 800024a:	4618      	mov	r0, r3
 800024c:	f000 fd78 	bl	8000d40 <HAL_GPIO_WritePin>
}
 8000250:	bf00      	nop
 8000252:	3708      	adds	r7, #8
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	20000000 	.word	0x20000000

0800025c <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	4603      	mov	r3, r0
 8000264:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8000266:	79fb      	ldrb	r3, [r7, #7]
 8000268:	4a05      	ldr	r2, [pc, #20]	@ (8000280 <BSP_LED_Off+0x24>)
 800026a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026e:	2108      	movs	r1, #8
 8000270:	2200      	movs	r2, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fd64 	bl	8000d40 <HAL_GPIO_WritePin>
}
 8000278:	bf00      	nop
 800027a:	3708      	adds	r7, #8
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000000 	.word	0x20000000

08000284 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <BSP_LED_Toggle+0x24>)
 8000292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000296:	2208      	movs	r2, #8
 8000298:	4611      	mov	r1, r2
 800029a:	4618      	mov	r0, r3
 800029c:	f000 fd68 	bl	8000d70 <HAL_GPIO_TogglePin>
}
 80002a0:	bf00      	nop
 80002a2:	3708      	adds	r7, #8
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	20000000 	.word	0x20000000

080002ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002b0:	4b17      	ldr	r3, [pc, #92]	@ (8000310 <SystemInit+0x64>)
 80002b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002b6:	4a16      	ldr	r2, [pc, #88]	@ (8000310 <SystemInit+0x64>)
 80002b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80002c0:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <SystemInit+0x68>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a13      	ldr	r2, [pc, #76]	@ (8000314 <SystemInit+0x68>)
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002cc:	4b11      	ldr	r3, [pc, #68]	@ (8000314 <SystemInit+0x68>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80002d2:	4b10      	ldr	r3, [pc, #64]	@ (8000314 <SystemInit+0x68>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000314 <SystemInit+0x68>)
 80002d8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80002dc:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80002e0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 80002e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000314 <SystemInit+0x68>)
 80002e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80002e8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <SystemInit+0x68>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a09      	ldr	r2, [pc, #36]	@ (8000314 <SystemInit+0x68>)
 80002f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80002f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80002f6:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <SystemInit+0x68>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80002fc:	4b04      	ldr	r3, [pc, #16]	@ (8000310 <SystemInit+0x64>)
 80002fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000302:	609a      	str	r2, [r3, #8]
#endif
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	e000ed00 	.word	0xe000ed00
 8000314:	40021000 	.word	0x40021000

08000318 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800031e:	2300      	movs	r3, #0
 8000320:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000322:	2003      	movs	r0, #3
 8000324:	f000 f968 	bl	80005f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000328:	200f      	movs	r0, #15
 800032a:	f000 f815 	bl	8000358 <HAL_InitTick>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d002      	beq.n	800033a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000334:	2301      	movs	r3, #1
 8000336:	71fb      	strb	r3, [r7, #7]
 8000338:	e001      	b.n	800033e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800033a:	f000 f805 	bl	8000348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800033e:	79fb      	ldrb	r3, [r7, #7]
}
 8000340:	4618      	mov	r0, r3
 8000342:	3708      	adds	r7, #8
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
	...

08000358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b084      	sub	sp, #16
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000360:	2300      	movs	r3, #0
 8000362:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000364:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <HAL_InitTick+0x6c>)
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d023      	beq.n	80003b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800036c:	4b16      	ldr	r3, [pc, #88]	@ (80003c8 <HAL_InitTick+0x70>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <HAL_InitTick+0x6c>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	4619      	mov	r1, r3
 8000376:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800037a:	fbb3 f3f1 	udiv	r3, r3, r1
 800037e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000382:	4618      	mov	r0, r3
 8000384:	f000 f96d 	bl	8000662 <HAL_SYSTICK_Config>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d10f      	bne.n	80003ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2b0f      	cmp	r3, #15
 8000392:	d809      	bhi.n	80003a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000394:	2200      	movs	r2, #0
 8000396:	6879      	ldr	r1, [r7, #4]
 8000398:	f04f 30ff 	mov.w	r0, #4294967295
 800039c:	f000 f937 	bl	800060e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80003a0:	4a0a      	ldr	r2, [pc, #40]	@ (80003cc <HAL_InitTick+0x74>)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	6013      	str	r3, [r2, #0]
 80003a6:	e007      	b.n	80003b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80003a8:	2301      	movs	r3, #1
 80003aa:	73fb      	strb	r3, [r7, #15]
 80003ac:	e004      	b.n	80003b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80003ae:	2301      	movs	r3, #1
 80003b0:	73fb      	strb	r3, [r7, #15]
 80003b2:	e001      	b.n	80003b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80003b4:	2301      	movs	r3, #1
 80003b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80003b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3710      	adds	r7, #16
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	2000000c 	.word	0x2000000c
 80003c8:	20000004 	.word	0x20000004
 80003cc:	20000008 	.word	0x20000008

080003d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80003d4:	4b06      	ldr	r3, [pc, #24]	@ (80003f0 <HAL_IncTick+0x20>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	461a      	mov	r2, r3
 80003da:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <HAL_IncTick+0x24>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4413      	add	r3, r2
 80003e0:	4a04      	ldr	r2, [pc, #16]	@ (80003f4 <HAL_IncTick+0x24>)
 80003e2:	6013      	str	r3, [r2, #0]
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	2000000c 	.word	0x2000000c
 80003f4:	2000009c 	.word	0x2000009c

080003f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  return uwTick;
 80003fc:	4b03      	ldr	r3, [pc, #12]	@ (800040c <HAL_GetTick+0x14>)
 80003fe:	681b      	ldr	r3, [r3, #0]
}
 8000400:	4618      	mov	r0, r3
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	2000009c 	.word	0x2000009c

08000410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000418:	f7ff ffee 	bl	80003f8 <HAL_GetTick>
 800041c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000428:	d005      	beq.n	8000436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800042a:	4b0a      	ldr	r3, [pc, #40]	@ (8000454 <HAL_Delay+0x44>)
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	461a      	mov	r2, r3
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	4413      	add	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000436:	bf00      	nop
 8000438:	f7ff ffde 	bl	80003f8 <HAL_GetTick>
 800043c:	4602      	mov	r2, r0
 800043e:	68bb      	ldr	r3, [r7, #8]
 8000440:	1ad3      	subs	r3, r2, r3
 8000442:	68fa      	ldr	r2, [r7, #12]
 8000444:	429a      	cmp	r2, r3
 8000446:	d8f7      	bhi.n	8000438 <HAL_Delay+0x28>
  {
  }
}
 8000448:	bf00      	nop
 800044a:	bf00      	nop
 800044c:	3710      	adds	r7, #16
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	2000000c 	.word	0x2000000c

08000458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000458:	b480      	push	{r7}
 800045a:	b085      	sub	sp, #20
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f003 0307 	and.w	r3, r3, #7
 8000466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000468:	4b0c      	ldr	r3, [pc, #48]	@ (800049c <__NVIC_SetPriorityGrouping+0x44>)
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800046e:	68ba      	ldr	r2, [r7, #8]
 8000470:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000474:	4013      	ands	r3, r2
 8000476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000480:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800048a:	4a04      	ldr	r2, [pc, #16]	@ (800049c <__NVIC_SetPriorityGrouping+0x44>)
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	60d3      	str	r3, [r2, #12]
}
 8000490:	bf00      	nop
 8000492:	3714      	adds	r7, #20
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	e000ed00 	.word	0xe000ed00

080004a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004a4:	4b04      	ldr	r3, [pc, #16]	@ (80004b8 <__NVIC_GetPriorityGrouping+0x18>)
 80004a6:	68db      	ldr	r3, [r3, #12]
 80004a8:	0a1b      	lsrs	r3, r3, #8
 80004aa:	f003 0307 	and.w	r3, r3, #7
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	e000ed00 	.word	0xe000ed00

080004bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	db0b      	blt.n	80004e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	f003 021f 	and.w	r2, r3, #31
 80004d4:	4907      	ldr	r1, [pc, #28]	@ (80004f4 <__NVIC_EnableIRQ+0x38>)
 80004d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004da:	095b      	lsrs	r3, r3, #5
 80004dc:	2001      	movs	r0, #1
 80004de:	fa00 f202 	lsl.w	r2, r0, r2
 80004e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	e000e100 	.word	0xe000e100

080004f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	6039      	str	r1, [r7, #0]
 8000502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000508:	2b00      	cmp	r3, #0
 800050a:	db0a      	blt.n	8000522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	b2da      	uxtb	r2, r3
 8000510:	490c      	ldr	r1, [pc, #48]	@ (8000544 <__NVIC_SetPriority+0x4c>)
 8000512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000516:	0112      	lsls	r2, r2, #4
 8000518:	b2d2      	uxtb	r2, r2
 800051a:	440b      	add	r3, r1
 800051c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000520:	e00a      	b.n	8000538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	b2da      	uxtb	r2, r3
 8000526:	4908      	ldr	r1, [pc, #32]	@ (8000548 <__NVIC_SetPriority+0x50>)
 8000528:	79fb      	ldrb	r3, [r7, #7]
 800052a:	f003 030f 	and.w	r3, r3, #15
 800052e:	3b04      	subs	r3, #4
 8000530:	0112      	lsls	r2, r2, #4
 8000532:	b2d2      	uxtb	r2, r2
 8000534:	440b      	add	r3, r1
 8000536:	761a      	strb	r2, [r3, #24]
}
 8000538:	bf00      	nop
 800053a:	370c      	adds	r7, #12
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr
 8000544:	e000e100 	.word	0xe000e100
 8000548:	e000ed00 	.word	0xe000ed00

0800054c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800054c:	b480      	push	{r7}
 800054e:	b089      	sub	sp, #36	@ 0x24
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	f003 0307 	and.w	r3, r3, #7
 800055e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000560:	69fb      	ldr	r3, [r7, #28]
 8000562:	f1c3 0307 	rsb	r3, r3, #7
 8000566:	2b04      	cmp	r3, #4
 8000568:	bf28      	it	cs
 800056a:	2304      	movcs	r3, #4
 800056c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800056e:	69fb      	ldr	r3, [r7, #28]
 8000570:	3304      	adds	r3, #4
 8000572:	2b06      	cmp	r3, #6
 8000574:	d902      	bls.n	800057c <NVIC_EncodePriority+0x30>
 8000576:	69fb      	ldr	r3, [r7, #28]
 8000578:	3b03      	subs	r3, #3
 800057a:	e000      	b.n	800057e <NVIC_EncodePriority+0x32>
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000580:	f04f 32ff 	mov.w	r2, #4294967295
 8000584:	69bb      	ldr	r3, [r7, #24]
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	43da      	mvns	r2, r3
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	401a      	ands	r2, r3
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000594:	f04f 31ff 	mov.w	r1, #4294967295
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	fa01 f303 	lsl.w	r3, r1, r3
 800059e:	43d9      	mvns	r1, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a4:	4313      	orrs	r3, r2
         );
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	3724      	adds	r7, #36	@ 0x24
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
	...

080005b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3b01      	subs	r3, #1
 80005c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80005c4:	d301      	bcc.n	80005ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005c6:	2301      	movs	r3, #1
 80005c8:	e00f      	b.n	80005ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ca:	4a0a      	ldr	r2, [pc, #40]	@ (80005f4 <SysTick_Config+0x40>)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3b01      	subs	r3, #1
 80005d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005d2:	210f      	movs	r1, #15
 80005d4:	f04f 30ff 	mov.w	r0, #4294967295
 80005d8:	f7ff ff8e 	bl	80004f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005dc:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <SysTick_Config+0x40>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005e2:	4b04      	ldr	r3, [pc, #16]	@ (80005f4 <SysTick_Config+0x40>)
 80005e4:	2207      	movs	r2, #7
 80005e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005e8:	2300      	movs	r3, #0
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	e000e010 	.word	0xe000e010

080005f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f7ff ff29 	bl	8000458 <__NVIC_SetPriorityGrouping>
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b086      	sub	sp, #24
 8000612:	af00      	add	r7, sp, #0
 8000614:	4603      	mov	r3, r0
 8000616:	60b9      	str	r1, [r7, #8]
 8000618:	607a      	str	r2, [r7, #4]
 800061a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000620:	f7ff ff3e 	bl	80004a0 <__NVIC_GetPriorityGrouping>
 8000624:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	68b9      	ldr	r1, [r7, #8]
 800062a:	6978      	ldr	r0, [r7, #20]
 800062c:	f7ff ff8e 	bl	800054c <NVIC_EncodePriority>
 8000630:	4602      	mov	r2, r0
 8000632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000636:	4611      	mov	r1, r2
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff ff5d 	bl	80004f8 <__NVIC_SetPriority>
}
 800063e:	bf00      	nop
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b082      	sub	sp, #8
 800064a:	af00      	add	r7, sp, #0
 800064c:	4603      	mov	r3, r0
 800064e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ff31 	bl	80004bc <__NVIC_EnableIRQ>
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f7ff ffa2 	bl	80005b4 <SysTick_Config>
 8000670:	4603      	mov	r3, r0
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d101      	bne.n	800068e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e098      	b.n	80007c0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	4b4d      	ldr	r3, [pc, #308]	@ (80007cc <HAL_DMA_Init+0x150>)
 8000696:	429a      	cmp	r2, r3
 8000698:	d80f      	bhi.n	80006ba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	461a      	mov	r2, r3
 80006a0:	4b4b      	ldr	r3, [pc, #300]	@ (80007d0 <HAL_DMA_Init+0x154>)
 80006a2:	4413      	add	r3, r2
 80006a4:	4a4b      	ldr	r2, [pc, #300]	@ (80007d4 <HAL_DMA_Init+0x158>)
 80006a6:	fba2 2303 	umull	r2, r3, r2, r3
 80006aa:	091b      	lsrs	r3, r3, #4
 80006ac:	009a      	lsls	r2, r3, #2
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <HAL_DMA_Init+0x15c>)
 80006b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80006b8:	e00e      	b.n	80006d8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	461a      	mov	r2, r3
 80006c0:	4b46      	ldr	r3, [pc, #280]	@ (80007dc <HAL_DMA_Init+0x160>)
 80006c2:	4413      	add	r3, r2
 80006c4:	4a43      	ldr	r2, [pc, #268]	@ (80007d4 <HAL_DMA_Init+0x158>)
 80006c6:	fba2 2303 	umull	r2, r3, r2, r3
 80006ca:	091b      	lsrs	r3, r3, #4
 80006cc:	009a      	lsls	r2, r3, #2
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4a42      	ldr	r2, [pc, #264]	@ (80007e0 <HAL_DMA_Init+0x164>)
 80006d6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2202      	movs	r2, #2
 80006dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80006ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80006f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80006fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	691b      	ldr	r3, [r3, #16]
 8000702:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000708:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000714:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6a1b      	ldr	r3, [r3, #32]
 800071a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800071c:	68fa      	ldr	r2, [r7, #12]
 800071e:	4313      	orrs	r3, r2
 8000720:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	689b      	ldr	r3, [r3, #8]
 800072e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000732:	d039      	beq.n	80007a8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	4a27      	ldr	r2, [pc, #156]	@ (80007d8 <HAL_DMA_Init+0x15c>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d11a      	bne.n	8000774 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800073e:	4b29      	ldr	r3, [pc, #164]	@ (80007e4 <HAL_DMA_Init+0x168>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000746:	f003 031c 	and.w	r3, r3, #28
 800074a:	210f      	movs	r1, #15
 800074c:	fa01 f303 	lsl.w	r3, r1, r3
 8000750:	43db      	mvns	r3, r3
 8000752:	4924      	ldr	r1, [pc, #144]	@ (80007e4 <HAL_DMA_Init+0x168>)
 8000754:	4013      	ands	r3, r2
 8000756:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000758:	4b22      	ldr	r3, [pc, #136]	@ (80007e4 <HAL_DMA_Init+0x168>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	6859      	ldr	r1, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000764:	f003 031c 	and.w	r3, r3, #28
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	491d      	ldr	r1, [pc, #116]	@ (80007e4 <HAL_DMA_Init+0x168>)
 800076e:	4313      	orrs	r3, r2
 8000770:	600b      	str	r3, [r1, #0]
 8000772:	e019      	b.n	80007a8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000774:	4b1c      	ldr	r3, [pc, #112]	@ (80007e8 <HAL_DMA_Init+0x16c>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800077c:	f003 031c 	and.w	r3, r3, #28
 8000780:	210f      	movs	r1, #15
 8000782:	fa01 f303 	lsl.w	r3, r1, r3
 8000786:	43db      	mvns	r3, r3
 8000788:	4917      	ldr	r1, [pc, #92]	@ (80007e8 <HAL_DMA_Init+0x16c>)
 800078a:	4013      	ands	r3, r2
 800078c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800078e:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <HAL_DMA_Init+0x16c>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6859      	ldr	r1, [r3, #4]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800079a:	f003 031c 	and.w	r3, r3, #28
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	4911      	ldr	r1, [pc, #68]	@ (80007e8 <HAL_DMA_Init+0x16c>)
 80007a4:	4313      	orrs	r3, r2
 80007a6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2200      	movs	r2, #0
 80007ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2201      	movs	r2, #1
 80007b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2200      	movs	r2, #0
 80007ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80007be:	2300      	movs	r3, #0
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	40020407 	.word	0x40020407
 80007d0:	bffdfff8 	.word	0xbffdfff8
 80007d4:	cccccccd 	.word	0xcccccccd
 80007d8:	40020000 	.word	0x40020000
 80007dc:	bffdfbf8 	.word	0xbffdfbf8
 80007e0:	40020400 	.word	0x40020400
 80007e4:	400200a8 	.word	0x400200a8
 80007e8:	400204a8 	.word	0x400204a8

080007ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	60f8      	str	r0, [r7, #12]
 80007f4:	60b9      	str	r1, [r7, #8]
 80007f6:	607a      	str	r2, [r7, #4]
 80007f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80007fa:	2300      	movs	r3, #0
 80007fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000804:	2b01      	cmp	r3, #1
 8000806:	d101      	bne.n	800080c <HAL_DMA_Start_IT+0x20>
 8000808:	2302      	movs	r3, #2
 800080a:	e04b      	b.n	80008a4 <HAL_DMA_Start_IT+0xb8>
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2201      	movs	r2, #1
 8000810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b01      	cmp	r3, #1
 800081e:	d13a      	bne.n	8000896 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	2202      	movs	r2, #2
 8000824:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	2200      	movs	r2, #0
 800082c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f022 0201 	bic.w	r2, r2, #1
 800083c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	68b9      	ldr	r1, [r7, #8]
 8000844:	68f8      	ldr	r0, [r7, #12]
 8000846:	f000 f8e0 	bl	8000a0a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	2b00      	cmp	r3, #0
 8000850:	d008      	beq.n	8000864 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f042 020e 	orr.w	r2, r2, #14
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	e00f      	b.n	8000884 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f022 0204 	bic.w	r2, r2, #4
 8000872:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f042 020a 	orr.w	r2, r2, #10
 8000882:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f042 0201 	orr.w	r2, r2, #1
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	e005      	b.n	80008a2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	2200      	movs	r2, #0
 800089a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800089e:	2302      	movs	r3, #2
 80008a0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80008a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c8:	f003 031c 	and.w	r3, r3, #28
 80008cc:	2204      	movs	r2, #4
 80008ce:	409a      	lsls	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4013      	ands	r3, r2
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d026      	beq.n	8000926 <HAL_DMA_IRQHandler+0x7a>
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	f003 0304 	and.w	r3, r3, #4
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d021      	beq.n	8000926 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f003 0320 	and.w	r3, r3, #32
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d107      	bne.n	8000900 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f022 0204 	bic.w	r2, r2, #4
 80008fe:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000904:	f003 021c 	and.w	r2, r3, #28
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090c:	2104      	movs	r1, #4
 800090e:	fa01 f202 	lsl.w	r2, r1, r2
 8000912:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000918:	2b00      	cmp	r3, #0
 800091a:	d071      	beq.n	8000a00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000924:	e06c      	b.n	8000a00 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800092a:	f003 031c 	and.w	r3, r3, #28
 800092e:	2202      	movs	r2, #2
 8000930:	409a      	lsls	r2, r3
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	4013      	ands	r3, r2
 8000936:	2b00      	cmp	r3, #0
 8000938:	d02e      	beq.n	8000998 <HAL_DMA_IRQHandler+0xec>
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	f003 0302 	and.w	r3, r3, #2
 8000940:	2b00      	cmp	r3, #0
 8000942:	d029      	beq.n	8000998 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f003 0320 	and.w	r3, r3, #32
 800094e:	2b00      	cmp	r3, #0
 8000950:	d10b      	bne.n	800096a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f022 020a 	bic.w	r2, r2, #10
 8000960:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	2201      	movs	r2, #1
 8000966:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096e:	f003 021c 	and.w	r2, r3, #28
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	2102      	movs	r1, #2
 8000978:	fa01 f202 	lsl.w	r2, r1, r2
 800097c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800098a:	2b00      	cmp	r3, #0
 800098c:	d038      	beq.n	8000a00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000996:	e033      	b.n	8000a00 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099c:	f003 031c 	and.w	r3, r3, #28
 80009a0:	2208      	movs	r2, #8
 80009a2:	409a      	lsls	r2, r3
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	4013      	ands	r3, r2
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d02a      	beq.n	8000a02 <HAL_DMA_IRQHandler+0x156>
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	f003 0308 	and.w	r3, r3, #8
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d025      	beq.n	8000a02 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f022 020e 	bic.w	r2, r2, #14
 80009c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ca:	f003 021c 	and.w	r2, r3, #28
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d2:	2101      	movs	r1, #1
 80009d4:	fa01 f202 	lsl.w	r2, r1, r2
 80009d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2201      	movs	r2, #1
 80009de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2201      	movs	r2, #1
 80009e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d004      	beq.n	8000a02 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000a00:	bf00      	nop
 8000a02:	bf00      	nop
}
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b085      	sub	sp, #20
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1c:	f003 021c 	and.w	r2, r3, #28
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a24:	2101      	movs	r1, #1
 8000a26:	fa01 f202 	lsl.w	r2, r1, r2
 8000a2a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	683a      	ldr	r2, [r7, #0]
 8000a32:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	2b10      	cmp	r3, #16
 8000a3a:	d108      	bne.n	8000a4e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	68ba      	ldr	r2, [r7, #8]
 8000a4a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000a4c:	e007      	b.n	8000a5e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	60da      	str	r2, [r3, #12]
}
 8000a5e:	bf00      	nop
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
	...

08000a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b087      	sub	sp, #28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7a:	e148      	b.n	8000d0e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	2101      	movs	r1, #1
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	fa01 f303 	lsl.w	r3, r1, r3
 8000a88:	4013      	ands	r3, r2
 8000a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f000 813a 	beq.w	8000d08 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f003 0303 	and.w	r3, r3, #3
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d005      	beq.n	8000aac <HAL_GPIO_Init+0x40>
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f003 0303 	and.w	r3, r3, #3
 8000aa8:	2b02      	cmp	r3, #2
 8000aaa:	d130      	bne.n	8000b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	689b      	ldr	r3, [r3, #8]
 8000ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	68da      	ldr	r2, [r3, #12]
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aea:	43db      	mvns	r3, r3
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	4013      	ands	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	091b      	lsrs	r3, r3, #4
 8000af8:	f003 0201 	and.w	r2, r3, #1
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f003 0303 	and.w	r3, r3, #3
 8000b16:	2b03      	cmp	r3, #3
 8000b18:	d017      	beq.n	8000b4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	2203      	movs	r2, #3
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	689a      	ldr	r2, [r3, #8]
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f003 0303 	and.w	r3, r3, #3
 8000b52:	2b02      	cmp	r3, #2
 8000b54:	d123      	bne.n	8000b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	08da      	lsrs	r2, r3, #3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3208      	adds	r2, #8
 8000b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	220f      	movs	r2, #15
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	43db      	mvns	r3, r3
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4013      	ands	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	691a      	ldr	r2, [r3, #16]
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	f003 0307 	and.w	r3, r3, #7
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	08da      	lsrs	r2, r3, #3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3208      	adds	r2, #8
 8000b98:	6939      	ldr	r1, [r7, #16]
 8000b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	2203      	movs	r2, #3
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	f003 0203 	and.w	r2, r3, #3
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	005b      	lsls	r3, r3, #1
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f000 8094 	beq.w	8000d08 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be0:	4b52      	ldr	r3, [pc, #328]	@ (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000be4:	4a51      	ldr	r2, [pc, #324]	@ (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bec:	4b4f      	ldr	r3, [pc, #316]	@ (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bf8:	4a4d      	ldr	r2, [pc, #308]	@ (8000d30 <HAL_GPIO_Init+0x2c4>)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3302      	adds	r3, #2
 8000c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	f003 0303 	and.w	r3, r3, #3
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	220f      	movs	r2, #15
 8000c10:	fa02 f303 	lsl.w	r3, r2, r3
 8000c14:	43db      	mvns	r3, r3
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c22:	d00d      	beq.n	8000c40 <HAL_GPIO_Init+0x1d4>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a43      	ldr	r2, [pc, #268]	@ (8000d34 <HAL_GPIO_Init+0x2c8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d007      	beq.n	8000c3c <HAL_GPIO_Init+0x1d0>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a42      	ldr	r2, [pc, #264]	@ (8000d38 <HAL_GPIO_Init+0x2cc>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d101      	bne.n	8000c38 <HAL_GPIO_Init+0x1cc>
 8000c34:	2302      	movs	r3, #2
 8000c36:	e004      	b.n	8000c42 <HAL_GPIO_Init+0x1d6>
 8000c38:	2307      	movs	r3, #7
 8000c3a:	e002      	b.n	8000c42 <HAL_GPIO_Init+0x1d6>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e000      	b.n	8000c42 <HAL_GPIO_Init+0x1d6>
 8000c40:	2300      	movs	r3, #0
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	f002 0203 	and.w	r2, r2, #3
 8000c48:	0092      	lsls	r2, r2, #2
 8000c4a:	4093      	lsls	r3, r2
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c52:	4937      	ldr	r1, [pc, #220]	@ (8000d30 <HAL_GPIO_Init+0x2c4>)
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	089b      	lsrs	r3, r3, #2
 8000c58:	3302      	adds	r3, #2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c60:	4b36      	ldr	r3, [pc, #216]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c84:	4a2d      	ldr	r2, [pc, #180]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000cae:	4a23      	ldr	r2, [pc, #140]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000cb4:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000cd8:	4a18      	ldr	r2, [pc, #96]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000cde:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d02:	4a0e      	ldr	r2, [pc, #56]	@ (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	fa22 f303 	lsr.w	r3, r2, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	f47f aeaf 	bne.w	8000a7c <HAL_GPIO_Init+0x10>
  }
}
 8000d1e:	bf00      	nop
 8000d20:	bf00      	nop
 8000d22:	371c      	adds	r7, #28
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	40010000 	.word	0x40010000
 8000d34:	48000400 	.word	0x48000400
 8000d38:	48000800 	.word	0x48000800
 8000d3c:	40010400 	.word	0x40010400

08000d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	807b      	strh	r3, [r7, #2]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d50:	787b      	ldrb	r3, [r7, #1]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d56:	887a      	ldrh	r2, [r7, #2]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d5c:	e002      	b.n	8000d64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d5e:	887a      	ldrh	r2, [r7, #2]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d82:	887a      	ldrh	r2, [r7, #2]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	4013      	ands	r3, r2
 8000d88:	041a      	lsls	r2, r3, #16
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	43d9      	mvns	r1, r3
 8000d8e:	887b      	ldrh	r3, [r7, #2]
 8000d90:	400b      	ands	r3, r1
 8000d92:	431a      	orrs	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	619a      	str	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <HAL_PWREx_GetVoltageRange+0x18>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40007000 	.word	0x40007000

08000dc0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d102      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f000 bc02 	b.w	80015d8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dd4:	4b96      	ldr	r3, [pc, #600]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	f003 030c 	and.w	r3, r3, #12
 8000ddc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dde:	4b94      	ldr	r3, [pc, #592]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	f003 0303 	and.w	r3, r3, #3
 8000de6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0310 	and.w	r3, r3, #16
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 80e4 	beq.w	8000fbe <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d007      	beq.n	8000e0c <HAL_RCC_OscConfig+0x4c>
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	2b0c      	cmp	r3, #12
 8000e00:	f040 808b 	bne.w	8000f1a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	f040 8087 	bne.w	8000f1a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e0c:	4b88      	ldr	r3, [pc, #544]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d005      	beq.n	8000e24 <HAL_RCC_OscConfig+0x64>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d101      	bne.n	8000e24 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	e3d9      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a1a      	ldr	r2, [r3, #32]
 8000e28:	4b81      	ldr	r3, [pc, #516]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 0308 	and.w	r3, r3, #8
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d004      	beq.n	8000e3e <HAL_RCC_OscConfig+0x7e>
 8000e34:	4b7e      	ldr	r3, [pc, #504]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e3c:	e005      	b.n	8000e4a <HAL_RCC_OscConfig+0x8a>
 8000e3e:	4b7c      	ldr	r3, [pc, #496]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e44:	091b      	lsrs	r3, r3, #4
 8000e46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d223      	bcs.n	8000e96 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a1b      	ldr	r3, [r3, #32]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 fd54 	bl	8001900 <RCC_SetFlashLatencyFromMSIRange>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e3ba      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e62:	4b73      	ldr	r3, [pc, #460]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a72      	ldr	r2, [pc, #456]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e68:	f043 0308 	orr.w	r3, r3, #8
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	4b70      	ldr	r3, [pc, #448]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	496d      	ldr	r1, [pc, #436]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e80:	4b6b      	ldr	r3, [pc, #428]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	69db      	ldr	r3, [r3, #28]
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	4968      	ldr	r1, [pc, #416]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e90:	4313      	orrs	r3, r2
 8000e92:	604b      	str	r3, [r1, #4]
 8000e94:	e025      	b.n	8000ee2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e96:	4b66      	ldr	r3, [pc, #408]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a65      	ldr	r2, [pc, #404]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000e9c:	f043 0308 	orr.w	r3, r3, #8
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	4b63      	ldr	r3, [pc, #396]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a1b      	ldr	r3, [r3, #32]
 8000eae:	4960      	ldr	r1, [pc, #384]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb4:	4b5e      	ldr	r3, [pc, #376]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	69db      	ldr	r3, [r3, #28]
 8000ec0:	021b      	lsls	r3, r3, #8
 8000ec2:	495b      	ldr	r1, [pc, #364]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d109      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6a1b      	ldr	r3, [r3, #32]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 fd14 	bl	8001900 <RCC_SetFlashLatencyFromMSIRange>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e37a      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ee2:	f000 fc81 	bl	80017e8 <HAL_RCC_GetSysClockFreq>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	4b51      	ldr	r3, [pc, #324]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	091b      	lsrs	r3, r3, #4
 8000eee:	f003 030f 	and.w	r3, r3, #15
 8000ef2:	4950      	ldr	r1, [pc, #320]	@ (8001034 <HAL_RCC_OscConfig+0x274>)
 8000ef4:	5ccb      	ldrb	r3, [r1, r3]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	fa22 f303 	lsr.w	r3, r2, r3
 8000efe:	4a4e      	ldr	r2, [pc, #312]	@ (8001038 <HAL_RCC_OscConfig+0x278>)
 8000f00:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f02:	4b4e      	ldr	r3, [pc, #312]	@ (800103c <HAL_RCC_OscConfig+0x27c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fa26 	bl	8000358 <HAL_InitTick>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d052      	beq.n	8000fbc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	e35e      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d032      	beq.n	8000f88 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f22:	4b43      	ldr	r3, [pc, #268]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a42      	ldr	r2, [pc, #264]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f2e:	f7ff fa63 	bl	80003f8 <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f34:	e008      	b.n	8000f48 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f36:	f7ff fa5f 	bl	80003f8 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e347      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f48:	4b39      	ldr	r3, [pc, #228]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0f0      	beq.n	8000f36 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f54:	4b36      	ldr	r3, [pc, #216]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a35      	ldr	r2, [pc, #212]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f5a:	f043 0308 	orr.w	r3, r3, #8
 8000f5e:	6013      	str	r3, [r2, #0]
 8000f60:	4b33      	ldr	r3, [pc, #204]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	4930      	ldr	r1, [pc, #192]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f72:	4b2f      	ldr	r3, [pc, #188]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	492b      	ldr	r1, [pc, #172]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
 8000f86:	e01a      	b.n	8000fbe <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f88:	4b29      	ldr	r3, [pc, #164]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a28      	ldr	r2, [pc, #160]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000f8e:	f023 0301 	bic.w	r3, r3, #1
 8000f92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f94:	f7ff fa30 	bl	80003f8 <HAL_GetTick>
 8000f98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f9a:	e008      	b.n	8000fae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f9c:	f7ff fa2c 	bl	80003f8 <HAL_GetTick>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d901      	bls.n	8000fae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e314      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fae:	4b20      	ldr	r3, [pc, #128]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d1f0      	bne.n	8000f9c <HAL_RCC_OscConfig+0x1dc>
 8000fba:	e000      	b.n	8000fbe <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fbc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d073      	beq.n	80010b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	2b08      	cmp	r3, #8
 8000fce:	d005      	beq.n	8000fdc <HAL_RCC_OscConfig+0x21c>
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	2b0c      	cmp	r3, #12
 8000fd4:	d10e      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	d10b      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d063      	beq.n	80010b0 <HAL_RCC_OscConfig+0x2f0>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d15f      	bne.n	80010b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e2f1      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ffc:	d106      	bne.n	800100c <HAL_RCC_OscConfig+0x24c>
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a0b      	ldr	r2, [pc, #44]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8001004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	e025      	b.n	8001058 <HAL_RCC_OscConfig+0x298>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001014:	d114      	bne.n	8001040 <HAL_RCC_OscConfig+0x280>
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a05      	ldr	r2, [pc, #20]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 800101c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	4b03      	ldr	r3, [pc, #12]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a02      	ldr	r2, [pc, #8]	@ (8001030 <HAL_RCC_OscConfig+0x270>)
 8001028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800102c:	6013      	str	r3, [r2, #0]
 800102e:	e013      	b.n	8001058 <HAL_RCC_OscConfig+0x298>
 8001030:	40021000 	.word	0x40021000
 8001034:	08002a6c 	.word	0x08002a6c
 8001038:	20000004 	.word	0x20000004
 800103c:	20000008 	.word	0x20000008
 8001040:	4ba0      	ldr	r3, [pc, #640]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a9f      	ldr	r2, [pc, #636]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	4b9d      	ldr	r3, [pc, #628]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a9c      	ldr	r2, [pc, #624]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001060:	f7ff f9ca 	bl	80003f8 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff f9c6 	bl	80003f8 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	@ 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e2ae      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800107a:	4b92      	ldr	r3, [pc, #584]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0x2a8>
 8001086:	e014      	b.n	80010b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001088:	f7ff f9b6 	bl	80003f8 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff f9b2 	bl	80003f8 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	@ 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e29a      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010a2:	4b88      	ldr	r3, [pc, #544]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0x2d0>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d060      	beq.n	8001180 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	2b04      	cmp	r3, #4
 80010c2:	d005      	beq.n	80010d0 <HAL_RCC_OscConfig+0x310>
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	2b0c      	cmp	r3, #12
 80010c8:	d119      	bne.n	80010fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d116      	bne.n	80010fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d0:	4b7c      	ldr	r3, [pc, #496]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <HAL_RCC_OscConfig+0x328>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e277      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e8:	4b76      	ldr	r3, [pc, #472]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	061b      	lsls	r3, r3, #24
 80010f6:	4973      	ldr	r1, [pc, #460]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80010f8:	4313      	orrs	r3, r2
 80010fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010fc:	e040      	b.n	8001180 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d023      	beq.n	800114e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001106:	4b6f      	ldr	r3, [pc, #444]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a6e      	ldr	r2, [pc, #440]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800110c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001112:	f7ff f971 	bl	80003f8 <HAL_GetTick>
 8001116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001118:	e008      	b.n	800112c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800111a:	f7ff f96d 	bl	80003f8 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	2b02      	cmp	r3, #2
 8001126:	d901      	bls.n	800112c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001128:	2303      	movs	r3, #3
 800112a:	e255      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800112c:	4b65      	ldr	r3, [pc, #404]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f0      	beq.n	800111a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001138:	4b62      	ldr	r3, [pc, #392]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	691b      	ldr	r3, [r3, #16]
 8001144:	061b      	lsls	r3, r3, #24
 8001146:	495f      	ldr	r1, [pc, #380]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001148:	4313      	orrs	r3, r2
 800114a:	604b      	str	r3, [r1, #4]
 800114c:	e018      	b.n	8001180 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800114e:	4b5d      	ldr	r3, [pc, #372]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a5c      	ldr	r2, [pc, #368]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800115a:	f7ff f94d 	bl	80003f8 <HAL_GetTick>
 800115e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff f949 	bl	80003f8 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e231      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001174:	4b53      	ldr	r3, [pc, #332]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1f0      	bne.n	8001162 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0308 	and.w	r3, r3, #8
 8001188:	2b00      	cmp	r3, #0
 800118a:	d03c      	beq.n	8001206 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d01c      	beq.n	80011ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001194:	4b4b      	ldr	r3, [pc, #300]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001196:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800119a:	4a4a      	ldr	r2, [pc, #296]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a4:	f7ff f928 	bl	80003f8 <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011ac:	f7ff f924 	bl	80003f8 <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e20c      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011be:	4b41      	ldr	r3, [pc, #260]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80011c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0ef      	beq.n	80011ac <HAL_RCC_OscConfig+0x3ec>
 80011cc:	e01b      	b.n	8001206 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011ce:	4b3d      	ldr	r3, [pc, #244]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80011d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011d4:	4a3b      	ldr	r2, [pc, #236]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80011d6:	f023 0301 	bic.w	r3, r3, #1
 80011da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011de:	f7ff f90b 	bl	80003f8 <HAL_GetTick>
 80011e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011e4:	e008      	b.n	80011f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011e6:	f7ff f907 	bl	80003f8 <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e1ef      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011f8:	4b32      	ldr	r3, [pc, #200]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80011fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1ef      	bne.n	80011e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 80a6 	beq.w	8001360 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001214:	2300      	movs	r3, #0
 8001216:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001218:	4b2a      	ldr	r3, [pc, #168]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800121a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d10d      	bne.n	8001240 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001224:	4b27      	ldr	r3, [pc, #156]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001228:	4a26      	ldr	r2, [pc, #152]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800122a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800122e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001230:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800123c:	2301      	movs	r3, #1
 800123e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001240:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <HAL_RCC_OscConfig+0x508>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001248:	2b00      	cmp	r3, #0
 800124a:	d118      	bne.n	800127e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800124c:	4b1e      	ldr	r3, [pc, #120]	@ (80012c8 <HAL_RCC_OscConfig+0x508>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1d      	ldr	r2, [pc, #116]	@ (80012c8 <HAL_RCC_OscConfig+0x508>)
 8001252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001256:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001258:	f7ff f8ce 	bl	80003f8 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001260:	f7ff f8ca 	bl	80003f8 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e1b2      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <HAL_RCC_OscConfig+0x508>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800127a:	2b00      	cmp	r3, #0
 800127c:	d0f0      	beq.n	8001260 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d108      	bne.n	8001298 <HAL_RCC_OscConfig+0x4d8>
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 8001288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800128c:	4a0d      	ldr	r2, [pc, #52]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001296:	e029      	b.n	80012ec <HAL_RCC_OscConfig+0x52c>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2b05      	cmp	r3, #5
 800129e:	d115      	bne.n	80012cc <HAL_RCC_OscConfig+0x50c>
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80012a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012a6:	4a07      	ldr	r2, [pc, #28]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80012b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012b6:	4a03      	ldr	r2, [pc, #12]	@ (80012c4 <HAL_RCC_OscConfig+0x504>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012c0:	e014      	b.n	80012ec <HAL_RCC_OscConfig+0x52c>
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40007000 	.word	0x40007000
 80012cc:	4b9a      	ldr	r3, [pc, #616]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80012ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012d2:	4a99      	ldr	r2, [pc, #612]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80012d4:	f023 0301 	bic.w	r3, r3, #1
 80012d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012dc:	4b96      	ldr	r3, [pc, #600]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80012de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012e2:	4a95      	ldr	r2, [pc, #596]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80012e4:	f023 0304 	bic.w	r3, r3, #4
 80012e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d016      	beq.n	8001322 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f4:	f7ff f880 	bl	80003f8 <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012fa:	e00a      	b.n	8001312 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fc:	f7ff f87c 	bl	80003f8 <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800130a:	4293      	cmp	r3, r2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e162      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001312:	4b89      	ldr	r3, [pc, #548]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d0ed      	beq.n	80012fc <HAL_RCC_OscConfig+0x53c>
 8001320:	e015      	b.n	800134e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001322:	f7ff f869 	bl	80003f8 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001328:	e00a      	b.n	8001340 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132a:	f7ff f865 	bl	80003f8 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001338:	4293      	cmp	r3, r2
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e14b      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001340:	4b7d      	ldr	r3, [pc, #500]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1ed      	bne.n	800132a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800134e:	7ffb      	ldrb	r3, [r7, #31]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001354:	4b78      	ldr	r3, [pc, #480]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001358:	4a77      	ldr	r2, [pc, #476]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 800135a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800135e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0320 	and.w	r3, r3, #32
 8001368:	2b00      	cmp	r3, #0
 800136a:	d03c      	beq.n	80013e6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001370:	2b00      	cmp	r3, #0
 8001372:	d01c      	beq.n	80013ae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001374:	4b70      	ldr	r3, [pc, #448]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001376:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800137a:	4a6f      	ldr	r2, [pc, #444]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001384:	f7ff f838 	bl	80003f8 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800138c:	f7ff f834 	bl	80003f8 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e11c      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800139e:	4b66      	ldr	r3, [pc, #408]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80013a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0ef      	beq.n	800138c <HAL_RCC_OscConfig+0x5cc>
 80013ac:	e01b      	b.n	80013e6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80013ae:	4b62      	ldr	r3, [pc, #392]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80013b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80013b4:	4a60      	ldr	r2, [pc, #384]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80013b6:	f023 0301 	bic.w	r3, r3, #1
 80013ba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013be:	f7ff f81b 	bl	80003f8 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013c6:	f7ff f817 	bl	80003f8 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e0ff      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80013d8:	4b57      	ldr	r3, [pc, #348]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80013da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1ef      	bne.n	80013c6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	f000 80f3 	beq.w	80015d6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	f040 80c9 	bne.w	800158c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80013fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f003 0203 	and.w	r2, r3, #3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800140a:	429a      	cmp	r2, r3
 800140c:	d12c      	bne.n	8001468 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001418:	3b01      	subs	r3, #1
 800141a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800141c:	429a      	cmp	r2, r3
 800141e:	d123      	bne.n	8001468 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800142a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800142c:	429a      	cmp	r2, r3
 800142e:	d11b      	bne.n	8001468 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800143a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800143c:	429a      	cmp	r2, r3
 800143e:	d113      	bne.n	8001468 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800144a:	085b      	lsrs	r3, r3, #1
 800144c:	3b01      	subs	r3, #1
 800144e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001450:	429a      	cmp	r2, r3
 8001452:	d109      	bne.n	8001468 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	085b      	lsrs	r3, r3, #1
 8001460:	3b01      	subs	r3, #1
 8001462:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001464:	429a      	cmp	r2, r3
 8001466:	d06b      	beq.n	8001540 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2b0c      	cmp	r3, #12
 800146c:	d062      	beq.n	8001534 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800146e:	4b32      	ldr	r3, [pc, #200]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e0ac      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800147e:	4b2e      	ldr	r3, [pc, #184]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a2d      	ldr	r2, [pc, #180]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001484:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001488:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800148a:	f7fe ffb5 	bl	80003f8 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001492:	f7fe ffb1 	bl	80003f8 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e099      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014a4:	4b24      	ldr	r3, [pc, #144]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1f0      	bne.n	8001492 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014b0:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	4b21      	ldr	r3, [pc, #132]	@ (800153c <HAL_RCC_OscConfig+0x77c>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80014c0:	3a01      	subs	r2, #1
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	4311      	orrs	r1, r2
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80014ca:	0212      	lsls	r2, r2, #8
 80014cc:	4311      	orrs	r1, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80014d2:	0852      	lsrs	r2, r2, #1
 80014d4:	3a01      	subs	r2, #1
 80014d6:	0552      	lsls	r2, r2, #21
 80014d8:	4311      	orrs	r1, r2
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80014de:	0852      	lsrs	r2, r2, #1
 80014e0:	3a01      	subs	r2, #1
 80014e2:	0652      	lsls	r2, r2, #25
 80014e4:	4311      	orrs	r1, r2
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80014ea:	06d2      	lsls	r2, r2, #27
 80014ec:	430a      	orrs	r2, r1
 80014ee:	4912      	ldr	r1, [pc, #72]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80014f0:	4313      	orrs	r3, r2
 80014f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 80014fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001500:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	4a0c      	ldr	r2, [pc, #48]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800150a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800150c:	f7fe ff74 	bl	80003f8 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001514:	f7fe ff70 	bl	80003f8 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e058      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001526:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <HAL_RCC_OscConfig+0x778>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001532:	e050      	b.n	80015d6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e04f      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
 8001538:	40021000 	.word	0x40021000
 800153c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001540:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d144      	bne.n	80015d6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800154c:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a23      	ldr	r2, [pc, #140]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 8001552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001556:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001558:	4b21      	ldr	r3, [pc, #132]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	4a20      	ldr	r2, [pc, #128]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 800155e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001562:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001564:	f7fe ff48 	bl	80003f8 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800156c:	f7fe ff44 	bl	80003f8 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e02c      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800157e:	4b18      	ldr	r3, [pc, #96]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d0f0      	beq.n	800156c <HAL_RCC_OscConfig+0x7ac>
 800158a:	e024      	b.n	80015d6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	2b0c      	cmp	r3, #12
 8001590:	d01f      	beq.n	80015d2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 8001598:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800159c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159e:	f7fe ff2b 	bl	80003f8 <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a6:	f7fe ff27 	bl	80003f8 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e00f      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015b8:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f0      	bne.n	80015a6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	4905      	ldr	r1, [pc, #20]	@ (80015e0 <HAL_RCC_OscConfig+0x820>)
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_RCC_OscConfig+0x824>)
 80015cc:	4013      	ands	r3, r2
 80015ce:	60cb      	str	r3, [r1, #12]
 80015d0:	e001      	b.n	80015d6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e000      	b.n	80015d8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3720      	adds	r7, #32
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40021000 	.word	0x40021000
 80015e4:	feeefffc 	.word	0xfeeefffc

080015e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e0e7      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015fc:	4b75      	ldr	r3, [pc, #468]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d910      	bls.n	800162c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4b72      	ldr	r3, [pc, #456]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 0207 	bic.w	r2, r3, #7
 8001612:	4970      	ldr	r1, [pc, #448]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	4313      	orrs	r3, r2
 8001618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800161a:	4b6e      	ldr	r3, [pc, #440]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0cf      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d010      	beq.n	800165a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001644:	429a      	cmp	r2, r3
 8001646:	d908      	bls.n	800165a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001648:	4b63      	ldr	r3, [pc, #396]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	4960      	ldr	r1, [pc, #384]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001656:	4313      	orrs	r3, r2
 8001658:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d04c      	beq.n	8001700 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b03      	cmp	r3, #3
 800166c:	d107      	bne.n	800167e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800166e:	4b5a      	ldr	r3, [pc, #360]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d121      	bne.n	80016be <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e0a6      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d107      	bne.n	8001696 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001686:	4b54      	ldr	r3, [pc, #336]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d115      	bne.n	80016be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e09a      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d107      	bne.n	80016ae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800169e:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d109      	bne.n	80016be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e08e      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ae:	4b4a      	ldr	r3, [pc, #296]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e086      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016be:	4b46      	ldr	r3, [pc, #280]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f023 0203 	bic.w	r2, r3, #3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	4943      	ldr	r1, [pc, #268]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016d0:	f7fe fe92 	bl	80003f8 <HAL_GetTick>
 80016d4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d6:	e00a      	b.n	80016ee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016d8:	f7fe fe8e 	bl	80003f8 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e06e      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ee:	4b3a      	ldr	r3, [pc, #232]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 020c 	and.w	r2, r3, #12
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d1eb      	bne.n	80016d8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d010      	beq.n	800172e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	4b31      	ldr	r3, [pc, #196]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001718:	429a      	cmp	r2, r3
 800171a:	d208      	bcs.n	800172e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800171c:	4b2e      	ldr	r3, [pc, #184]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	492b      	ldr	r1, [pc, #172]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800172a:	4313      	orrs	r3, r2
 800172c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800172e:	4b29      	ldr	r3, [pc, #164]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	429a      	cmp	r2, r3
 800173a:	d210      	bcs.n	800175e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173c:	4b25      	ldr	r3, [pc, #148]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f023 0207 	bic.w	r2, r3, #7
 8001744:	4923      	ldr	r1, [pc, #140]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	4313      	orrs	r3, r2
 800174a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800174c:	4b21      	ldr	r3, [pc, #132]	@ (80017d4 <HAL_RCC_ClockConfig+0x1ec>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e036      	b.n	80017cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	2b00      	cmp	r3, #0
 8001768:	d008      	beq.n	800177c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800176a:	4b1b      	ldr	r3, [pc, #108]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	4918      	ldr	r1, [pc, #96]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001778:	4313      	orrs	r3, r2
 800177a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	2b00      	cmp	r3, #0
 8001786:	d009      	beq.n	800179c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	4910      	ldr	r1, [pc, #64]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 8001798:	4313      	orrs	r3, r2
 800179a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800179c:	f000 f824 	bl	80017e8 <HAL_RCC_GetSysClockFreq>
 80017a0:	4602      	mov	r2, r0
 80017a2:	4b0d      	ldr	r3, [pc, #52]	@ (80017d8 <HAL_RCC_ClockConfig+0x1f0>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 030f 	and.w	r3, r3, #15
 80017ac:	490b      	ldr	r1, [pc, #44]	@ (80017dc <HAL_RCC_ClockConfig+0x1f4>)
 80017ae:	5ccb      	ldrb	r3, [r1, r3]
 80017b0:	f003 031f 	and.w	r3, r3, #31
 80017b4:	fa22 f303 	lsr.w	r3, r2, r3
 80017b8:	4a09      	ldr	r2, [pc, #36]	@ (80017e0 <HAL_RCC_ClockConfig+0x1f8>)
 80017ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80017bc:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <HAL_RCC_ClockConfig+0x1fc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fdc9 	bl	8000358 <HAL_InitTick>
 80017c6:	4603      	mov	r3, r0
 80017c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80017ca:	7afb      	ldrb	r3, [r7, #11]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40022000 	.word	0x40022000
 80017d8:	40021000 	.word	0x40021000
 80017dc:	08002a6c 	.word	0x08002a6c
 80017e0:	20000004 	.word	0x20000004
 80017e4:	20000008 	.word	0x20000008

080017e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
 80017f2:	2300      	movs	r3, #0
 80017f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f6:	4b3e      	ldr	r3, [pc, #248]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 030c 	and.w	r3, r3, #12
 80017fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001800:	4b3b      	ldr	r3, [pc, #236]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d005      	beq.n	800181c <HAL_RCC_GetSysClockFreq+0x34>
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	2b0c      	cmp	r3, #12
 8001814:	d121      	bne.n	800185a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d11e      	bne.n	800185a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800181c:	4b34      	ldr	r3, [pc, #208]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0308 	and.w	r3, r3, #8
 8001824:	2b00      	cmp	r3, #0
 8001826:	d107      	bne.n	8001838 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001828:	4b31      	ldr	r3, [pc, #196]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800182a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800182e:	0a1b      	lsrs	r3, r3, #8
 8001830:	f003 030f 	and.w	r3, r3, #15
 8001834:	61fb      	str	r3, [r7, #28]
 8001836:	e005      	b.n	8001844 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001838:	4b2d      	ldr	r3, [pc, #180]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001844:	4a2b      	ldr	r2, [pc, #172]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800184c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10d      	bne.n	8001870 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001858:	e00a      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b04      	cmp	r3, #4
 800185e:	d102      	bne.n	8001866 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001860:	4b25      	ldr	r3, [pc, #148]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001862:	61bb      	str	r3, [r7, #24]
 8001864:	e004      	b.n	8001870 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	2b08      	cmp	r3, #8
 800186a:	d101      	bne.n	8001870 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800186c:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x114>)
 800186e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	2b0c      	cmp	r3, #12
 8001874:	d134      	bne.n	80018e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001876:	4b1e      	ldr	r3, [pc, #120]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d003      	beq.n	800188e <HAL_RCC_GetSysClockFreq+0xa6>
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	2b03      	cmp	r3, #3
 800188a:	d003      	beq.n	8001894 <HAL_RCC_GetSysClockFreq+0xac>
 800188c:	e005      	b.n	800189a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800188e:	4b1a      	ldr	r3, [pc, #104]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001890:	617b      	str	r3, [r7, #20]
      break;
 8001892:	e005      	b.n	80018a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001894:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x114>)
 8001896:	617b      	str	r3, [r7, #20]
      break;
 8001898:	e002      	b.n	80018a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	617b      	str	r3, [r7, #20]
      break;
 800189e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018a0:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	091b      	lsrs	r3, r3, #4
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	3301      	adds	r3, #1
 80018ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018ae:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	fb03 f202 	mul.w	r2, r3, r2
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80018c6:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	0e5b      	lsrs	r3, r3, #25
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	3301      	adds	r3, #1
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	fbb2 f3f3 	udiv	r3, r2, r3
 80018de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80018e0:	69bb      	ldr	r3, [r7, #24]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3724      	adds	r7, #36	@ 0x24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	08002a7c 	.word	0x08002a7c
 80018f8:	00f42400 	.word	0x00f42400
 80018fc:	007a1200 	.word	0x007a1200

08001900 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001908:	2300      	movs	r3, #0
 800190a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800190c:	4b2a      	ldr	r3, [pc, #168]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001918:	f7ff fa44 	bl	8000da4 <HAL_PWREx_GetVoltageRange>
 800191c:	6178      	str	r0, [r7, #20]
 800191e:	e014      	b.n	800194a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	4a24      	ldr	r2, [pc, #144]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192a:	6593      	str	r3, [r2, #88]	@ 0x58
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800192e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001938:	f7ff fa34 	bl	8000da4 <HAL_PWREx_GetVoltageRange>
 800193c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800193e:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	4a1d      	ldr	r2, [pc, #116]	@ (80019b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001944:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001948:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001950:	d10b      	bne.n	800196a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b80      	cmp	r3, #128	@ 0x80
 8001956:	d919      	bls.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2ba0      	cmp	r3, #160	@ 0xa0
 800195c:	d902      	bls.n	8001964 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800195e:	2302      	movs	r3, #2
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	e013      	b.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001964:	2301      	movs	r3, #1
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	e010      	b.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b80      	cmp	r3, #128	@ 0x80
 800196e:	d902      	bls.n	8001976 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001970:	2303      	movs	r3, #3
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	e00a      	b.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b80      	cmp	r3, #128	@ 0x80
 800197a:	d102      	bne.n	8001982 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800197c:	2302      	movs	r3, #2
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	e004      	b.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b70      	cmp	r3, #112	@ 0x70
 8001986:	d101      	bne.n	800198c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001988:	2301      	movs	r3, #1
 800198a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800198c:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f023 0207 	bic.w	r2, r3, #7
 8001994:	4909      	ldr	r1, [pc, #36]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800199c:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0307 	and.w	r3, r3, #7
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d001      	beq.n	80019ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40022000 	.word	0x40022000

080019c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e0be      	b.n	8001b50 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d108      	bne.n	80019ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80019e2:	d009      	beq.n	80019f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
 80019ea:	e005      	b.n	80019f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d106      	bne.n	8001a12 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 fed5 	bl	80027bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2202      	movs	r2, #2
 8001a16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a28:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001a32:	d902      	bls.n	8001a3a <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e002      	b.n	8001a40 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001a3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a3e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8001a48:	d007      	beq.n	8001a5a <HAL_SPI_Init+0x9a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001a52:	d002      	beq.n	8001a5a <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a9c:	ea42 0103 	orr.w	r1, r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ab8:	d11b      	bne.n	8001af2 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10b      	bne.n	8001ada <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001aca:	d903      	bls.n	8001ad4 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2202      	movs	r2, #2
 8001ad0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ad2:	e002      	b.n	8001ada <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d107      	bne.n	8001af2 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001af0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	0c1b      	lsrs	r3, r3, #16
 8001af8:	f003 0204 	and.w	r2, r3, #4
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	431a      	orrs	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001b18:	ea42 0103 	orr.w	r1, r2, r3
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b32:	d105      	bne.n	8001b40 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	b292      	uxth	r2, r2
 8001b3e:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001b6c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8001b74:	7dfb      	ldrb	r3, [r7, #23]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d00c      	beq.n	8001b94 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001b80:	d106      	bne.n	8001b90 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <HAL_SPI_TransmitReceive_DMA+0x38>
 8001b8a:	7dfb      	ldrb	r3, [r7, #23]
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d001      	beq.n	8001b94 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001b90:	2302      	movs	r3, #2
 8001b92:	e16d      	b.n	8001e70 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d005      	beq.n	8001ba6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e162      	b.n	8001e70 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e15b      	b.n	8001e70 <HAL_SPI_TransmitReceive_DMA+0x318>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d003      	beq.n	8001bd4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2205      	movs	r2, #5
 8001bd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	887a      	ldrh	r2, [r7, #2]
 8001bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	887a      	ldrh	r2, [r7, #2]
 8001bf6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	887a      	ldrh	r2, [r7, #2]
 8001bfe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c16:	d10f      	bne.n	8001c38 <HAL_SPI_TransmitReceive_DMA+0xe0>
  {
    SPI_RESET_CRC(hspi);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c36:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	685a      	ldr	r2, [r3, #4]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8001c46:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001c50:	d908      	bls.n	8001c64 <HAL_SPI_TransmitReceive_DMA+0x10c>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	e06f      	b.n	8001d44 <HAL_SPI_TransmitReceive_DMA+0x1ec>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c72:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c7e:	d126      	bne.n	8001cce <HAL_SPI_TransmitReceive_DMA+0x176>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d10f      	bne.n	8001cac <HAL_SPI_TransmitReceive_DMA+0x154>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001c9a:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	085b      	lsrs	r3, r3, #1
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001caa:	e010      	b.n	8001cce <HAL_SPI_TransmitReceive_DMA+0x176>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001cba:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	085b      	lsrs	r3, r3, #1
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd8:	d134      	bne.n	8001d44 <HAL_SPI_TransmitReceive_DMA+0x1ec>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ce8:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d111      	bne.n	8001d1e <HAL_SPI_TransmitReceive_DMA+0x1c6>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d08:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	085b      	lsrs	r3, r3, #1
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8001d1c:	e012      	b.n	8001d44 <HAL_SPI_TransmitReceive_DMA+0x1ec>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d2c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d108      	bne.n	8001d62 <HAL_SPI_TransmitReceive_DMA+0x20a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d54:	4a48      	ldr	r2, [pc, #288]	@ (8001e78 <HAL_SPI_TransmitReceive_DMA+0x320>)
 8001d56:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5c:	4a47      	ldr	r2, [pc, #284]	@ (8001e7c <HAL_SPI_TransmitReceive_DMA+0x324>)
 8001d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d60:	e007      	b.n	8001d72 <HAL_SPI_TransmitReceive_DMA+0x21a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d66:	4a46      	ldr	r2, [pc, #280]	@ (8001e80 <HAL_SPI_TransmitReceive_DMA+0x328>)
 8001d68:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6e:	4a45      	ldr	r2, [pc, #276]	@ (8001e84 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 8001d70:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	4a44      	ldr	r2, [pc, #272]	@ (8001e88 <HAL_SPI_TransmitReceive_DMA+0x330>)
 8001d78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7e:	2200      	movs	r2, #0
 8001d80:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	330c      	adds	r3, #12
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001d9a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8001d9c:	f7fe fd26 	bl	80007ec <HAL_DMA_Start_IT>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d00b      	beq.n	8001dbe <HAL_SPI_TransmitReceive_DMA+0x266>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001daa:	f043 0210 	orr.w	r2, r3, #16
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e058      	b.n	8001e70 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 0201 	orr.w	r2, r2, #1
 8001dcc:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dda:	2200      	movs	r2, #0
 8001ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de2:	2200      	movs	r2, #0
 8001de4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dea:	2200      	movs	r2, #0
 8001dec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001df6:	4619      	mov	r1, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	330c      	adds	r3, #12
 8001dfe:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e04:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8001e06:	f7fe fcf1 	bl	80007ec <HAL_DMA_Start_IT>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d00b      	beq.n	8001e28 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e14:	f043 0210 	orr.w	r2, r3, #16
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e023      	b.n	8001e70 <HAL_SPI_TransmitReceive_DMA+0x318>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e32:	2b40      	cmp	r3, #64	@ 0x40
 8001e34:	d007      	beq.n	8001e46 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e44:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0220 	orr.w	r2, r2, #32
 8001e5c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f042 0202 	orr.w	r2, r2, #2
 8001e6c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	0800216b 	.word	0x0800216b
 8001e7c:	08001ec9 	.word	0x08001ec9
 8001e80:	08002187 	.word	0x08002187
 8001e84:	08002027 	.word	0x08002027
 8001e88:	080021a3 	.word	0x080021a3

08001e8c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed4:	61fb      	str	r3, [r7, #28]
  uint32_t tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	73fb      	strb	r3, [r7, #15]
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ede:	f7fe fa8b 	bl	80003f8 <HAL_GetTick>
 8001ee2:	61b8      	str	r0, [r7, #24]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	2b20      	cmp	r3, #32
 8001ef0:	f000 8093 	beq.w	800201a <SPI_DMAReceiveCplt+0x152>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0220 	bic.w	r2, r2, #32
 8001f02:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
    /* CRC handling */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f0c:	d13e      	bne.n	8001f8c <SPI_DMAReceiveCplt+0xc4>
    {
      /* Wait until RXNE flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2364      	movs	r3, #100	@ 0x64
 8001f14:	2201      	movs	r2, #1
 8001f16:	2101      	movs	r1, #1
 8001f18:	69f8      	ldr	r0, [r7, #28]
 8001f1a:	f000 f963 	bl	80021e4 <SPI_WaitFlagStateUntilTimeout>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <SPI_DMAReceiveCplt+0x68>
      {
        /* Error on the CRC reception */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f28:	f043 0202 	orr.w	r2, r3, #2
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      /* Read CRC */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001f38:	d905      	bls.n	8001f46 <SPI_DMAReceiveCplt+0x7e>
      {
        /* Read 16bit CRC */
        tmpreg = READ_REG(hspi->Instance->DR);
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	613b      	str	r3, [r7, #16]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	e022      	b.n	8001f8c <SPI_DMAReceiveCplt+0xc4>
      }
      else
      {
        /* Initialize the 8bit temporary pointer */
        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	330c      	adds	r3, #12
 8001f4c:	617b      	str	r3, [r7, #20]
        /* Read 8bit CRC */
        tmpreg8 = *ptmpreg8;
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	73fb      	strb	r3, [r7, #15]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8001f56:	7bfb      	ldrb	r3, [r7, #15]

        if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d115      	bne.n	8001f8c <SPI_DMAReceiveCplt+0xc4>
        {
          if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2364      	movs	r3, #100	@ 0x64
 8001f66:	2201      	movs	r2, #1
 8001f68:	2101      	movs	r1, #1
 8001f6a:	69f8      	ldr	r0, [r7, #28]
 8001f6c:	f000 f93a 	bl	80021e4 <SPI_WaitFlagStateUntilTimeout>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <SPI_DMAReceiveCplt+0xba>
          {
            /* Error on the CRC reception */
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f7a:	f043 0202 	orr.w	r2, r3, #2
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
          tmpreg8 = *ptmpreg8;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	73fb      	strb	r3, [r7, #15]
          /* To avoid GCC warning */
          UNUSED(tmpreg8);
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10d      	bne.n	8001fb0 <SPI_DMAReceiveCplt+0xe8>
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001f9c:	d108      	bne.n	8001fb0 <SPI_DMAReceiveCplt+0xe8>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0203 	bic.w	r2, r2, #3
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	e007      	b.n	8001fc0 <SPI_DMAReceiveCplt+0xf8>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0201 	bic.w	r2, r2, #1
 8001fbe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	2164      	movs	r1, #100	@ 0x64
 8001fc4:	69f8      	ldr	r0, [r7, #28]
 8001fc6:	f000 fa2b 	bl	8002420 <SPI_EndRxTransaction>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <SPI_DMAReceiveCplt+0x10e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 0310 	and.w	r3, r3, #16
 8001ff0:	2b10      	cmp	r3, #16
 8001ff2:	d10a      	bne.n	800200a <SPI_DMAReceiveCplt+0x142>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ff8:	f043 0202 	orr.w	r2, r3, #2
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002008:	609a      	str	r2, [r3, #8]
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <SPI_DMAReceiveCplt+0x152>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002012:	69f8      	ldr	r0, [r7, #28]
 8002014:	f000 fb92 	bl	800273c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002018:	e002      	b.n	8002020 <SPI_DMAReceiveCplt+0x158>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800201a:	69f8      	ldr	r0, [r7, #28]
 800201c:	f7ff ff36 	bl	8001e8c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002020:	3720      	adds	r7, #32
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b08a      	sub	sp, #40	@ 0x28
 800202a:	af02      	add	r7, sp, #8
 800202c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002032:	61fb      	str	r3, [r7, #28]
  uint32_t tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	613b      	str	r3, [r7, #16]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	73fb      	strb	r3, [r7, #15]
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800203c:	f7fe f9dc 	bl	80003f8 <HAL_GetTick>
 8002040:	61b8      	str	r0, [r7, #24]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0320 	and.w	r3, r3, #32
 800204c:	2b20      	cmp	r3, #32
 800204e:	f000 8086 	beq.w	800215e <SPI_DMATransmitReceiveCplt+0x138>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0220 	bic.w	r2, r2, #32
 8002060:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
    /* CRC handling */
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800206a:	d13d      	bne.n	80020e8 <SPI_DMATransmitReceiveCplt+0xc2>
    {
      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_8BIT))
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002074:	d120      	bne.n	80020b8 <SPI_DMATransmitReceiveCplt+0x92>
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	2b01      	cmp	r3, #1
 800207c:	d11c      	bne.n	80020b8 <SPI_DMATransmitReceiveCplt+0x92>
      {
        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_QUARTER_FULL, SPI_DEFAULT_TIMEOUT,
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2364      	movs	r3, #100	@ 0x64
 8002084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002088:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800208c:	69f8      	ldr	r0, [r7, #28]
 800208e:	f000 f931 	bl	80022f4 <SPI_WaitFifoStateUntilTimeout>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <SPI_DMATransmitReceiveCplt+0x7e>
                                          tickstart) != HAL_OK)
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800209c:	f043 0202 	orr.w	r2, r3, #2
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	661a      	str	r2, [r3, #96]	@ 0x60
        }
        /* Initialize the 8bit temporary pointer */
        ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	330c      	adds	r3, #12
 80020aa:	617b      	str	r3, [r7, #20]
        /* Read 8bit CRC */
        tmpreg8 = *ptmpreg8;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	73fb      	strb	r3, [r7, #15]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	e017      	b.n	80020e8 <SPI_DMATransmitReceiveCplt+0xc2>
      }
      else
      {
        if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_HALF_FULL, SPI_DEFAULT_TIMEOUT,
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	2364      	movs	r3, #100	@ 0x64
 80020be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80020c6:	69f8      	ldr	r0, [r7, #28]
 80020c8:	f000 f914 	bl	80022f4 <SPI_WaitFifoStateUntilTimeout>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d005      	beq.n	80020de <SPI_DMATransmitReceiveCplt+0xb8>
                                          tickstart) != HAL_OK)
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d6:	f043 0202 	orr.w	r2, r3, #2
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	661a      	str	r2, [r3, #96]	@ 0x60
        }
        /* Read CRC to Flush DR and RXNE flag */
        tmpreg = READ_REG(hspi->Instance->DR);
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	613b      	str	r3, [r7, #16]
        /* To avoid GCC warning */
        UNUSED(tmpreg);
 80020e6:	693b      	ldr	r3, [r7, #16]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	2164      	movs	r1, #100	@ 0x64
 80020ec:	69f8      	ldr	r0, [r7, #28]
 80020ee:	f000 f9ef 	bl	80024d0 <SPI_EndRxTxTransaction>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d005      	beq.n	8002104 <SPI_DMATransmitReceiveCplt+0xde>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020fc:	f043 0220 	orr.w	r2, r3, #32
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0203 	bic.w	r2, r2, #3
 8002112:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	2200      	movs	r2, #0
 8002118:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	2200      	movs	r2, #0
 800211e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 0310 	and.w	r3, r3, #16
 8002134:	2b10      	cmp	r3, #16
 8002136:	d10a      	bne.n	800214e <SPI_DMATransmitReceiveCplt+0x128>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213c:	f043 0202 	orr.w	r2, r3, #2
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800214c:	609a      	str	r2, [r3, #8]
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <SPI_DMATransmitReceiveCplt+0x138>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002156:	69f8      	ldr	r0, [r7, #28]
 8002158:	f000 faf0 	bl	800273c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800215c:	e002      	b.n	8002164 <SPI_DMATransmitReceiveCplt+0x13e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800215e:	69f8      	ldr	r0, [r7, #28]
 8002160:	f000 fadc 	bl	800271c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002164:	3720      	adds	r7, #32
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002176:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f7ff fe91 	bl	8001ea0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002192:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f7ff fe8d 	bl	8001eb4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800219a:	bf00      	nop
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b084      	sub	sp, #16
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ae:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0203 	bic.w	r2, r2, #3
 80021be:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c4:	f043 0210 	orr.w	r2, r3, #16
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80021d4:	68f8      	ldr	r0, [r7, #12]
 80021d6:	f000 fab1 	bl	800273c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80021da:	bf00      	nop
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
	...

080021e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	4613      	mov	r3, r2
 80021f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80021f4:	f7fe f900 	bl	80003f8 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	4413      	add	r3, r2
 8002202:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002204:	f7fe f8f8 	bl	80003f8 <HAL_GetTick>
 8002208:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800220a:	4b39      	ldr	r3, [pc, #228]	@ (80022f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	015b      	lsls	r3, r3, #5
 8002210:	0d1b      	lsrs	r3, r3, #20
 8002212:	69fa      	ldr	r2, [r7, #28]
 8002214:	fb02 f303 	mul.w	r3, r2, r3
 8002218:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800221a:	e054      	b.n	80022c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002222:	d050      	beq.n	80022c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002224:	f7fe f8e8 	bl	80003f8 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	69fa      	ldr	r2, [r7, #28]
 8002230:	429a      	cmp	r2, r3
 8002232:	d902      	bls.n	800223a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d13d      	bne.n	80022b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002248:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002252:	d111      	bne.n	8002278 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800225c:	d004      	beq.n	8002268 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002266:	d107      	bne.n	8002278 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002276:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002280:	d10f      	bne.n	80022a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e017      	b.n	80022e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	4013      	ands	r3, r2
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	bf0c      	ite	eq
 80022d6:	2301      	moveq	r3, #1
 80022d8:	2300      	movne	r3, #0
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	461a      	mov	r2, r3
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d19b      	bne.n	800221c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3720      	adds	r7, #32
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000004 	.word	0x20000004

080022f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	@ 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002306:	f7fe f877 	bl	80003f8 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800230e:	1a9b      	subs	r3, r3, r2
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	4413      	add	r3, r2
 8002314:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002316:	f7fe f86f 	bl	80003f8 <HAL_GetTick>
 800231a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	330c      	adds	r3, #12
 8002322:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002324:	4b3d      	ldr	r3, [pc, #244]	@ (800241c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	00da      	lsls	r2, r3, #3
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	0d1b      	lsrs	r3, r3, #20
 8002334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800233c:	e060      	b.n	8002400 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002344:	d107      	bne.n	8002356 <SPI_WaitFifoStateUntilTimeout+0x62>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d104      	bne.n	8002356 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002354:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235c:	d050      	beq.n	8002400 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800235e:	f7fe f84b 	bl	80003f8 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800236a:	429a      	cmp	r2, r3
 800236c:	d902      	bls.n	8002374 <SPI_WaitFifoStateUntilTimeout+0x80>
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	2b00      	cmp	r3, #0
 8002372:	d13d      	bne.n	80023f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002382:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800238c:	d111      	bne.n	80023b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002396:	d004      	beq.n	80023a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023a0:	d107      	bne.n	80023b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023ba:	d10f      	bne.n	80023dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e010      	b.n	8002412 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	3b01      	subs	r3, #1
 80023fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	429a      	cmp	r2, r3
 800240e:	d196      	bne.n	800233e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3728      	adds	r7, #40	@ 0x28
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000004 	.word	0x20000004

08002420 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af02      	add	r7, sp, #8
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002434:	d111      	bne.n	800245a <SPI_EndRxTransaction+0x3a>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800243e:	d004      	beq.n	800244a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002448:	d107      	bne.n	800245a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002458:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2200      	movs	r2, #0
 8002462:	2180      	movs	r1, #128	@ 0x80
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff febd 	bl	80021e4 <SPI_WaitFlagStateUntilTimeout>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d007      	beq.n	8002480 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002474:	f043 0220 	orr.w	r2, r3, #32
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e023      	b.n	80024c8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002488:	d11d      	bne.n	80024c6 <SPI_EndRxTransaction+0xa6>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002492:	d004      	beq.n	800249e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800249c:	d113      	bne.n	80024c6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f7ff ff22 	bl	80022f4 <SPI_WaitFifoStateUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ba:	f043 0220 	orr.w	r2, r3, #32
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e000      	b.n	80024c8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f7ff ff03 	bl	80022f4 <SPI_WaitFifoStateUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d007      	beq.n	8002504 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e027      	b.n	8002554 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2200      	movs	r2, #0
 800250c:	2180      	movs	r1, #128	@ 0x80
 800250e:	68f8      	ldr	r0, [r7, #12]
 8002510:	f7ff fe68 	bl	80021e4 <SPI_WaitFlagStateUntilTimeout>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d007      	beq.n	800252a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800251e:	f043 0220 	orr.w	r2, r3, #32
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e014      	b.n	8002554 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f7ff fedc 	bl	80022f4 <SPI_WaitFifoStateUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d007      	beq.n	8002552 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002546:	f043 0220 	orr.w	r2, r3, #32
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e000      	b.n	8002554 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002594 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002560:	f7fd fea4 	bl	80002ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002564:	480c      	ldr	r0, [pc, #48]	@ (8002598 <LoopForever+0x6>)
  ldr r1, =_edata
 8002566:	490d      	ldr	r1, [pc, #52]	@ (800259c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <LoopForever+0xe>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800256c:	e002      	b.n	8002574 <LoopCopyDataInit>

0800256e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002572:	3304      	adds	r3, #4

08002574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002578:	d3f9      	bcc.n	800256e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800257c:	4c0a      	ldr	r4, [pc, #40]	@ (80025a8 <LoopForever+0x16>)
  movs r3, #0
 800257e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002580:	e001      	b.n	8002586 <LoopFillZerobss>

08002582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002584:	3204      	adds	r2, #4

08002586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002588:	d3fb      	bcc.n	8002582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800258a:	f000 fa3f 	bl	8002a0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800258e:	f000 f80f 	bl	80025b0 <main>

08002592 <LoopForever>:

LoopForever:
    b LoopForever
 8002592:	e7fe      	b.n	8002592 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002594:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800259c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80025a0:	08002ab4 	.word	0x08002ab4
  ldr r2, =_sbss
 80025a4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80025a8:	20000208 	.word	0x20000208

080025ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <ADC1_IRQHandler>
	...

080025b0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 80025b4:	f7fd feb0 	bl	8000318 <HAL_Init>

  /* Configure the system clock to 80 MHz */
  SystemClock_Config();
 80025b8:	f000 f866 	bl	8002688 <SystemClock_Config>

  /* Configure LED3 */
  BSP_LED_Init(LED3);
 80025bc:	2000      	movs	r0, #0
 80025be:	f7fd fe05 	bl	80001cc <BSP_LED_Init>

  /*##-1- Configure the SPI peripheral #######################################*/
  /* Set the SPI parameters */
  SpiHandle.Instance               = SPIx;
 80025c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002674 <main+0xc4>)
 80025c4:	4a2c      	ldr	r2, [pc, #176]	@ (8002678 <main+0xc8>)
 80025c6:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80025c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <main+0xc4>)
 80025ca:	2220      	movs	r2, #32
 80025cc:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80025ce:	4b29      	ldr	r3, [pc, #164]	@ (8002674 <main+0xc4>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80025d4:	4b27      	ldr	r3, [pc, #156]	@ (8002674 <main+0xc4>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80025da:	4b26      	ldr	r3, [pc, #152]	@ (8002674 <main+0xc4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 80025e0:	4b24      	ldr	r3, [pc, #144]	@ (8002674 <main+0xc4>)
 80025e2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80025e6:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80025e8:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <main+0xc4>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
 80025ee:	4b21      	ldr	r3, [pc, #132]	@ (8002674 <main+0xc4>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	625a      	str	r2, [r3, #36]	@ 0x24
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80025f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002674 <main+0xc4>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 80025fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002674 <main+0xc4>)
 80025fc:	2207      	movs	r2, #7
 80025fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  SpiHandle.Init.CRCLength         = SPI_CRC_LENGTH_8BIT;
 8002600:	4b1c      	ldr	r3, [pc, #112]	@ (8002674 <main+0xc4>)
 8002602:	2201      	movs	r2, #1
 8002604:	631a      	str	r2, [r3, #48]	@ 0x30
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 8002606:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <main+0xc4>)
 8002608:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800260c:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.NSSPMode          = SPI_NSS_PULSE_DISABLE;
 800260e:	4b19      	ldr	r3, [pc, #100]	@ (8002674 <main+0xc4>)
 8002610:	2200      	movs	r2, #0
 8002612:	635a      	str	r2, [r3, #52]	@ 0x34

#ifdef MASTER_BOARD
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
#else
  SpiHandle.Init.Mode = SPI_MODE_SLAVE;
 8002614:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <main+0xc4>)
 8002616:	2200      	movs	r2, #0
 8002618:	605a      	str	r2, [r3, #4]
#endif /* MASTER_BOARD */

  if(HAL_SPI_Init(&SpiHandle) != HAL_OK)
 800261a:	4816      	ldr	r0, [pc, #88]	@ (8002674 <main+0xc4>)
 800261c:	f7ff f9d0 	bl	80019c0 <HAL_SPI_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <main+0x7a>
  {
    /* Initialization Error */
    Error_Handler();
 8002626:	f000 f899 	bl	800275c <Error_Handler>
#endif /* MASTER_BOARD */

  /*##-2- Start the Full Duplex Communication process ########################*/  
  /* While the SPI in TransmitReceive process, user can transmit data through 
     "aTxBuffer" buffer & receive data through "aRxBuffer" */
  if(HAL_SPI_TransmitReceive_DMA(&SpiHandle, (uint8_t*)aTxBuffer, (uint8_t *)aRxBuffer, BUFFERSIZE) != HAL_OK)
 800262a:	236f      	movs	r3, #111	@ 0x6f
 800262c:	4a13      	ldr	r2, [pc, #76]	@ (800267c <main+0xcc>)
 800262e:	4914      	ldr	r1, [pc, #80]	@ (8002680 <main+0xd0>)
 8002630:	4810      	ldr	r0, [pc, #64]	@ (8002674 <main+0xc4>)
 8002632:	f7ff fa91 	bl	8001b58 <HAL_SPI_TransmitReceive_DMA>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <main+0x90>
  {
    /* Transfer error in transmission process */
    Error_Handler();
 800263c:	f000 f88e 	bl	800275c <Error_Handler>
  /*  Before starting a new communication transfer, you must wait the callback call 
      to get the transfer complete confirmation or an error detection.
      For simplicity reasons, this example is just waiting till the end of the 
      transfer, but application may perform other tasks while transfer operation
      is ongoing. */  
  while (wTransferState == TRANSFER_WAIT)
 8002640:	bf00      	nop
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <main+0xd4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0fb      	beq.n	8002642 <main+0x92>
  {
  }
  
  switch(wTransferState)
 800264a:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <main+0xd4>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d10a      	bne.n	8002668 <main+0xb8>
  {
    case TRANSFER_COMPLETE :
      /*##-4- Compare the sent and received buffers ##############################*/
      if(Buffercmp((uint8_t*)aTxBuffer, (uint8_t*)aRxBuffer, BUFFERSIZE))
 8002652:	226f      	movs	r2, #111	@ 0x6f
 8002654:	4909      	ldr	r1, [pc, #36]	@ (800267c <main+0xcc>)
 8002656:	480a      	ldr	r0, [pc, #40]	@ (8002680 <main+0xd0>)
 8002658:	f000 f88e 	bl	8002778 <Buffercmp>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d005      	beq.n	800266e <main+0xbe>
      {
        /* Processing Error */
        Error_Handler();     
 8002662:	f000 f87b 	bl	800275c <Error_Handler>
      }
    break;
 8002666:	e002      	b.n	800266e <main+0xbe>
    default : 
      Error_Handler();
 8002668:	f000 f878 	bl	800275c <Error_Handler>
    break;
 800266c:	e000      	b.n	8002670 <main+0xc0>
    break;
 800266e:	bf00      	nop
  }
  
  /* Infinite loop */  
  while (1)
 8002670:	bf00      	nop
 8002672:	e7fd      	b.n	8002670 <main+0xc0>
 8002674:	200000a0 	.word	0x200000a0
 8002678:	40013000 	.word	0x40013000
 800267c:	20000104 	.word	0x20000104
 8002680:	20000010 	.word	0x20000010
 8002684:	20000174 	.word	0x20000174

08002688 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b096      	sub	sp, #88	@ 0x58
 800268c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800268e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	60da      	str	r2, [r3, #12]
 800269c:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269e:	463b      	mov	r3, r7
 80026a0:	2244      	movs	r2, #68	@ 0x44
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 f9a9 	bl	80029fc <memset>

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80026aa:	2310      	movs	r3, #16
 80026ac:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026ae:	2301      	movs	r3, #1
 80026b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80026b2:	2360      	movs	r3, #96	@ 0x60
 80026b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026ba:	2302      	movs	r3, #2
 80026bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80026be:	2301      	movs	r3, #1
 80026c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026c2:	2301      	movs	r3, #1
 80026c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 80026c6:	2328      	movs	r3, #40	@ 0x28
 80026c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 80026ca:	2302      	movs	r3, #2
 80026cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 80026ce:	2307      	movs	r3, #7
 80026d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026d2:	2304      	movs	r3, #4
 80026d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026d6:	463b      	mov	r3, r7
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fb71 	bl	8000dc0 <HAL_RCC_OscConfig>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <SystemClock_Config+0x60>
  {
    /* Initialization Error */
    while(1);
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <SystemClock_Config+0x5c>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80026e8:	230f      	movs	r3, #15
 80026ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026ec:	2303      	movs	r3, #3
 80026ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f0:	2300      	movs	r3, #0
 80026f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;  
 80026f4:	2300      	movs	r3, #0
 80026f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 80026f8:	2300      	movs	r3, #0
 80026fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026fc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002700:	2104      	movs	r1, #4
 8002702:	4618      	mov	r0, r3
 8002704:	f7fe ff70 	bl	80015e8 <HAL_RCC_ClockConfig>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <SystemClock_Config+0x8a>
  {
    /* Initialization Error */
    while(1);
 800270e:	bf00      	nop
 8002710:	e7fd      	b.n	800270e <SystemClock_Config+0x86>
  }
}
 8002712:	bf00      	nop
 8002714:	3758      	adds	r7, #88	@ 0x58
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <HAL_SPI_TxRxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA TxRx transfer, and 
  *         you can add your own implementation. 
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Turn LED3 on: Transfer in transmission/reception process is complete */
  BSP_LED_On(LED3);
 8002724:	2000      	movs	r0, #0
 8002726:	f7fd fd85 	bl	8000234 <BSP_LED_On>
  wTransferState = TRANSFER_COMPLETE;
 800272a:	4b03      	ldr	r3, [pc, #12]	@ (8002738 <HAL_SPI_TxRxCpltCallback+0x1c>)
 800272c:	2201      	movs	r2, #1
 800272e:	601a      	str	r2, [r3, #0]
}
 8002730:	bf00      	nop
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000174 	.word	0x20000174

0800273c <HAL_SPI_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  wTransferState = TRANSFER_ERROR;
 8002744:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <HAL_SPI_ErrorCallback+0x1c>)
 8002746:	2202      	movs	r2, #2
 8002748:	601a      	str	r2, [r3, #0]
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	20000174 	.word	0x20000174

0800275c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  BSP_LED_Off(LED3);
 8002760:	2000      	movs	r0, #0
 8002762:	f7fd fd7b 	bl	800025c <BSP_LED_Off>
  while(1)
  {
    /* Toggle LED3 for error */
    BSP_LED_Toggle(LED3);
 8002766:	2000      	movs	r0, #0
 8002768:	f7fd fd8c 	bl	8000284 <BSP_LED_Toggle>
    HAL_Delay(1000);
 800276c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002770:	f7fd fe4e 	bl	8000410 <HAL_Delay>
    BSP_LED_Toggle(LED3);
 8002774:	bf00      	nop
 8002776:	e7f6      	b.n	8002766 <Error_Handler+0xa>

08002778 <Buffercmp>:
  * @param  BufferLength: buffer's length
  * @retval 0  : pBuffer1 identical to pBuffer2
  *         >0 : pBuffer1 differs from pBuffer2
  */
static uint16_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	4613      	mov	r3, r2
 8002784:	80fb      	strh	r3, [r7, #6]
  while (BufferLength--)
 8002786:	e00d      	b.n	80027a4 <Buffercmp+0x2c>
  {
    if((*pBuffer1) != *pBuffer2)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	781a      	ldrb	r2, [r3, #0]
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d001      	beq.n	8002798 <Buffercmp+0x20>
    {
      return BufferLength;
 8002794:	88fb      	ldrh	r3, [r7, #6]
 8002796:	e00b      	b.n	80027b0 <Buffercmp+0x38>
    }
    pBuffer1++;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3301      	adds	r3, #1
 800279c:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	3301      	adds	r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	1e5a      	subs	r2, r3, #1
 80027a8:	80fa      	strh	r2, [r7, #6]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1ec      	bne.n	8002788 <Buffercmp+0x10>
  }

  return 0;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <HAL_SPI_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08c      	sub	sp, #48	@ 0x30
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
GPIO_InitTypeDef  GPIO_InitStruct;
	
  if (hspi->Instance == SPIx)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a61      	ldr	r2, [pc, #388]	@ (8002950 <HAL_SPI_MspInit+0x194>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	f040 80bc 	bne.w	8002948 <HAL_SPI_MspInit+0x18c>
  {
    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO TX/RX clock */
    SPIx_SCK_GPIO_CLK_ENABLE();
 80027d0:	4b60      	ldr	r3, [pc, #384]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d4:	4a5f      	ldr	r2, [pc, #380]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027dc:	4b5d      	ldr	r3, [pc, #372]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	69bb      	ldr	r3, [r7, #24]
    SPIx_MISO_GPIO_CLK_ENABLE();
 80027e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ec:	4a59      	ldr	r2, [pc, #356]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027f4:	4b57      	ldr	r3, [pc, #348]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 80027f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	697b      	ldr	r3, [r7, #20]
    SPIx_MOSI_GPIO_CLK_ENABLE();
 8002800:	4b54      	ldr	r3, [pc, #336]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 8002802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002804:	4a53      	ldr	r2, [pc, #332]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800280c:	4b51      	ldr	r3, [pc, #324]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 800280e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	693b      	ldr	r3, [r7, #16]
    /* Enable SPI1 clock */
    SPIx_CLK_ENABLE();
 8002818:	4b4e      	ldr	r3, [pc, #312]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 800281a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281c:	4a4d      	ldr	r2, [pc, #308]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 800281e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002822:	6613      	str	r3, [r2, #96]	@ 0x60
 8002824:	4b4b      	ldr	r3, [pc, #300]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 8002826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002828:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	68fb      	ldr	r3, [r7, #12]
    /* Enable DMA clock */
    DMAx_CLK_ENABLE();
 8002830:	4b48      	ldr	r3, [pc, #288]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 8002832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002834:	4a47      	ldr	r2, [pc, #284]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6493      	str	r3, [r2, #72]	@ 0x48
 800283c:	4b45      	ldr	r3, [pc, #276]	@ (8002954 <HAL_SPI_MspInit+0x198>)
 800283e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]

    /*##-2- Configure peripheral GPIO ##########################################*/  
    /* SPI SCK GPIO pin configuration  */
    GPIO_InitStruct.Pin       = SPIx_SCK_PIN;
 8002848:	2320      	movs	r3, #32
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8002850:	2302      	movs	r3, #2
 8002852:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 8002858:	2305      	movs	r3, #5
 800285a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	4619      	mov	r1, r3
 8002862:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002866:	f7fe f901 	bl	8000a6c <HAL_GPIO_Init>

    /* SPI MISO GPIO pin configuration  */
    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 800286a:	2340      	movs	r3, #64	@ 0x40
 800286c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = SPIx_MISO_AF;
 800286e:	2305      	movs	r3, #5
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002872:	f107 031c 	add.w	r3, r7, #28
 8002876:	4619      	mov	r1, r3
 8002878:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800287c:	f7fe f8f6 	bl	8000a6c <HAL_GPIO_Init>

    /* SPI MOSI GPIO pin configuration  */
    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 8002880:	2380      	movs	r3, #128	@ 0x80
 8002882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = SPIx_MOSI_AF;
 8002884:	2305      	movs	r3, #5
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002892:	f7fe f8eb 	bl	8000a6c <HAL_GPIO_Init>

    /*##-3- Configure the DMA ##################################################*/
    /* Configure the DMA handler for Transmission process */
    hdma_tx.Instance                 = SPIx_TX_DMA_CHANNEL;
 8002896:	4b30      	ldr	r3, [pc, #192]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 8002898:	4a30      	ldr	r2, [pc, #192]	@ (800295c <HAL_SPI_MspInit+0x1a0>)
 800289a:	601a      	str	r2, [r3, #0]
    hdma_tx.Init.Request             = SPIx_TX_DMA_REQUEST;
 800289c:	4b2e      	ldr	r3, [pc, #184]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 800289e:	2201      	movs	r2, #1
 80028a0:	605a      	str	r2, [r3, #4]
    hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80028a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028a4:	2210      	movs	r2, #16
 80028a6:	609a      	str	r2, [r3, #8]
    hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80028a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	60da      	str	r2, [r3, #12]
    hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 80028ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028b0:	2280      	movs	r2, #128	@ 0x80
 80028b2:	611a      	str	r2, [r3, #16]
    hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028b4:	4b28      	ldr	r3, [pc, #160]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	615a      	str	r2, [r3, #20]
    hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 80028ba:	4b27      	ldr	r3, [pc, #156]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028bc:	2200      	movs	r2, #0
 80028be:	619a      	str	r2, [r3, #24]
    hdma_tx.Init.Mode                = DMA_NORMAL;
 80028c0:	4b25      	ldr	r3, [pc, #148]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	61da      	str	r2, [r3, #28]
    hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;
 80028c6:	4b24      	ldr	r3, [pc, #144]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	621a      	str	r2, [r3, #32]

    HAL_DMA_Init(&hdma_tx);
 80028cc:	4822      	ldr	r0, [pc, #136]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028ce:	f7fd fed5 	bl	800067c <HAL_DMA_Init>

    /* Associate the initialized DMA handle to the the SPI handle */
    __HAL_LINKDMA(hspi, hdmatx, hdma_tx);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a20      	ldr	r2, [pc, #128]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80028d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002958 <HAL_SPI_MspInit+0x19c>)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Configure the DMA handler for Transmission process */
    hdma_rx.Instance                 = SPIx_RX_DMA_CHANNEL;
 80028de:	4b20      	ldr	r3, [pc, #128]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028e0:	4a20      	ldr	r2, [pc, #128]	@ (8002964 <HAL_SPI_MspInit+0x1a8>)
 80028e2:	601a      	str	r2, [r3, #0]

    hdma_rx.Init.Request             = SPIx_RX_DMA_REQUEST;
 80028e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	605a      	str	r2, [r3, #4]
    hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80028ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	609a      	str	r2, [r3, #8]
    hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80028f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	60da      	str	r2, [r3, #12]
    hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80028f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028f8:	2280      	movs	r2, #128	@ 0x80
 80028fa:	611a      	str	r2, [r3, #16]
    hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028fc:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 80028fe:	2200      	movs	r2, #0
 8002900:	615a      	str	r2, [r3, #20]
    hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8002902:	4b17      	ldr	r3, [pc, #92]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 8002904:	2200      	movs	r2, #0
 8002906:	619a      	str	r2, [r3, #24]
    hdma_rx.Init.Mode                = DMA_NORMAL;
 8002908:	4b15      	ldr	r3, [pc, #84]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 800290a:	2200      	movs	r2, #0
 800290c:	61da      	str	r2, [r3, #28]
    hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800290e:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 8002910:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002914:	621a      	str	r2, [r3, #32]

    HAL_DMA_Init(&hdma_rx);
 8002916:	4812      	ldr	r0, [pc, #72]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 8002918:	f7fd feb0 	bl	800067c <HAL_DMA_Init>

    /* Associate the initialized DMA handle to the the SPI handle */
    __HAL_LINKDMA(hspi, hdmarx, hdma_rx);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a10      	ldr	r2, [pc, #64]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 8002920:	659a      	str	r2, [r3, #88]	@ 0x58
 8002922:	4a0f      	ldr	r2, [pc, #60]	@ (8002960 <HAL_SPI_MspInit+0x1a4>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /*##-4- Configure the NVIC for DMA #########################################*/ 
    /* NVIC configuration for DMA transfer complete interrupt (SPI1_TX) */
    HAL_NVIC_SetPriority(SPIx_DMA_TX_IRQn, 1, 1);
 8002928:	2201      	movs	r2, #1
 800292a:	2101      	movs	r1, #1
 800292c:	200d      	movs	r0, #13
 800292e:	f7fd fe6e 	bl	800060e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPIx_DMA_TX_IRQn);
 8002932:	200d      	movs	r0, #13
 8002934:	f7fd fe87 	bl	8000646 <HAL_NVIC_EnableIRQ>
    
    /* NVIC configuration for DMA transfer complete interrupt (SPI1_RX) */
    HAL_NVIC_SetPriority(SPIx_DMA_RX_IRQn, 1, 0);
 8002938:	2200      	movs	r2, #0
 800293a:	2101      	movs	r1, #1
 800293c:	200c      	movs	r0, #12
 800293e:	f7fd fe66 	bl	800060e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPIx_DMA_RX_IRQn);
 8002942:	200c      	movs	r0, #12
 8002944:	f7fd fe7f 	bl	8000646 <HAL_NVIC_EnableIRQ>
  }
}
 8002948:	bf00      	nop
 800294a:	3730      	adds	r7, #48	@ 0x30
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40013000 	.word	0x40013000
 8002954:	40021000 	.word	0x40021000
 8002958:	20000178 	.word	0x20000178
 800295c:	40020030 	.word	0x40020030
 8002960:	200001c0 	.word	0x200001c0
 8002964:	4002001c 	.word	0x4002001c

08002968 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800297a:	bf00      	nop
 800297c:	e7fd      	b.n	800297a <HardFault_Handler+0x4>

0800297e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800297e:	b480      	push	{r7}
 8002980:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002982:	bf00      	nop
 8002984:	e7fd      	b.n	8002982 <MemManage_Handler+0x4>

08002986 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002986:	b480      	push	{r7}
 8002988:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800298a:	bf00      	nop
 800298c:	e7fd      	b.n	800298a <BusFault_Handler+0x4>

0800298e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800298e:	b480      	push	{r7}
 8002990:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002992:	bf00      	nop
 8002994:	e7fd      	b.n	8002992 <UsageFault_Handler+0x4>

08002996 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002996:	b480      	push	{r7}
 8002998:	af00      	add	r7, sp, #0
}
 800299a:	bf00      	nop
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80029b2:	b480      	push	{r7}
 80029b4:	af00      	add	r7, sp, #0
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80029c4:	f7fd fd04 	bl	80003d0 <HAL_IncTick>
}
 80029c8:	bf00      	nop
 80029ca:	bd80      	pop	{r7, pc}

080029cc <DMA1_Channel2_IRQHandler>:
  * @brief  This function handles DMA Rx interrupt request.
  * @param  None
  * @retval None
  */
void SPIx_DMA_RX_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(SpiHandle.hdmarx);
 80029d0:	4b03      	ldr	r3, [pc, #12]	@ (80029e0 <DMA1_Channel2_IRQHandler+0x14>)
 80029d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fd ff69 	bl	80008ac <HAL_DMA_IRQHandler>
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200000a0 	.word	0x200000a0

080029e4 <DMA1_Channel3_IRQHandler>:
  * @brief  This function handles DMA Tx interrupt request.
  * @param  None
  * @retval None
  */
void SPIx_DMA_TX_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(SpiHandle.hdmatx);
 80029e8:	4b03      	ldr	r3, [pc, #12]	@ (80029f8 <DMA1_Channel3_IRQHandler+0x14>)
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fd ff5d 	bl	80008ac <HAL_DMA_IRQHandler>
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200000a0 	.word	0x200000a0

080029fc <memset>:
 80029fc:	4402      	add	r2, r0
 80029fe:	4603      	mov	r3, r0
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d100      	bne.n	8002a06 <memset+0xa>
 8002a04:	4770      	bx	lr
 8002a06:	f803 1b01 	strb.w	r1, [r3], #1
 8002a0a:	e7f9      	b.n	8002a00 <memset+0x4>

08002a0c <__libc_init_array>:
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	4d0d      	ldr	r5, [pc, #52]	@ (8002a44 <__libc_init_array+0x38>)
 8002a10:	4c0d      	ldr	r4, [pc, #52]	@ (8002a48 <__libc_init_array+0x3c>)
 8002a12:	1b64      	subs	r4, r4, r5
 8002a14:	10a4      	asrs	r4, r4, #2
 8002a16:	2600      	movs	r6, #0
 8002a18:	42a6      	cmp	r6, r4
 8002a1a:	d109      	bne.n	8002a30 <__libc_init_array+0x24>
 8002a1c:	4d0b      	ldr	r5, [pc, #44]	@ (8002a4c <__libc_init_array+0x40>)
 8002a1e:	4c0c      	ldr	r4, [pc, #48]	@ (8002a50 <__libc_init_array+0x44>)
 8002a20:	f000 f818 	bl	8002a54 <_init>
 8002a24:	1b64      	subs	r4, r4, r5
 8002a26:	10a4      	asrs	r4, r4, #2
 8002a28:	2600      	movs	r6, #0
 8002a2a:	42a6      	cmp	r6, r4
 8002a2c:	d105      	bne.n	8002a3a <__libc_init_array+0x2e>
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}
 8002a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a34:	4798      	blx	r3
 8002a36:	3601      	adds	r6, #1
 8002a38:	e7ee      	b.n	8002a18 <__libc_init_array+0xc>
 8002a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a3e:	4798      	blx	r3
 8002a40:	3601      	adds	r6, #1
 8002a42:	e7f2      	b.n	8002a2a <__libc_init_array+0x1e>
 8002a44:	08002aac 	.word	0x08002aac
 8002a48:	08002aac 	.word	0x08002aac
 8002a4c:	08002aac 	.word	0x08002aac
 8002a50:	08002ab0 	.word	0x08002ab0

08002a54 <_init>:
 8002a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a56:	bf00      	nop
 8002a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a5a:	bc08      	pop	{r3}
 8002a5c:	469e      	mov	lr, r3
 8002a5e:	4770      	bx	lr

08002a60 <_fini>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr
