{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539976425718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539976425719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 16:13:45 2018 " "Processing started: Fri Oct 19 16:13:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539976425719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976425719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consequence -c consequence " "Command: quartus_map --read_settings_files=on --write_settings_files=off consequence -c consequence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976425720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539976426016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539976426017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-SIPO " "Found design unit 1: shift_register-SIPO" {  } { { "modules/shift_register.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445708 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "modules/shift_register.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/xorshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/xorshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorshift-x32bits " "Found design unit 1: xorshift-x32bits" {  } { { "modules/xorshift.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445709 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorshift " "Found entity 1: xorshift" {  } { { "modules/xorshift.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorshift_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorshift_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorshift_test " "Found entity 1: xorshift_test" {  } { { "xorshift_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/xorshift_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_test " "Found entity 1: shift_register_test" {  } { { "shift_register_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/shift_register_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/nec_ir_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/nec_ir_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nec_ir_controller-behaviour " "Found design unit 1: nec_ir_controller-behaviour" {  } { { "modules/nec_ir_controller.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/nec_ir_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445711 ""} { "Info" "ISGN_ENTITY_NAME" "1 nec_ir_controller " "Found entity 1: nec_ir_controller" {  } { { "modules/nec_ir_controller.vhd" "" { Text "/home/jrmmendes/Work/HDL/ConSequence/src/modules/nec_ir_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nec_ir_controller_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nec_ir_controller_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nec_ir_controller_test " "Found entity 1: nec_ir_controller_test" {  } { { "nec_ir_controller_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/nec_ir_controller_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539976445712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976445712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nec_ir_controller_test " "Elaborating entity \"nec_ir_controller_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539976445796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nec_ir_controller nec_ir_controller:inst " "Elaborating entity \"nec_ir_controller\" for hierarchy \"nec_ir_controller:inst\"" {  } { { "nec_ir_controller_test.bdf" "inst" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/nec_ir_controller_test.bdf" { { 112 368 592 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539976445804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "nec_ir_controller_test.bdf" "" { Schematic "/home/jrmmendes/Work/HDL/ConSequence/src/nec_ir_controller_test.bdf" { { 136 680 856 152 "LEDR\[0\]" "" } { 168 680 856 184 "LEDR\[1\]" "" } { 200 680 856 216 "LEDR\[2\]" "" } { 160 600 672 176 "LEDR\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539976446603 "|nec_ir_controller_test|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539976446603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539976446752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539976447568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539976447568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539976447627 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539976447627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539976447627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539976447627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539976447656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 16:14:07 2018 " "Processing ended: Fri Oct 19 16:14:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539976447656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539976447656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539976447656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539976447656 ""}
