{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634658966181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1634658966183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983035 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983088 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983243 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983243 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"00\"\";  expecting \";\" bancoReg.vhd(40) " "VHDL syntax error at bancoReg.vhd(40) near text \"X\"00\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983256 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0A\"\";  expecting \";\" bancoReg.vhd(41) " "VHDL syntax error at bancoReg.vhd(41) near text \"X\"0A\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983257 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0B\"\";  expecting \";\" bancoReg.vhd(42) " "VHDL syntax error at bancoReg.vhd(42) near text \"X\"0B\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983258 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0C\"\";  expecting \";\" bancoReg.vhd(43) " "VHDL syntax error at bancoReg.vhd(43) near text \"X\"0C\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983258 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"0D\"\";  expecting \";\" bancoReg.vhd(44) " "VHDL syntax error at bancoReg.vhd(44) near text \"X\"0D\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983258 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"16\"\";  expecting \";\" bancoReg.vhd(45) " "VHDL syntax error at bancoReg.vhd(45) near text \"X\"16\"\";  expecting \";\"" {  } { { "bancoReg.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/bancoReg.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bancoreg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634658983272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983272 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator Aula13.vhd(69) " "VHDL syntax error at Aula13.vhd(69) near text \"end\";  expecting \"(\", or an identifier (\"end\" is a reserved keyword), or  unary operator" {  } { { "Aula13.vhd" "" { Text "//Mac/Home/Desktop/Insper/Design_de_computadores/Aula13/Aula13.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1634658983283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula13.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634658983285 ""}
