
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//renice_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400af0 <.init>:
  400af0:	stp	x29, x30, [sp, #-16]!
  400af4:	mov	x29, sp
  400af8:	bl	400d30 <ferror@plt+0x60>
  400afc:	ldp	x29, x30, [sp], #16
  400b00:	ret

Disassembly of section .plt:

0000000000400b10 <_exit@plt-0x20>:
  400b10:	stp	x16, x30, [sp, #-16]!
  400b14:	adrp	x16, 411000 <ferror@plt+0x10330>
  400b18:	ldr	x17, [x16, #4088]
  400b1c:	add	x16, x16, #0xff8
  400b20:	br	x17
  400b24:	nop
  400b28:	nop
  400b2c:	nop

0000000000400b30 <_exit@plt>:
  400b30:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b34:	ldr	x17, [x16]
  400b38:	add	x16, x16, #0x0
  400b3c:	br	x17

0000000000400b40 <fputs@plt>:
  400b40:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b44:	ldr	x17, [x16, #8]
  400b48:	add	x16, x16, #0x8
  400b4c:	br	x17

0000000000400b50 <exit@plt>:
  400b50:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b54:	ldr	x17, [x16, #16]
  400b58:	add	x16, x16, #0x10
  400b5c:	br	x17

0000000000400b60 <dup@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b64:	ldr	x17, [x16, #24]
  400b68:	add	x16, x16, #0x18
  400b6c:	br	x17

0000000000400b70 <__cxa_atexit@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b74:	ldr	x17, [x16, #32]
  400b78:	add	x16, x16, #0x20
  400b7c:	br	x17

0000000000400b80 <fputc@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b84:	ldr	x17, [x16, #40]
  400b88:	add	x16, x16, #0x28
  400b8c:	br	x17

0000000000400b90 <fileno@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b94:	ldr	x17, [x16, #48]
  400b98:	add	x16, x16, #0x30
  400b9c:	br	x17

0000000000400ba0 <bindtextdomain@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400ba4:	ldr	x17, [x16, #56]
  400ba8:	add	x16, x16, #0x38
  400bac:	br	x17

0000000000400bb0 <__libc_start_main@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400bb4:	ldr	x17, [x16, #64]
  400bb8:	add	x16, x16, #0x40
  400bbc:	br	x17

0000000000400bc0 <getpwnam@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400bc4:	ldr	x17, [x16, #72]
  400bc8:	add	x16, x16, #0x48
  400bcc:	br	x17

0000000000400bd0 <close@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400bd4:	ldr	x17, [x16, #80]
  400bd8:	add	x16, x16, #0x50
  400bdc:	br	x17

0000000000400be0 <__gmon_start__@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400be4:	ldr	x17, [x16, #88]
  400be8:	add	x16, x16, #0x58
  400bec:	br	x17

0000000000400bf0 <abort@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400bf4:	ldr	x17, [x16, #96]
  400bf8:	add	x16, x16, #0x60
  400bfc:	br	x17

0000000000400c00 <textdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c04:	ldr	x17, [x16, #104]
  400c08:	add	x16, x16, #0x68
  400c0c:	br	x17

0000000000400c10 <getpriority@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c14:	ldr	x17, [x16, #112]
  400c18:	add	x16, x16, #0x70
  400c1c:	br	x17

0000000000400c20 <strcmp@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c24:	ldr	x17, [x16, #120]
  400c28:	add	x16, x16, #0x78
  400c2c:	br	x17

0000000000400c30 <warn@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c34:	ldr	x17, [x16, #128]
  400c38:	add	x16, x16, #0x80
  400c3c:	br	x17

0000000000400c40 <strtol@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c44:	ldr	x17, [x16, #136]
  400c48:	add	x16, x16, #0x88
  400c4c:	br	x17

0000000000400c50 <fflush@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c54:	ldr	x17, [x16, #144]
  400c58:	add	x16, x16, #0x90
  400c5c:	br	x17

0000000000400c60 <warnx@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c64:	ldr	x17, [x16, #152]
  400c68:	add	x16, x16, #0x98
  400c6c:	br	x17

0000000000400c70 <dcgettext@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c74:	ldr	x17, [x16, #160]
  400c78:	add	x16, x16, #0xa0
  400c7c:	br	x17

0000000000400c80 <printf@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c84:	ldr	x17, [x16, #168]
  400c88:	add	x16, x16, #0xa8
  400c8c:	br	x17

0000000000400c90 <__errno_location@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11330>
  400c94:	ldr	x17, [x16, #176]
  400c98:	add	x16, x16, #0xb0
  400c9c:	br	x17

0000000000400ca0 <setpriority@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400ca4:	ldr	x17, [x16, #184]
  400ca8:	add	x16, x16, #0xb8
  400cac:	br	x17

0000000000400cb0 <fprintf@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400cb4:	ldr	x17, [x16, #192]
  400cb8:	add	x16, x16, #0xc0
  400cbc:	br	x17

0000000000400cc0 <setlocale@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400cc4:	ldr	x17, [x16, #200]
  400cc8:	add	x16, x16, #0xc8
  400ccc:	br	x17

0000000000400cd0 <ferror@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x11330>
  400cd4:	ldr	x17, [x16, #208]
  400cd8:	add	x16, x16, #0xd0
  400cdc:	br	x17

Disassembly of section .text:

0000000000400ce0 <.text>:
  400ce0:	mov	x29, #0x0                   	// #0
  400ce4:	mov	x30, #0x0                   	// #0
  400ce8:	mov	x5, x0
  400cec:	ldr	x1, [sp]
  400cf0:	add	x2, sp, #0x8
  400cf4:	mov	x6, sp
  400cf8:	movz	x0, #0x0, lsl #48
  400cfc:	movk	x0, #0x0, lsl #32
  400d00:	movk	x0, #0x40, lsl #16
  400d04:	movk	x0, #0xdec
  400d08:	movz	x3, #0x0, lsl #48
  400d0c:	movk	x3, #0x0, lsl #32
  400d10:	movk	x3, #0x40, lsl #16
  400d14:	movk	x3, #0x1598
  400d18:	movz	x4, #0x0, lsl #48
  400d1c:	movk	x4, #0x0, lsl #32
  400d20:	movk	x4, #0x40, lsl #16
  400d24:	movk	x4, #0x1618
  400d28:	bl	400bb0 <__libc_start_main@plt>
  400d2c:	bl	400bf0 <abort@plt>
  400d30:	adrp	x0, 411000 <ferror@plt+0x10330>
  400d34:	ldr	x0, [x0, #4064]
  400d38:	cbz	x0, 400d40 <ferror@plt+0x70>
  400d3c:	b	400be0 <__gmon_start__@plt>
  400d40:	ret
  400d44:	nop
  400d48:	adrp	x0, 412000 <ferror@plt+0x11330>
  400d4c:	add	x0, x0, #0xe8
  400d50:	adrp	x1, 412000 <ferror@plt+0x11330>
  400d54:	add	x1, x1, #0xe8
  400d58:	cmp	x1, x0
  400d5c:	b.eq	400d74 <ferror@plt+0xa4>  // b.none
  400d60:	adrp	x1, 401000 <ferror@plt+0x330>
  400d64:	ldr	x1, [x1, #1608]
  400d68:	cbz	x1, 400d74 <ferror@plt+0xa4>
  400d6c:	mov	x16, x1
  400d70:	br	x16
  400d74:	ret
  400d78:	adrp	x0, 412000 <ferror@plt+0x11330>
  400d7c:	add	x0, x0, #0xe8
  400d80:	adrp	x1, 412000 <ferror@plt+0x11330>
  400d84:	add	x1, x1, #0xe8
  400d88:	sub	x1, x1, x0
  400d8c:	lsr	x2, x1, #63
  400d90:	add	x1, x2, x1, asr #3
  400d94:	cmp	xzr, x1, asr #1
  400d98:	asr	x1, x1, #1
  400d9c:	b.eq	400db4 <ferror@plt+0xe4>  // b.none
  400da0:	adrp	x2, 401000 <ferror@plt+0x330>
  400da4:	ldr	x2, [x2, #1616]
  400da8:	cbz	x2, 400db4 <ferror@plt+0xe4>
  400dac:	mov	x16, x2
  400db0:	br	x16
  400db4:	ret
  400db8:	stp	x29, x30, [sp, #-32]!
  400dbc:	mov	x29, sp
  400dc0:	str	x19, [sp, #16]
  400dc4:	adrp	x19, 412000 <ferror@plt+0x11330>
  400dc8:	ldrb	w0, [x19, #256]
  400dcc:	cbnz	w0, 400ddc <ferror@plt+0x10c>
  400dd0:	bl	400d48 <ferror@plt+0x78>
  400dd4:	mov	w0, #0x1                   	// #1
  400dd8:	strb	w0, [x19, #256]
  400ddc:	ldr	x19, [sp, #16]
  400de0:	ldp	x29, x30, [sp], #32
  400de4:	ret
  400de8:	b	400d78 <ferror@plt+0xa8>
  400dec:	sub	sp, sp, #0x70
  400df0:	stp	x20, x19, [sp, #96]
  400df4:	mov	x19, x1
  400df8:	adrp	x1, 401000 <ferror@plt+0x330>
  400dfc:	mov	w20, w0
  400e00:	add	x1, x1, #0x879
  400e04:	mov	w0, #0x6                   	// #6
  400e08:	stp	x29, x30, [sp, #16]
  400e0c:	stp	x28, x27, [sp, #32]
  400e10:	stp	x26, x25, [sp, #48]
  400e14:	stp	x24, x23, [sp, #64]
  400e18:	stp	x22, x21, [sp, #80]
  400e1c:	add	x29, sp, #0x10
  400e20:	str	xzr, [sp, #8]
  400e24:	bl	400cc0 <setlocale@plt>
  400e28:	adrp	x21, 401000 <ferror@plt+0x330>
  400e2c:	add	x21, x21, #0x658
  400e30:	adrp	x1, 401000 <ferror@plt+0x330>
  400e34:	add	x1, x1, #0x663
  400e38:	mov	x0, x21
  400e3c:	bl	400ba0 <bindtextdomain@plt>
  400e40:	mov	x0, x21
  400e44:	bl	400c00 <textdomain@plt>
  400e48:	adrp	x0, 401000 <ferror@plt+0x330>
  400e4c:	add	x0, x0, #0x488
  400e50:	bl	401620 <ferror@plt+0x950>
  400e54:	mov	x22, x19
  400e58:	ldr	x21, [x22, #8]!
  400e5c:	sub	w23, w20, #0x1
  400e60:	cmp	w23, #0x1
  400e64:	b.ne	400ecc <ferror@plt+0x1fc>  // b.any
  400e68:	adrp	x1, 401000 <ferror@plt+0x330>
  400e6c:	add	x1, x1, #0x675
  400e70:	mov	x0, x21
  400e74:	bl	400c20 <strcmp@plt>
  400e78:	cbz	w0, 401144 <ferror@plt+0x474>
  400e7c:	adrp	x1, 401000 <ferror@plt+0x330>
  400e80:	add	x1, x1, #0x915
  400e84:	mov	x0, x21
  400e88:	bl	400c20 <strcmp@plt>
  400e8c:	cbz	w0, 401144 <ferror@plt+0x474>
  400e90:	adrp	x1, 401000 <ferror@plt+0x330>
  400e94:	add	x1, x1, #0x678
  400e98:	mov	x0, x21
  400e9c:	bl	400c20 <strcmp@plt>
  400ea0:	cbz	w0, 401114 <ferror@plt+0x444>
  400ea4:	adrp	x1, 401000 <ferror@plt+0x330>
  400ea8:	add	x1, x1, #0x67b
  400eac:	mov	x0, x21
  400eb0:	bl	400c20 <strcmp@plt>
  400eb4:	cbz	w0, 401114 <ferror@plt+0x444>
  400eb8:	adrp	x1, 401000 <ferror@plt+0x330>
  400ebc:	add	x1, x1, #0x933
  400ec0:	mov	x0, x21
  400ec4:	bl	400c20 <strcmp@plt>
  400ec8:	cbz	w0, 401114 <ferror@plt+0x444>
  400ecc:	cbz	x21, 400f00 <ferror@plt+0x230>
  400ed0:	adrp	x1, 401000 <ferror@plt+0x330>
  400ed4:	add	x1, x1, #0x69c
  400ed8:	mov	x0, x21
  400edc:	bl	400c20 <strcmp@plt>
  400ee0:	cbz	w0, 400ef8 <ferror@plt+0x228>
  400ee4:	adrp	x1, 401000 <ferror@plt+0x330>
  400ee8:	add	x1, x1, #0x69f
  400eec:	mov	x0, x21
  400ef0:	bl	400c20 <strcmp@plt>
  400ef4:	cbnz	w0, 400f00 <ferror@plt+0x230>
  400ef8:	sub	w23, w20, #0x2
  400efc:	add	x22, x19, #0x10
  400f00:	cmp	w23, #0x2
  400f04:	b.lt	4010f8 <ferror@plt+0x428>  // b.tstop
  400f08:	ldr	x0, [x22]
  400f0c:	cbz	x0, 4010f8 <ferror@plt+0x428>
  400f10:	add	x1, sp, #0x8
  400f14:	mov	w2, #0xa                   	// #10
  400f18:	bl	400c40 <strtol@plt>
  400f1c:	ldr	x8, [sp, #8]
  400f20:	str	x0, [sp]
  400f24:	ldrb	w8, [x8]
  400f28:	cbnz	w8, 401148 <ferror@plt+0x478>
  400f2c:	add	w27, w23, #0x1
  400f30:	add	x19, x22, #0x8
  400f34:	adrp	x20, 401000 <ferror@plt+0x330>
  400f38:	adrp	x21, 401000 <ferror@plt+0x330>
  400f3c:	adrp	x22, 401000 <ferror@plt+0x330>
  400f40:	adrp	x23, 401000 <ferror@plt+0x330>
  400f44:	adrp	x24, 401000 <ferror@plt+0x330>
  400f48:	mov	w25, wzr
  400f4c:	mov	w28, wzr
  400f50:	add	x20, x20, #0x6fc
  400f54:	add	x21, x21, #0x6ff
  400f58:	add	x22, x22, #0x706
  400f5c:	add	x23, x23, #0x709
  400f60:	add	x24, x24, #0x710
  400f64:	b	400f7c <ferror@plt+0x2ac>
  400f68:	mov	w28, #0x1                   	// #1
  400f6c:	sub	w27, w27, #0x1
  400f70:	cmp	w27, #0x2
  400f74:	add	x19, x19, #0x8
  400f78:	b.le	4010d0 <ferror@plt+0x400>
  400f7c:	ldr	x26, [x19]
  400f80:	mov	x1, x20
  400f84:	mov	x0, x26
  400f88:	bl	400c20 <strcmp@plt>
  400f8c:	cbz	w0, 400f68 <ferror@plt+0x298>
  400f90:	mov	x0, x26
  400f94:	mov	x1, x21
  400f98:	bl	400c20 <strcmp@plt>
  400f9c:	cbz	w0, 400f68 <ferror@plt+0x298>
  400fa0:	mov	x0, x26
  400fa4:	mov	x1, x22
  400fa8:	bl	400c20 <strcmp@plt>
  400fac:	cbz	w0, 401004 <ferror@plt+0x334>
  400fb0:	mov	x0, x26
  400fb4:	mov	x1, x23
  400fb8:	bl	400c20 <strcmp@plt>
  400fbc:	cbz	w0, 401004 <ferror@plt+0x334>
  400fc0:	mov	x0, x26
  400fc4:	mov	x1, x24
  400fc8:	bl	400c20 <strcmp@plt>
  400fcc:	cbz	w0, 40100c <ferror@plt+0x33c>
  400fd0:	adrp	x1, 401000 <ferror@plt+0x330>
  400fd4:	mov	x0, x26
  400fd8:	add	x1, x1, #0x713
  400fdc:	bl	400c20 <strcmp@plt>
  400fe0:	cbz	w0, 40100c <ferror@plt+0x33c>
  400fe4:	cmp	w28, #0x2
  400fe8:	b.ne	401014 <ferror@plt+0x344>  // b.any
  400fec:	mov	x0, x26
  400ff0:	bl	400bc0 <getpwnam@plt>
  400ff4:	cbz	x0, 401068 <ferror@plt+0x398>
  400ff8:	ldr	w1, [x0, #16]
  400ffc:	tbz	w1, #31, 401080 <ferror@plt+0x3b0>
  401000:	b	40108c <ferror@plt+0x3bc>
  401004:	mov	w28, #0x2                   	// #2
  401008:	b	400f6c <ferror@plt+0x29c>
  40100c:	mov	w28, wzr
  401010:	b	400f6c <ferror@plt+0x29c>
  401014:	add	x1, sp, #0x8
  401018:	mov	w2, #0xa                   	// #10
  40101c:	mov	x0, x26
  401020:	bl	400c40 <strtol@plt>
  401024:	mov	x1, x0
  401028:	tbnz	w1, #31, 401038 <ferror@plt+0x368>
  40102c:	ldr	x8, [sp, #8]
  401030:	ldrb	w8, [x8]
  401034:	cbz	w8, 4010b4 <ferror@plt+0x3e4>
  401038:	adrp	x1, 401000 <ferror@plt+0x330>
  40103c:	mov	w2, #0x5                   	// #5
  401040:	mov	x0, xzr
  401044:	add	x1, x1, #0x729
  401048:	bl	400c70 <dcgettext@plt>
  40104c:	adrp	x8, 401000 <ferror@plt+0x330>
  401050:	add	x8, x8, #0xa08
  401054:	ldr	x1, [x8, w28, sxtw #3]
  401058:	ldr	x2, [x19]
  40105c:	bl	400c60 <warnx@plt>
  401060:	mov	w25, #0x1                   	// #1
  401064:	b	400f6c <ferror@plt+0x29c>
  401068:	ldr	x0, [x19]
  40106c:	add	x1, sp, #0x8
  401070:	mov	w2, #0xa                   	// #10
  401074:	bl	400c40 <strtol@plt>
  401078:	mov	x1, x0
  40107c:	tbnz	w1, #31, 40108c <ferror@plt+0x3bc>
  401080:	ldr	x8, [sp, #8]
  401084:	ldrb	w8, [x8]
  401088:	cbz	w8, 4010bc <ferror@plt+0x3ec>
  40108c:	adrp	x1, 401000 <ferror@plt+0x330>
  401090:	mov	w2, #0x5                   	// #5
  401094:	mov	x0, xzr
  401098:	add	x1, x1, #0x719
  40109c:	bl	400c70 <dcgettext@plt>
  4010a0:	ldr	x1, [x19]
  4010a4:	bl	400c60 <warnx@plt>
  4010a8:	mov	w25, #0x1                   	// #1
  4010ac:	mov	w28, #0x2                   	// #2
  4010b0:	b	400f6c <ferror@plt+0x29c>
  4010b4:	mov	w0, w28
  4010b8:	b	4010c0 <ferror@plt+0x3f0>
  4010bc:	mov	w0, #0x2                   	// #2
  4010c0:	ldr	x2, [sp]
  4010c4:	bl	40132c <ferror@plt+0x65c>
  4010c8:	orr	w25, w0, w25
  4010cc:	b	400f6c <ferror@plt+0x29c>
  4010d0:	cmp	w25, #0x0
  4010d4:	ldp	x20, x19, [sp, #96]
  4010d8:	ldp	x22, x21, [sp, #80]
  4010dc:	ldp	x24, x23, [sp, #64]
  4010e0:	ldp	x26, x25, [sp, #48]
  4010e4:	ldp	x28, x27, [sp, #32]
  4010e8:	ldp	x29, x30, [sp, #16]
  4010ec:	cset	w0, ne  // ne = any
  4010f0:	add	sp, sp, #0x70
  4010f4:	ret
  4010f8:	adrp	x1, 401000 <ferror@plt+0x330>
  4010fc:	add	x1, x1, #0x6aa
  401100:	mov	w2, #0x5                   	// #5
  401104:	mov	x0, xzr
  401108:	bl	400c70 <dcgettext@plt>
  40110c:	bl	400c60 <warnx@plt>
  401110:	b	401164 <ferror@plt+0x494>
  401114:	adrp	x1, 401000 <ferror@plt+0x330>
  401118:	add	x1, x1, #0x67e
  40111c:	mov	w2, #0x5                   	// #5
  401120:	mov	x0, xzr
  401124:	bl	400c70 <dcgettext@plt>
  401128:	adrp	x8, 412000 <ferror@plt+0x11330>
  40112c:	ldr	x1, [x8, #248]
  401130:	adrp	x2, 401000 <ferror@plt+0x330>
  401134:	add	x2, x2, #0x68a
  401138:	bl	400c80 <printf@plt>
  40113c:	mov	w0, wzr
  401140:	bl	400b50 <exit@plt>
  401144:	bl	40119c <ferror@plt+0x4cc>
  401148:	adrp	x1, 401000 <ferror@plt+0x330>
  40114c:	add	x1, x1, #0x6e6
  401150:	mov	w2, #0x5                   	// #5
  401154:	mov	x0, xzr
  401158:	bl	400c70 <dcgettext@plt>
  40115c:	ldr	x1, [x22]
  401160:	bl	400c60 <warnx@plt>
  401164:	adrp	x8, 412000 <ferror@plt+0x11330>
  401168:	ldr	x19, [x8, #232]
  40116c:	adrp	x1, 401000 <ferror@plt+0x330>
  401170:	add	x1, x1, #0x6bf
  401174:	mov	w2, #0x5                   	// #5
  401178:	mov	x0, xzr
  40117c:	bl	400c70 <dcgettext@plt>
  401180:	adrp	x8, 412000 <ferror@plt+0x11330>
  401184:	ldr	x2, [x8, #248]
  401188:	mov	x1, x0
  40118c:	mov	x0, x19
  401190:	bl	400cb0 <fprintf@plt>
  401194:	mov	w0, #0x1                   	// #1
  401198:	bl	400b50 <exit@plt>
  40119c:	stp	x29, x30, [sp, #-32]!
  4011a0:	adrp	x8, 412000 <ferror@plt+0x11330>
  4011a4:	str	x19, [sp, #16]
  4011a8:	ldr	x19, [x8, #240]
  4011ac:	adrp	x1, 401000 <ferror@plt+0x330>
  4011b0:	add	x1, x1, #0x746
  4011b4:	mov	w2, #0x5                   	// #5
  4011b8:	mov	x0, xzr
  4011bc:	mov	x29, sp
  4011c0:	bl	400c70 <dcgettext@plt>
  4011c4:	mov	x1, x19
  4011c8:	bl	400b40 <fputs@plt>
  4011cc:	adrp	x1, 401000 <ferror@plt+0x330>
  4011d0:	add	x1, x1, #0x74f
  4011d4:	mov	w2, #0x5                   	// #5
  4011d8:	mov	x0, xzr
  4011dc:	bl	400c70 <dcgettext@plt>
  4011e0:	adrp	x8, 412000 <ferror@plt+0x11330>
  4011e4:	ldr	x2, [x8, #248]
  4011e8:	mov	x1, x0
  4011ec:	mov	x0, x19
  4011f0:	bl	400cb0 <fprintf@plt>
  4011f4:	mov	w0, #0xa                   	// #10
  4011f8:	mov	x1, x19
  4011fc:	bl	400b80 <fputc@plt>
  401200:	adrp	x1, 401000 <ferror@plt+0x330>
  401204:	add	x1, x1, #0x7d0
  401208:	mov	w2, #0x5                   	// #5
  40120c:	mov	x0, xzr
  401210:	bl	400c70 <dcgettext@plt>
  401214:	mov	x1, x19
  401218:	bl	400b40 <fputs@plt>
  40121c:	adrp	x1, 401000 <ferror@plt+0x330>
  401220:	add	x1, x1, #0x7fa
  401224:	mov	w2, #0x5                   	// #5
  401228:	mov	x0, xzr
  40122c:	bl	400c70 <dcgettext@plt>
  401230:	mov	x1, x19
  401234:	bl	400b40 <fputs@plt>
  401238:	adrp	x1, 401000 <ferror@plt+0x330>
  40123c:	add	x1, x1, #0x805
  401240:	mov	w2, #0x5                   	// #5
  401244:	mov	x0, xzr
  401248:	bl	400c70 <dcgettext@plt>
  40124c:	mov	x1, x19
  401250:	bl	400b40 <fputs@plt>
  401254:	adrp	x1, 401000 <ferror@plt+0x330>
  401258:	add	x1, x1, #0x835
  40125c:	mov	w2, #0x5                   	// #5
  401260:	mov	x0, xzr
  401264:	bl	400c70 <dcgettext@plt>
  401268:	mov	x1, x19
  40126c:	bl	400b40 <fputs@plt>
  401270:	adrp	x1, 401000 <ferror@plt+0x330>
  401274:	add	x1, x1, #0x87a
  401278:	mov	w2, #0x5                   	// #5
  40127c:	mov	x0, xzr
  401280:	bl	400c70 <dcgettext@plt>
  401284:	mov	x1, x19
  401288:	bl	400b40 <fputs@plt>
  40128c:	adrp	x1, 401000 <ferror@plt+0x330>
  401290:	add	x1, x1, #0x8bb
  401294:	mov	w2, #0x5                   	// #5
  401298:	mov	x0, xzr
  40129c:	bl	400c70 <dcgettext@plt>
  4012a0:	mov	x1, x19
  4012a4:	bl	400b40 <fputs@plt>
  4012a8:	mov	w0, #0xa                   	// #10
  4012ac:	mov	x1, x19
  4012b0:	bl	400b80 <fputc@plt>
  4012b4:	adrp	x1, 401000 <ferror@plt+0x330>
  4012b8:	add	x1, x1, #0x91c
  4012bc:	mov	w2, #0x5                   	// #5
  4012c0:	mov	x0, xzr
  4012c4:	bl	400c70 <dcgettext@plt>
  4012c8:	adrp	x1, 401000 <ferror@plt+0x330>
  4012cc:	mov	x19, x0
  4012d0:	add	x1, x1, #0x93d
  4012d4:	mov	w2, #0x5                   	// #5
  4012d8:	mov	x0, xzr
  4012dc:	bl	400c70 <dcgettext@plt>
  4012e0:	mov	x4, x0
  4012e4:	adrp	x0, 401000 <ferror@plt+0x330>
  4012e8:	adrp	x1, 401000 <ferror@plt+0x330>
  4012ec:	adrp	x3, 401000 <ferror@plt+0x330>
  4012f0:	add	x0, x0, #0x8ff
  4012f4:	add	x1, x1, #0x910
  4012f8:	add	x3, x3, #0x92e
  4012fc:	mov	x2, x19
  401300:	bl	400c80 <printf@plt>
  401304:	adrp	x1, 401000 <ferror@plt+0x330>
  401308:	add	x1, x1, #0x94d
  40130c:	mov	w2, #0x5                   	// #5
  401310:	mov	x0, xzr
  401314:	bl	400c70 <dcgettext@plt>
  401318:	adrp	x1, 401000 <ferror@plt+0x330>
  40131c:	add	x1, x1, #0x968
  401320:	bl	400c80 <printf@plt>
  401324:	mov	w0, wzr
  401328:	bl	400b50 <exit@plt>
  40132c:	stp	x29, x30, [sp, #-64]!
  401330:	stp	x24, x23, [sp, #16]
  401334:	stp	x22, x21, [sp, #32]
  401338:	stp	x20, x19, [sp, #48]
  40133c:	mov	x29, sp
  401340:	mov	w23, w2
  401344:	mov	w19, w1
  401348:	mov	w20, w0
  40134c:	bl	400c90 <__errno_location@plt>
  401350:	mov	x22, x0
  401354:	str	wzr, [x0]
  401358:	mov	w0, w20
  40135c:	mov	w1, w19
  401360:	bl	400c10 <getpriority@plt>
  401364:	mov	w21, w0
  401368:	cmn	w0, #0x1
  40136c:	b.eq	4013d8 <ferror@plt+0x708>  // b.none
  401370:	mov	w0, w20
  401374:	mov	w1, w19
  401378:	mov	w2, w23
  40137c:	bl	400ca0 <setpriority@plt>
  401380:	tbnz	w0, #31, 401414 <ferror@plt+0x744>
  401384:	mov	w0, w20
  401388:	mov	w1, w19
  40138c:	str	wzr, [x22]
  401390:	bl	400c10 <getpriority@plt>
  401394:	adrp	x24, 401000 <ferror@plt+0x330>
  401398:	mov	w23, w0
  40139c:	cmn	w0, #0x1
  4013a0:	add	x24, x24, #0xa08
  4013a4:	b.eq	401454 <ferror@plt+0x784>  // b.none
  4013a8:	adrp	x1, 401000 <ferror@plt+0x330>
  4013ac:	add	x1, x1, #0x9b9
  4013b0:	mov	w2, #0x5                   	// #5
  4013b4:	mov	x0, xzr
  4013b8:	bl	400c70 <dcgettext@plt>
  4013bc:	ldr	x2, [x24, w20, sxtw #3]
  4013c0:	mov	w1, w19
  4013c4:	mov	w3, w21
  4013c8:	mov	w4, w23
  4013cc:	bl	400c80 <printf@plt>
  4013d0:	mov	w0, wzr
  4013d4:	b	401440 <ferror@plt+0x770>
  4013d8:	ldr	w8, [x22]
  4013dc:	cbz	w8, 401370 <ferror@plt+0x6a0>
  4013e0:	adrp	x1, 401000 <ferror@plt+0x330>
  4013e4:	add	x1, x1, #0x9e3
  4013e8:	mov	w2, #0x5                   	// #5
  4013ec:	mov	x0, xzr
  4013f0:	bl	400c70 <dcgettext@plt>
  4013f4:	adrp	x8, 401000 <ferror@plt+0x330>
  4013f8:	add	x8, x8, #0xa08
  4013fc:	ldr	x2, [x8, w20, sxtw #3]
  401400:	mov	w1, w19
  401404:	bl	400c30 <warn@plt>
  401408:	ldr	w8, [x22]
  40140c:	cbnz	w8, 40143c <ferror@plt+0x76c>
  401410:	b	401370 <ferror@plt+0x6a0>
  401414:	adrp	x1, 401000 <ferror@plt+0x330>
  401418:	add	x1, x1, #0x996
  40141c:	mov	w2, #0x5                   	// #5
  401420:	mov	x0, xzr
  401424:	bl	400c70 <dcgettext@plt>
  401428:	adrp	x8, 401000 <ferror@plt+0x330>
  40142c:	add	x8, x8, #0xa08
  401430:	ldr	x2, [x8, w20, sxtw #3]
  401434:	mov	w1, w19
  401438:	bl	400c30 <warn@plt>
  40143c:	mov	w0, #0x1                   	// #1
  401440:	ldp	x20, x19, [sp, #48]
  401444:	ldp	x22, x21, [sp, #32]
  401448:	ldp	x24, x23, [sp, #16]
  40144c:	ldp	x29, x30, [sp], #64
  401450:	ret
  401454:	ldr	w8, [x22]
  401458:	cbz	w8, 4013a8 <ferror@plt+0x6d8>
  40145c:	adrp	x1, 401000 <ferror@plt+0x330>
  401460:	add	x1, x1, #0x9e3
  401464:	mov	w2, #0x5                   	// #5
  401468:	mov	x0, xzr
  40146c:	bl	400c70 <dcgettext@plt>
  401470:	ldr	x2, [x24, w20, sxtw #3]
  401474:	mov	w1, w19
  401478:	bl	400c30 <warn@plt>
  40147c:	ldr	w8, [x22]
  401480:	cbnz	w8, 40143c <ferror@plt+0x76c>
  401484:	b	4013a8 <ferror@plt+0x6d8>
  401488:	stp	x29, x30, [sp, #-32]!
  40148c:	adrp	x8, 412000 <ferror@plt+0x11330>
  401490:	stp	x20, x19, [sp, #16]
  401494:	ldr	x20, [x8, #240]
  401498:	mov	x29, sp
  40149c:	bl	400c90 <__errno_location@plt>
  4014a0:	mov	x19, x0
  4014a4:	str	wzr, [x0]
  4014a8:	mov	x0, x20
  4014ac:	bl	400cd0 <ferror@plt>
  4014b0:	cbnz	w0, 401550 <ferror@plt+0x880>
  4014b4:	mov	x0, x20
  4014b8:	bl	400c50 <fflush@plt>
  4014bc:	cbz	w0, 401510 <ferror@plt+0x840>
  4014c0:	ldr	w20, [x19]
  4014c4:	cmp	w20, #0x9
  4014c8:	b.eq	4014d4 <ferror@plt+0x804>  // b.none
  4014cc:	cmp	w20, #0x20
  4014d0:	b.ne	401568 <ferror@plt+0x898>  // b.any
  4014d4:	adrp	x8, 412000 <ferror@plt+0x11330>
  4014d8:	ldr	x20, [x8, #232]
  4014dc:	str	wzr, [x19]
  4014e0:	mov	x0, x20
  4014e4:	bl	400cd0 <ferror@plt>
  4014e8:	cbnz	w0, 401590 <ferror@plt+0x8c0>
  4014ec:	mov	x0, x20
  4014f0:	bl	400c50 <fflush@plt>
  4014f4:	cbz	w0, 401530 <ferror@plt+0x860>
  4014f8:	ldr	w8, [x19]
  4014fc:	cmp	w8, #0x9
  401500:	b.ne	401590 <ferror@plt+0x8c0>  // b.any
  401504:	ldp	x20, x19, [sp, #16]
  401508:	ldp	x29, x30, [sp], #32
  40150c:	ret
  401510:	mov	x0, x20
  401514:	bl	400b90 <fileno@plt>
  401518:	tbnz	w0, #31, 4014c0 <ferror@plt+0x7f0>
  40151c:	bl	400b60 <dup@plt>
  401520:	tbnz	w0, #31, 4014c0 <ferror@plt+0x7f0>
  401524:	bl	400bd0 <close@plt>
  401528:	cbnz	w0, 4014c0 <ferror@plt+0x7f0>
  40152c:	b	4014d4 <ferror@plt+0x804>
  401530:	mov	x0, x20
  401534:	bl	400b90 <fileno@plt>
  401538:	tbnz	w0, #31, 4014f8 <ferror@plt+0x828>
  40153c:	bl	400b60 <dup@plt>
  401540:	tbnz	w0, #31, 4014f8 <ferror@plt+0x828>
  401544:	bl	400bd0 <close@plt>
  401548:	cbnz	w0, 4014f8 <ferror@plt+0x828>
  40154c:	b	401504 <ferror@plt+0x834>
  401550:	adrp	x1, 401000 <ferror@plt+0x330>
  401554:	add	x1, x1, #0x73a
  401558:	mov	w2, #0x5                   	// #5
  40155c:	mov	x0, xzr
  401560:	bl	400c70 <dcgettext@plt>
  401564:	b	401580 <ferror@plt+0x8b0>
  401568:	adrp	x1, 401000 <ferror@plt+0x330>
  40156c:	add	x1, x1, #0x73a
  401570:	mov	w2, #0x5                   	// #5
  401574:	mov	x0, xzr
  401578:	bl	400c70 <dcgettext@plt>
  40157c:	cbnz	w20, 40158c <ferror@plt+0x8bc>
  401580:	bl	400c60 <warnx@plt>
  401584:	mov	w0, #0x1                   	// #1
  401588:	bl	400b30 <_exit@plt>
  40158c:	bl	400c30 <warn@plt>
  401590:	mov	w0, #0x1                   	// #1
  401594:	bl	400b30 <_exit@plt>
  401598:	stp	x29, x30, [sp, #-64]!
  40159c:	mov	x29, sp
  4015a0:	stp	x19, x20, [sp, #16]
  4015a4:	adrp	x20, 411000 <ferror@plt+0x10330>
  4015a8:	add	x20, x20, #0xdf0
  4015ac:	stp	x21, x22, [sp, #32]
  4015b0:	adrp	x21, 411000 <ferror@plt+0x10330>
  4015b4:	add	x21, x21, #0xde8
  4015b8:	sub	x20, x20, x21
  4015bc:	mov	w22, w0
  4015c0:	stp	x23, x24, [sp, #48]
  4015c4:	mov	x23, x1
  4015c8:	mov	x24, x2
  4015cc:	bl	400af0 <_exit@plt-0x40>
  4015d0:	cmp	xzr, x20, asr #3
  4015d4:	b.eq	401600 <ferror@plt+0x930>  // b.none
  4015d8:	asr	x20, x20, #3
  4015dc:	mov	x19, #0x0                   	// #0
  4015e0:	ldr	x3, [x21, x19, lsl #3]
  4015e4:	mov	x2, x24
  4015e8:	add	x19, x19, #0x1
  4015ec:	mov	x1, x23
  4015f0:	mov	w0, w22
  4015f4:	blr	x3
  4015f8:	cmp	x20, x19
  4015fc:	b.ne	4015e0 <ferror@plt+0x910>  // b.any
  401600:	ldp	x19, x20, [sp, #16]
  401604:	ldp	x21, x22, [sp, #32]
  401608:	ldp	x23, x24, [sp, #48]
  40160c:	ldp	x29, x30, [sp], #64
  401610:	ret
  401614:	nop
  401618:	ret
  40161c:	nop
  401620:	adrp	x2, 412000 <ferror@plt+0x11330>
  401624:	mov	x1, #0x0                   	// #0
  401628:	ldr	x2, [x2, #224]
  40162c:	b	400b70 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401630 <.fini>:
  401630:	stp	x29, x30, [sp, #-16]!
  401634:	mov	x29, sp
  401638:	ldp	x29, x30, [sp], #16
  40163c:	ret
