// Seed: 4105970419
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4;
  assign id_1 = 1'h0;
  always @(posedge id_4 or id_4) begin
    id_1 <= 1;
  end
endmodule
