blk_diag1_audio_mixer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_audio_mixer_0_0/sim/blk_diag1_audio_mixer_0_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_midi_receiver_0_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_midi_receiver_0_0/sim/blk_diag1_midi_receiver_0_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_param_file_0_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_param_file_0_0/sim/blk_diag1_param_file_0_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_i2s_transmit1_0_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_i2s_transmit1_0_0/sim/blk_diag1_i2s_transmit1_0_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_clock_divider_2_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_clock_divider_2_0/sim/blk_diag1_clock_divider_2_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_clock_divider_2_1.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_clock_divider_2_1/sim/blk_diag1_clock_divider_2_1.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_i2s_transmit1_0_1.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_i2s_transmit1_0_1/sim/blk_diag1_i2s_transmit1_0_1.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_i2s_transmit1_0_2.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_i2s_transmit1_0_2/sim/blk_diag1_i2s_transmit1_0_2.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_clock_divider_2_2.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_clock_divider_2_2/sim/blk_diag1_clock_divider_2_2.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_processing_system7_0_0/sim/blk_diag1_processing_system7_0_0.v,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_util_vector_logic_0_0/sim/blk_diag1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_xlconcat_0_0/sim/blk_diag1_xlconcat_0_0.v,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_oscillator_0_0.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_oscillator_0_0/sim/blk_diag1_oscillator_0_0.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_xlconstant_0_0/sim/blk_diag1_xlconstant_0_0.v,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/blk_diag1/ip/blk_diag1_xlconstant_1_0/sim/blk_diag1_xlconstant_1_0.v,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
blk_diag1.vhd,vhdl,xil_defaultlib,../../../bd/blk_diag1/sim/blk_diag1.vhd,incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/ec67/hdl"incdir="../../../../fpga_synth.gen/sources_1/bd/blk_diag1/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
