// Seed: 498961697
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  type_7(
      id_3, {{id_2, id_0, id_1, id_1} {1}}, 1
  );
  assign id_2 = id_0;
endmodule
