// Seed: 3561009121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    inout tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5#(.id_7(1))
);
  wire id_8;
  wor  id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9, id_8, id_8, id_9, id_9, id_8
  );
  assign id_9 = 1;
endmodule
