Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Tue Apr 13 12:41:35 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.373        0.000                      0               681608        0.066        0.000                      0               681608        1.958        0.000                       0                320911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.373        0.000                      0               681608        0.066        0.000                      0               681608        1.958        0.000                       0                320911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.145ns (26.632%)  route 3.154ns (73.368%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=330401, unset)       0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=4738, unplaced)      0.274     0.351    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_LUT5_I3_O)        0.053     0.404 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/select_ln76_2231_fu_29385_p3_i_4/O
                         net (fo=128, unplaced)       0.247     0.651    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1457/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg_1
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.790 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1457/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_709/O
                         net (fo=3, unplaced)         0.126     0.916    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1457/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/w_index262_reg_23629_reg[5]
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.066 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1457/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_371__0/O
                         net (fo=54, unplaced)        0.192     1.258    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1460/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_25_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.408 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1460/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_133__1/O
                         net (fo=57, unplaced)        0.228     1.636    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1460/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_376__0_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.726 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1460/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_67__3/O
                         net (fo=57, unplaced)        0.228     1.954    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_94_in
                         LUT6 (Prop_LUT6_I0_O)        0.090     2.044 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_18__1/O
                         net (fo=50, unplaced)        0.267     2.311    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_73__4_0
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.349 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_600__0/O
                         net (fo=4, unplaced)         0.210     2.559    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_600__0_n_3
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.629 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_427__1/O
                         net (fo=16, unplaced)        0.241     2.870    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_427__1_n_3
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.908 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_113__1/O
                         net (fo=1, unplaced)         0.120     3.028    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_113__1_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.178 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_17/O
                         net (fo=1, unplaced)         0.156     3.334    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_17_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.100     3.434 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1458/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_1/O
                         net (fo=1920, unplaced)      0.865     4.299    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[28]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=330401, unset)       0.000     5.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     4.673    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U1258/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.673    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter25_reg_reg[0]_srl24/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=330401, unset)       0.000     0.000    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter1_reg[0]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter25_reg_reg[0]_srl24/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=330401, unset)       0.000     0.000    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter25_reg_reg[0]_srl24/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_10475/data_1000_V_read1022_phi_reg_60260_pp0_iter25_reg_reg[0]_srl24
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config2_U0/data_window_0_V_V_fifo_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/q0_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_128u_config7_U0/q0_reg_0/CLKARDCLK



