<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>MOV (immediate, zeroing) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MOV (immediate, zeroing)</h2><p>Move signed integer immediate to vector elements (zeroing)</p>
      <p class="aml">This instruction moves a signed integer immediate
to each Active element in the destination vector.
Inactive elements in the destination vector register are set to zero.</p>
      <p class="aml">The immediate operand is a signed value in the range -128 to
+127, and for element widths of 16 bits or higher it may also be
a signed multiple of 256 in the range -32768 to +32512 (excluding 0).</p>
      <p class="aml">The immediate is encoded in 8 bits with an optional left shift
by 8. The preferred disassembly when the shift option is
specified is "#&lt;simm8&gt;, LSL #8".
However an assembler and
disassembler may also allow use of the shifted 16-bit value unless the
immediate is 0 and the shift amount is 8, which must be
unambiguously described as "#0, LSL #8".</p>
    <p>
        This is an alias of
        <a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a>.
        </li><li>The description of <a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Pg</td><td class="lr">0</td><td class="lr">0</td><td class="lr">sh</td><td colspan="8" class="lr">imm8</td><td colspan="5" class="lr">Zd</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td class="droppedname">M</td><td/><td colspan="8"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="mov_z_o_i__cpy_z_o_i_"/><p class="asm-code">MOV  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.<a href="#T__28" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Pg__2" title="Is the name of the governing scalable predicate register, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>/Z, #<a href="#imm__46" title="Is a signed immediate in the range -128 to 127, encoded in the &quot;imm8&quot; field.">&lt;imm&gt;</a>{, <a href="#shift__10" title="Is the optional left shift to apply to the immediate, defaulting to LSL #0 and ">&lt;shift&gt;</a>}</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="cpy_z_o_i.html#cpy_z_o_i_">CPY</a>  <a href="cpy_z_o_i.html#Zd">&lt;Zd&gt;</a>.<a href="cpy_z_o_i.html#T__28">&lt;T&gt;</a>, <a href="cpy_z_o_i.html#Pg__2">&lt;Pg&gt;</a>/Z, #<a href="cpy_z_o_i.html#imm__46">&lt;imm&gt;</a>{, <a href="cpy_z_o_i.html#shift__10">&lt;shift&gt;</a>}</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__28"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg__2"/>
        
          <p class="aml">Is the name of the governing scalable predicate register, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__46"/>
        
          <p class="aml">Is a signed immediate in the range -128 to 127, encoded in the "imm8" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;shift&gt;</td><td><a id="shift__10"/>
        <p>Is the optional left shift to apply to the immediate, defaulting to LSL #0 and 
          encoded in
          <q>sh</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sh</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">LSL #0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">LSL #8</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a> gives the operational pseudocode for this instruction.</p></div><div class="alias_ps_section"><h3 class="pseudocode">Operational Information</h3><p>The description of <a href="cpy_z_o_i.html">CPY (immediate, zeroing)</a> gives the operational information for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
