/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:35p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:56:36 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_memc_2.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:35p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_2_H__
#define BCHP_MEMC_2_H__

/***************************************************************************
 *MEMC_2 - Memory Controller 2 Core Registers
 ***************************************************************************/
#define BCHP_MEMC_2_CORE_REV_ID                  0x00c06000 /* Memory-Controller-Core  Revision ID Register. */
#define BCHP_MEMC_2_CLIENT_INFO_0                0x00c06004 /* Client Programming register for client 0 */
#define BCHP_MEMC_2_CLIENT_INFO_1                0x00c06008 /* Client Programming register for client 1 */
#define BCHP_MEMC_2_CLIENT_INFO_2                0x00c0600c /* Client Programming register for client 2 */
#define BCHP_MEMC_2_CLIENT_INFO_3                0x00c06010 /* Client Programming register for client 3 */
#define BCHP_MEMC_2_CLIENT_INFO_4                0x00c06014 /* Client Programming register for client 4 */
#define BCHP_MEMC_2_CLIENT_INFO_5                0x00c06018 /* Client Programming register for client 5 */
#define BCHP_MEMC_2_CLIENT_INFO_6                0x00c0601c /* Client Programming register for client 6 */
#define BCHP_MEMC_2_CLIENT_INFO_7                0x00c06020 /* Client Programming register for client 7 */
#define BCHP_MEMC_2_CLIENT_INFO_8                0x00c06024 /* Client Programming register for client 8 */
#define BCHP_MEMC_2_CLIENT_INFO_9                0x00c06028 /* Client Programming register for client 9 */
#define BCHP_MEMC_2_CLIENT_INFO_10               0x00c0602c /* Client Programming register for client 10 */
#define BCHP_MEMC_2_CLIENT_INFO_11               0x00c06030 /* Client Programming register for client 11 */
#define BCHP_MEMC_2_CLIENT_INFO_12               0x00c06034 /* Client Programming register for client 12 */
#define BCHP_MEMC_2_CLIENT_INFO_13               0x00c06038 /* Client Programming register for client 13 */
#define BCHP_MEMC_2_CLIENT_INFO_14               0x00c0603c /* Client Programming register for client 14 */
#define BCHP_MEMC_2_CLIENT_INFO_15               0x00c06040 /* Client Programming register for client 15 */
#define BCHP_MEMC_2_MSA_MODE                     0x00c06044 /* Memory Controller Memory-Soft-Access Mode Control Register */
#define BCHP_MEMC_2_MSA_STATUS                   0x00c06048 /* Memory Controller MSA Status Register */
#define BCHP_MEMC_2_MSA_CMD_TYPE                 0x00c0604c /* Memory Controller SCB Command Type Register */
#define BCHP_MEMC_2_MSA_CMD_ADDR                 0x00c06050 /* Memory Controller SCB Address Register */
#define BCHP_MEMC_2_MSA_WR_DATA0                 0x00c06054 /* Memory Controller MSA Write Data-0 Register */
#define BCHP_MEMC_2_MSA_WR_DATA1                 0x00c06058 /* Memory Controller MSA Write Data-1 Register */
#define BCHP_MEMC_2_MSA_WR_DATA2                 0x00c0605c /* Memory Controller MSA Write Data-2 Register */
#define BCHP_MEMC_2_MSA_WR_DATA3                 0x00c06060 /* Memory Controller MSA Write Data-3 Register */
#define BCHP_MEMC_2_MSA_WR_DATA4                 0x00c06064 /* Memory Controller MSA Write Data-4 Register */
#define BCHP_MEMC_2_MSA_WR_DATA5                 0x00c06068 /* Memory Controller MSA Write Data-5 Register */
#define BCHP_MEMC_2_MSA_WR_DATA6                 0x00c0606c /* Memory Controller MSA Write Data-6 Register */
#define BCHP_MEMC_2_MSA_WR_DATA7                 0x00c06070 /* Memory Controller MSA Write Data-7 Register */
#define BCHP_MEMC_2_MSA_DQM                      0x00c06074 /* Memory Controller MSA DQM Register */
#define BCHP_MEMC_2_MSA_DALL                     0x00c06078 /* Memory Controller MSA Block Write Data Register */
#define BCHP_MEMC_2_MSA_RD_DATA0                 0x00c0607c /* Memory Controller MSA Read Data-0 Register */
#define BCHP_MEMC_2_MSA_RD_DATA1                 0x00c06080 /* Memory Controller MSA Read Data-1 Register */
#define BCHP_MEMC_2_MSA_RD_DATA2                 0x00c06084 /* Memory Controller MSA Read Data-2 Register */
#define BCHP_MEMC_2_MSA_RD_DATA3                 0x00c06088 /* Memory Controller MSA Read Data-3 Register */
#define BCHP_MEMC_2_MSA_RD_DATA4                 0x00c0608c /* Memory Controller MSA Read Data-4 Register */
#define BCHP_MEMC_2_MSA_RD_DATA5                 0x00c06090 /* Memory Controller MSA Read Data-5 Register */
#define BCHP_MEMC_2_MSA_RD_DATA6                 0x00c06094 /* Memory Controller MSA Read Data-6 Register */
#define BCHP_MEMC_2_MSA_RD_DATA7                 0x00c06098 /* Memory Controller MSA Read Data-7 Register */
#define BCHP_MEMC_2_MSA_RD_DATA_CLR              0x00c0609c /* MSA read data clear register. */
#define BCHP_MEMC_2_ARB_WINNER                   0x00c060a0 /* SCB-Arbitration Winner. */
#define BCHP_MEMC_2_SM_TIMEOUT_INTR_INFO         0x00c060a4 /* MEMC State Machine Timeout Interrupt Information */
#define BCHP_MEMC_2_SM_TIMEOUT_INTR_WRITE_CLEAR  0x00c060a8 /* MEMC State Machine timeout interrupt write clear register */
#define BCHP_MEMC_2_NOREQ_INTR_INFO              0x00c060ac /* MEMC Premature Request Withdrawl Intterupt Information */
#define BCHP_MEMC_2_NOREQ_INTR_WRITE_CLEAR       0x00c060b0 /* MEMC No Request interrupt write clear register */
#define BCHP_MEMC_2_CMD_INTR_INFO                0x00c060b4 /* MEMC Illegal Command Interrupt Information */
#define BCHP_MEMC_2_CMD_INTR_WRITE_CLEAR         0x00c060b8 /* MEMC Command interrupt write clear register */
#define BCHP_MEMC_2_NMB_INTR_INFO                0x00c060bc /* MEMC Illegal NMB Interrupt Information */
#define BCHP_MEMC_2_NMB_INTR_WRITE_CLEAR         0x00c060c0 /* MEMC Illegal NMB interrupt write clear register */
#define BCHP_MEMC_2_START_ADDR_INTR_INFO         0x00c060c4 /* MEMC Illegal Start Address Interrupt Information */
#define BCHP_MEMC_2_START_ADDR_INTR_WRITE_CLEAR  0x00c060c8 /* MEMC Illegal Start Addr interrupt write clear register */
#define BCHP_MEMC_2_PFRI_PAGE_BRK_INTR_INFO_0    0x00c060cc /* PFRI Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_2_PFRI_PAGE_BRK_INTR_INFO_1    0x00c060d0 /* PFRI Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_2_PFRI_VIOLATION_INFO_WRITE_CLEAR 0x00c060d4 /* PFRI violation info write clear register */
#define BCHP_MEMC_2_REQ_MASK                     0x00c060d8 /* Request Mask register for Clients 0 to 15 */
#define BCHP_MEMC_2_CMD_TRACE_FIFO_MODE          0x00c060dc /* Mode of the SCB command trace FIFO */
#define BCHP_MEMC_2_CMD_TRACE_INFO_0             0x00c060e0 /* Current command and corresponding winner client ID at MEMC or start addr incase  of PFRI. */
#define BCHP_MEMC_2_CMD_TRACE_ADDR_0             0x00c060e4 /* Start Address corresponding to current SCB command at MEMC or end addr incase of PFRI */
#define BCHP_MEMC_2_CMD_TRACE_INFO_1             0x00c060e8 /* Previous command and corresponding winner client ID at MEMC or start addr incase of PFRI */
#define BCHP_MEMC_2_CMD_TRACE_ADDR_1             0x00c060ec /* Start Address corresponding to previous SCB command at MEMC or end addr incase of PFRI */
#define BCHP_MEMC_2_CMD_TRACE_INFO_2             0x00c060f0 /* Command and client ID corresponding winner that occured two commands earlier or start addr incase of PFRI. */
#define BCHP_MEMC_2_CMD_TRACE_ADDR_2             0x00c060f4 /* Start Address corresponding to SCB command that occured two commands earlier or end addr incase of PFRI */
#define BCHP_MEMC_2_CMD_TRACE_INFO_3             0x00c060f8 /* Command and client ID corresponding winner that occured three commands earlier or start addr incase of PFRI. */
#define BCHP_MEMC_2_CMD_TRACE_ADDR_3             0x00c060fc /* Start Address corresponding to SCB command that occured three commands earlier or end addr incase of PFRI. */
#define BCHP_MEMC_2_RTS_ERR                      0x00c06100 /* RTS Deadline miss register for Clients 0 to 15 */
#define BCHP_MEMC_2_RTS_ERR_INFO_WRITE_CLEAR     0x00c06104 /* MEMC RTS_ERR_INFO write clear register */
#define BCHP_MEMC_2_TP_ADRS                      0x00c06108 /* Test Port Address Register */
#define BCHP_MEMC_2_TP_READ_DATA                 0x00c0610c /* Test Port Data Read Register */
#define BCHP_MEMC_2_ARC_0_CNTRL                  0x00c06110 /* Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_2_ARC_0_ADRS_RANGE_LOW         0x00c06114 /* Lower Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_2_ARC_0_ADRS_RANGE_HIGH        0x00c06118 /* Higher Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_2_ARC_0_READ_RIGHTS_LOW        0x00c0611c /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_2_ARC_0_WRITE_RIGHTS_LOW       0x00c06120 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_2_ARC_0_VIOLATION_INFO_START_ADDR 0x00c06124 /* Violating Command Start Address for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_2_ARC_0_VIOLATION_INFO_END_ADDR 0x00c06128 /* Violating Command End Address for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_2_ARC_0_VIOLATION_INFO_CMD     0x00c0612c /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_2_ARC_0_VIOLATION_INFO_CLEAR   0x00c06130 /* ARCH0 violation info write clear register */
#define BCHP_MEMC_2_ARC_1_CNTRL                  0x00c06134 /* Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_2_ARC_1_ADRS_RANGE_LOW         0x00c06138 /* Lower Address of the memory range for Address Range Checker (ARC)-1. */
#define BCHP_MEMC_2_ARC_1_ADRS_RANGE_HIGH        0x00c0613c /* Higher Address of the memory range for Address Range Checker (ARC)-1. */
#define BCHP_MEMC_2_ARC_1_READ_RIGHTS_LOW        0x00c06140 /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_2_ARC_1_WRITE_RIGHTS_LOW       0x00c06144 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_2_ARC_1_VIOLATION_INFO_START_ADDR 0x00c06148 /* Violating Command Start Address for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_2_ARC_1_VIOLATION_INFO_END_ADDR 0x00c0614c /* Violating Command End Address for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_2_ARC_1_VIOLATION_INFO_CMD     0x00c06150 /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_2_ARC_1_VIOLATION_INFO_CLEAR   0x00c06154 /* ARCH1 violation info write clear register */
#define BCHP_MEMC_2_CUSTOM_LBIST_CNTL            0x00c06158 /* Custom Logic BIST Control Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_DATARD_SEED     0x00c0615c /* Custom Logic BIST Read Data seed register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SEED            0x00c06160 /* Custom Logic BIST Seed Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC0        0x00c06164 /* Custom Logic BIST CRC0 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC1        0x00c06168 /* Custom Logic BIST CRC1 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC2        0x00c0616c /* Custom Logic BIST CRC2 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC3        0x00c06170 /* Custom Logic BIST CRC3 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC4        0x00c06174 /* Custom Logic BIST CRC4 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC5        0x00c06178 /* Custom Logic BIST CRC5 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC6        0x00c0617c /* Custom Logic BIST CRC6 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC7        0x00c06180 /* Custom Logic BIST CRC7 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC8        0x00c06184 /* Custom Logic BIST CRC8 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC9        0x00c06188 /* Custom Logic BIST CRC9 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC10       0x00c0618c /* Custom Logic BIST CRC10 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC11       0x00c06190 /* Custom Logic BIST CRC11 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC12       0x00c06194 /* Custom Logic BIST CRC12 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC13       0x00c06198 /* Custom Logic BIST CRC13 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC14       0x00c0619c /* Custom Logic BIST CRC14 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_SCB_CRC15       0x00c061a0 /* Custom Logic BIST CRC15 Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_DQM_CRC         0x00c061a4 /* Custom Logic BIST DQM Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_ADDR_CNTRL_CRC  0x00c061a8 /* Custom Logic BIST DQM Register */
#define BCHP_MEMC_2_CUSTOM_LBIST_STATUS          0x00c061ac /* Custom Logic BIST Status Register */
#define BCHP_MEMC_2_SPARE                        0x00c061b0 /* Spare Register. */

#endif /* #ifndef BCHP_MEMC_2_H__ */

/* End of File */
