#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 22 17:54:57 2023
# Process ID: 1508
# Current directory: C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13412 C:\Users\UserTP.PPI919.001\Desktop\Project_FPGA\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/vivado.log
# Journal file: C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.xpropen_project C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Generateur_Trames_tb.vhd w ]
add_files -fileset sim_1 C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Generateur_Trames_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Generateur_Trames_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source Generateur_Trames_tb.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source Generateur_Trames_tb.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
restart
run 50 ns
run 5 ns
run 5 ns
relaunch_sim
restart
run 55 ns
relaunch_sim
restart
run 55 ns
close_sim
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Generateur_Trames_tb.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/imports/Project_FPGA/Generateur_Trames.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd]
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit0.vhd
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_Bit1.vhd
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DCC_MAE.vhd
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd
export_ip_user_files -of_objects  [get_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd
file delete -force C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/MAE.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top REGISTRE_DCC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Registre_DCC_tb.vhd w ]
add_files -fileset sim_1 C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Registre_DCC_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Registre_DCC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
source Registre_DCC_tb.tcl
restart
run 71 us
restart
run 200 ns
run 60 ns
run 60 ns
save_wave_config {C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Compteur_Tempo_tb_behav.wcfg}
close_sim
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Registre_DCC.vhd]
set_property is_enabled false [get_files  C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sim_1/new/Registre_DCC_tb.vhd]
close [ open C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DDC_MAE.vhd w ]
add_files C:/Users/UserTP.PPI919.001/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/DDC_MAE.vhd
