<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/store_buffer.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 25.04.2017</span>
<a name="l-13"></a><span class="c1">// Description: Store queue persists store requests and pushes them to memory</span>
<a name="l-14"></a><span class="c1">//              if they are no longer speculative</span>
<a name="l-15"></a>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">module</span> <span class="n">store_buffer</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">(</span>
<a name="l-18"></a>    <span class="k">input</span> <span class="kt">logic</span>          <span class="n">clk_i</span><span class="p">,</span>           <span class="c1">// Clock</span>
<a name="l-19"></a>    <span class="k">input</span> <span class="kt">logic</span>          <span class="n">rst_ni</span><span class="p">,</span>          <span class="c1">// Asynchronous reset active low</span>
<a name="l-20"></a>    <span class="k">input</span> <span class="kt">logic</span>          <span class="n">flush_i</span><span class="p">,</span>         <span class="c1">// if we flush we need to pause the transactions on the memory</span>
<a name="l-21"></a>                                          <span class="c1">// otherwise we will run in a deadlock with the memory arbiter</span>
<a name="l-22"></a>    <span class="k">output</span> <span class="kt">logic</span>         <span class="n">no_st_pending_o</span><span class="p">,</span> <span class="c1">// non-speculative queue is empty (e.g.: everything is committed to the memory hierarchy)</span>
<a name="l-23"></a>    <span class="k">output</span> <span class="kt">logic</span>         <span class="n">store_buffer_empty_o</span><span class="p">,</span> <span class="c1">// there is no store pending in neither the speculative unit or the non-speculative queue</span>
<a name="l-24"></a>
<a name="l-25"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">page_offset_i</span><span class="p">,</span>         <span class="c1">// check for the page offset (the last 12 bit if the current load matches them)</span>
<a name="l-26"></a>    <span class="k">output</span> <span class="kt">logic</span>         <span class="n">page_offset_matches_o</span><span class="p">,</span> <span class="c1">// the above input page offset matches -&gt; let the store buffer drain</span>
<a name="l-27"></a>
<a name="l-28"></a>    <span class="k">input</span>  <span class="kt">logic</span>         <span class="n">commit_i</span><span class="p">,</span>        <span class="c1">// commit the instruction which was placed there most recently</span>
<a name="l-29"></a>    <span class="k">output</span> <span class="kt">logic</span>         <span class="n">commit_ready_o</span><span class="p">,</span>  <span class="c1">// commit queue is ready to accept another commit request</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="kt">logic</span>         <span class="n">ready_o</span><span class="p">,</span>         <span class="c1">// the store queue is ready to accept a new request</span>
<a name="l-31"></a>                                          <span class="c1">// it is only ready if it can unconditionally commit the instruction, e.g.:</span>
<a name="l-32"></a>                                          <span class="c1">// the commit buffer needs to be empty</span>
<a name="l-33"></a>    <span class="k">input</span>  <span class="kt">logic</span>         <span class="n">valid_i</span><span class="p">,</span>         <span class="c1">// this is a valid store</span>
<a name="l-34"></a>    <span class="k">input</span>  <span class="kt">logic</span>         <span class="n">valid_without_flush_i</span><span class="p">,</span> <span class="c1">// just tell if the address is valid which we are current putting and do not take any further action</span>
<a name="l-35"></a>
<a name="l-36"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">paddr_i</span><span class="p">,</span>         <span class="c1">// physical address of store which needs to be placed in the queue</span>
<a name="l-37"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">data_i</span><span class="p">,</span>          <span class="c1">// data which is placed in the queue</span>
<a name="l-38"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">be_i</span><span class="p">,</span>            <span class="c1">// byte enable in</span>
<a name="l-39"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">data_size_i</span><span class="p">,</span>     <span class="c1">// type of request we are making (e.g.: bytes to write)</span>
<a name="l-40"></a>
<a name="l-41"></a>    <span class="c1">// D$ interface</span>
<a name="l-42"></a>    <span class="k">input</span>  <span class="n">dcache_req_o_t</span> <span class="n">req_port_i</span><span class="p">,</span>
<a name="l-43"></a>    <span class="k">output</span> <span class="n">dcache_req_i_t</span> <span class="n">req_port_o</span>
<a name="l-44"></a><span class="p">);</span>
<a name="l-45"></a>
<a name="l-46"></a>    <span class="c1">// the store queue has two parts:</span>
<a name="l-47"></a>    <span class="c1">// 1. Speculative queue</span>
<a name="l-48"></a>    <span class="c1">// 2. Commit queue which is non-speculative, e.g.: the store will definitely happen.</span>
<a name="l-49"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-50"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">address</span><span class="p">;</span>
<a name="l-51"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">data</span><span class="p">;</span>
<a name="l-52"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>             <span class="n">be</span><span class="p">;</span>
<a name="l-53"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>             <span class="n">data_size</span><span class="p">;</span>
<a name="l-54"></a>        <span class="kt">logic</span>                   <span class="n">valid</span><span class="p">;</span>     <span class="c1">// this entry is valid, we need this for checking if the address offset matches</span>
<a name="l-55"></a>    <span class="p">}</span> <span class="n">speculative_queue_n</span> <span class="p">[</span><span class="n">DEPTH_SPEC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">speculative_queue_q</span> <span class="p">[</span><span class="n">DEPTH_SPEC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-56"></a>      <span class="n">commit_queue_n</span> <span class="p">[</span><span class="n">DEPTH_COMMIT</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>    <span class="n">commit_queue_q</span> <span class="p">[</span><span class="n">DEPTH_COMMIT</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-57"></a>
<a name="l-58"></a>    <span class="c1">// keep a status count for both buffers</span>
<a name="l-59"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_SPEC</span><span class="p">)</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">speculative_status_cnt_n</span><span class="p">,</span> <span class="n">speculative_status_cnt_q</span><span class="p">;</span>
<a name="l-60"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_COMMIT</span><span class="p">)</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_status_cnt_n</span><span class="p">,</span> <span class="n">commit_status_cnt_q</span><span class="p">;</span>
<a name="l-61"></a>    <span class="c1">// Speculative queue</span>
<a name="l-62"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_SPEC</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">speculative_read_pointer_n</span><span class="p">,</span>  <span class="n">speculative_read_pointer_q</span><span class="p">;</span>
<a name="l-63"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_SPEC</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">speculative_write_pointer_n</span><span class="p">,</span> <span class="n">speculative_write_pointer_q</span><span class="p">;</span>
<a name="l-64"></a>    <span class="c1">// Commit Queue</span>
<a name="l-65"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_COMMIT</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_read_pointer_n</span><span class="p">,</span>  <span class="n">commit_read_pointer_q</span><span class="p">;</span>
<a name="l-66"></a>    <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DEPTH_COMMIT</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_write_pointer_n</span><span class="p">,</span> <span class="n">commit_write_pointer_q</span><span class="p">;</span>
<a name="l-67"></a>
<a name="l-68"></a>    <span class="k">assign</span> <span class="n">store_buffer_empty_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">speculative_status_cnt_q</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">no_st_pending_o</span><span class="p">;</span>
<a name="l-69"></a>    <span class="c1">// ----------------------------------------</span>
<a name="l-70"></a>    <span class="c1">// Speculative Queue - Core Interface</span>
<a name="l-71"></a>    <span class="c1">// ----------------------------------------</span>
<a name="l-72"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">core_if</span>
<a name="l-73"></a>        <span class="k">automatic</span> <span class="kt">logic</span> <span class="p">[</span><span class="nl">DEPTH_SPEC:</span><span class="mi">0</span><span class="p">]</span> <span class="n">speculative_status_cnt</span><span class="p">;</span>
<a name="l-74"></a>        <span class="n">speculative_status_cnt</span> <span class="o">=</span> <span class="n">speculative_status_cnt_q</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a>        <span class="c1">// we are ready if the speculative and the commit queue have a space left</span>
<a name="l-77"></a>        <span class="n">ready_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">speculative_status_cnt_q</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">DEPTH_SPEC</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">||</span> <span class="n">commit_i</span><span class="p">;</span>
<a name="l-78"></a>        <span class="c1">// default assignments</span>
<a name="l-79"></a>        <span class="n">speculative_status_cnt_n</span>    <span class="o">=</span> <span class="n">speculative_status_cnt_q</span><span class="p">;</span>
<a name="l-80"></a>        <span class="n">speculative_read_pointer_n</span>  <span class="o">=</span> <span class="n">speculative_read_pointer_q</span><span class="p">;</span>
<a name="l-81"></a>        <span class="n">speculative_write_pointer_n</span> <span class="o">=</span> <span class="n">speculative_write_pointer_q</span><span class="p">;</span>
<a name="l-82"></a>        <span class="n">speculative_queue_n</span>         <span class="o">=</span> <span class="n">speculative_queue_q</span><span class="p">;</span>
<a name="l-83"></a>        <span class="c1">// LSU interface</span>
<a name="l-84"></a>        <span class="c1">// we are ready to accept a new entry and the input data is valid</span>
<a name="l-85"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-86"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_write_pointer_q</span><span class="p">].</span><span class="n">address</span>   <span class="o">=</span> <span class="n">paddr_i</span><span class="p">;</span>
<a name="l-87"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_write_pointer_q</span><span class="p">].</span><span class="n">data</span>      <span class="o">=</span> <span class="n">data_i</span><span class="p">;</span>
<a name="l-88"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_write_pointer_q</span><span class="p">].</span><span class="n">be</span>        <span class="o">=</span> <span class="n">be_i</span><span class="p">;</span>
<a name="l-89"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_write_pointer_q</span><span class="p">].</span><span class="n">data_size</span> <span class="o">=</span> <span class="n">data_size_i</span><span class="p">;</span>
<a name="l-90"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_write_pointer_q</span><span class="p">].</span><span class="n">valid</span>   <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-91"></a>            <span class="c1">// advance the write pointer</span>
<a name="l-92"></a>            <span class="n">speculative_write_pointer_n</span> <span class="o">=</span> <span class="n">speculative_write_pointer_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-93"></a>            <span class="n">speculative_status_cnt</span><span class="o">++</span><span class="p">;</span>
<a name="l-94"></a>        <span class="k">end</span>
<a name="l-95"></a>
<a name="l-96"></a>        <span class="c1">// evict the current entry out of this queue, the commit queue will thankfully take it and commit it</span>
<a name="l-97"></a>        <span class="c1">// to the memory hierarchy</span>
<a name="l-98"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">commit_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-99"></a>            <span class="c1">// invalidate</span>
<a name="l-100"></a>            <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">speculative_read_pointer_q</span><span class="p">].</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-101"></a>            <span class="c1">// advance the read pointer</span>
<a name="l-102"></a>            <span class="n">speculative_read_pointer_n</span> <span class="o">=</span> <span class="n">speculative_read_pointer_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-103"></a>            <span class="n">speculative_status_cnt</span><span class="o">--</span><span class="p">;</span>
<a name="l-104"></a>        <span class="k">end</span>
<a name="l-105"></a>
<a name="l-106"></a>        <span class="n">speculative_status_cnt_n</span> <span class="o">=</span> <span class="n">speculative_status_cnt</span><span class="p">;</span>
<a name="l-107"></a>
<a name="l-108"></a>        <span class="c1">// when we flush evict the speculative stores</span>
<a name="l-109"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-110"></a>            <span class="c1">// reset all valid flags</span>
<a name="l-111"></a>            <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEPTH_SPEC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
<a name="l-112"></a>                <span class="n">speculative_queue_n</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-113"></a>
<a name="l-114"></a>            <span class="n">speculative_write_pointer_n</span> <span class="o">=</span> <span class="n">speculative_read_pointer_q</span><span class="p">;</span>
<a name="l-115"></a>            <span class="c1">// also reset the status count</span>
<a name="l-116"></a>            <span class="n">speculative_status_cnt_n</span> <span class="o">=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-117"></a>        <span class="k">end</span>
<a name="l-118"></a>    <span class="k">end</span>
<a name="l-119"></a>
<a name="l-120"></a>    <span class="c1">// ----------------------------------------</span>
<a name="l-121"></a>    <span class="c1">// Commit Queue - Memory Interface</span>
<a name="l-122"></a>    <span class="c1">// ----------------------------------------</span>
<a name="l-123"></a>
<a name="l-124"></a>    <span class="c1">// we will never kill a request in the store buffer since we already know that the translation is valid</span>
<a name="l-125"></a>    <span class="c1">// e.g.: a kill request will only be necessary if we are not sure if the requested memory address will result in a TLB fault</span>
<a name="l-126"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-127"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_we</span>   <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span> <span class="c1">// we will always write in the store queue</span>
<a name="l-128"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">tag_valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-129"></a>
<a name="l-130"></a>    <span class="c1">// those signals can directly be output to the memory</span>
<a name="l-131"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">address_index</span> <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">address</span><span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-132"></a>    <span class="c1">// if we got a new request we already saved the tag from the previous cycle</span>
<a name="l-133"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">address_tag</span>   <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">address</span><span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_TAG_WIDTH</span>     <span class="o">+</span>
<a name="l-134"></a>                                                                                    <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mi">1</span> <span class="o">:</span>
<a name="l-135"></a>                                                                                    <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="p">];</span>
<a name="l-136"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_wdata</span>    <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
<a name="l-137"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_be</span>       <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">be</span><span class="p">;</span>
<a name="l-138"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_size</span>     <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">data_size</span><span class="p">;</span>
<a name="l-139"></a>
<a name="l-140"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">store_if</span>
<a name="l-141"></a>        <span class="k">automatic</span> <span class="kt">logic</span> <span class="p">[</span><span class="nl">DEPTH_COMMIT:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_status_cnt</span><span class="p">;</span>
<a name="l-142"></a>        <span class="n">commit_status_cnt</span> <span class="o">=</span> <span class="n">commit_status_cnt_q</span><span class="p">;</span>
<a name="l-143"></a>
<a name="l-144"></a>        <span class="n">commit_ready_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">commit_status_cnt_q</span> <span class="o">&lt;</span> <span class="n">DEPTH_COMMIT</span><span class="p">);</span>
<a name="l-145"></a>        <span class="c1">// no store is pending if we don&#39;t have any element in the commit queue e.g.: it is empty</span>
<a name="l-146"></a>        <span class="n">no_st_pending_o</span>         <span class="o">=</span> <span class="p">(</span><span class="n">commit_status_cnt_q</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
<a name="l-147"></a>        <span class="c1">// default assignments</span>
<a name="l-148"></a>        <span class="n">commit_read_pointer_n</span>   <span class="o">=</span> <span class="n">commit_read_pointer_q</span><span class="p">;</span>
<a name="l-149"></a>        <span class="n">commit_write_pointer_n</span>  <span class="o">=</span> <span class="n">commit_write_pointer_q</span><span class="p">;</span>
<a name="l-150"></a>
<a name="l-151"></a>        <span class="n">commit_queue_n</span> <span class="o">=</span> <span class="n">commit_queue_q</span><span class="p">;</span>
<a name="l-152"></a>
<a name="l-153"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span>     <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-154"></a>
<a name="l-155"></a>        <span class="c1">// there should be no commit when we are flushing</span>
<a name="l-156"></a>        <span class="c1">// if the entry in the commit queue is valid and not speculative anymore we can issue this instruction</span>
<a name="l-157"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">commit_queue_q</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-158"></a>            <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-159"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_gnt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-160"></a>                <span class="c1">// we can evict it from the commit buffer</span>
<a name="l-161"></a>                <span class="n">commit_queue_n</span><span class="p">[</span><span class="n">commit_read_pointer_q</span><span class="p">].</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-162"></a>                <span class="c1">// advance the read_pointer</span>
<a name="l-163"></a>                <span class="n">commit_read_pointer_n</span> <span class="o">=</span> <span class="n">commit_read_pointer_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-164"></a>                <span class="n">commit_status_cnt</span><span class="o">--</span><span class="p">;</span>
<a name="l-165"></a>            <span class="k">end</span>
<a name="l-166"></a>        <span class="k">end</span>
<a name="l-167"></a>        <span class="c1">// we ignore the rvalid signal for now as we assume that the store</span>
<a name="l-168"></a>        <span class="c1">// happened if we got a grant</span>
<a name="l-169"></a>
<a name="l-170"></a>        <span class="c1">// shift the store request from the speculative buffer to the non-speculative</span>
<a name="l-171"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">commit_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-172"></a>            <span class="n">commit_queue_n</span><span class="p">[</span><span class="n">commit_write_pointer_q</span><span class="p">]</span> <span class="o">=</span> <span class="n">speculative_queue_q</span><span class="p">[</span><span class="n">speculative_read_pointer_q</span><span class="p">];</span>
<a name="l-173"></a>            <span class="n">commit_write_pointer_n</span> <span class="o">=</span> <span class="n">commit_write_pointer_n</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-174"></a>            <span class="n">commit_status_cnt</span><span class="o">++</span><span class="p">;</span>
<a name="l-175"></a>        <span class="k">end</span>
<a name="l-176"></a>
<a name="l-177"></a>        <span class="n">commit_status_cnt_n</span>     <span class="o">=</span> <span class="n">commit_status_cnt</span><span class="p">;</span>
<a name="l-178"></a>    <span class="k">end</span>
<a name="l-179"></a>
<a name="l-180"></a>    <span class="c1">// ------------------</span>
<a name="l-181"></a>    <span class="c1">// Address Checker</span>
<a name="l-182"></a>    <span class="c1">// ------------------</span>
<a name="l-183"></a>    <span class="c1">// The load should return the data stored by the most recent store to the</span>
<a name="l-184"></a>    <span class="c1">// same physical address.  The most direct way to implement this is to</span>
<a name="l-185"></a>    <span class="c1">// maintain physical addresses in the store buffer.</span>
<a name="l-186"></a>
<a name="l-187"></a>    <span class="c1">// Of course, there are other micro-architectural techniques to accomplish</span>
<a name="l-188"></a>    <span class="c1">// the same thing: you can interlock and wait for the store buffer to</span>
<a name="l-189"></a>    <span class="c1">// drain if the load VA matches any store VA modulo the page size (i.e.</span>
<a name="l-190"></a>    <span class="c1">// bits 11:0).  As a special case, it is correct to bypass if the full VA</span>
<a name="l-191"></a>    <span class="c1">// matches, and no younger stores&#39; VAs match in bits 11:0.</span>
<a name="l-192"></a>    <span class="c1">//</span>
<a name="l-193"></a>    <span class="c1">// checks if the requested load is in the store buffer</span>
<a name="l-194"></a>    <span class="c1">// page offsets are virtually and physically the same</span>
<a name="l-195"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">address_checker</span>
<a name="l-196"></a>        <span class="n">page_offset_matches_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-197"></a>
<a name="l-198"></a>        <span class="c1">// check if the LSBs are identical and the entry is valid</span>
<a name="l-199"></a>        <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEPTH_COMMIT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-200"></a>            <span class="c1">// Check if the page offset matches and whether the entry is valid, for the commit queue</span>
<a name="l-201"></a>            <span class="k">if</span> <span class="p">((</span><span class="n">page_offset_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">address</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">commit_queue_q</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-202"></a>                <span class="n">page_offset_matches_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-203"></a>                <span class="k">break</span><span class="p">;</span>
<a name="l-204"></a>            <span class="k">end</span>
<a name="l-205"></a>        <span class="k">end</span>
<a name="l-206"></a>
<a name="l-207"></a>        <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEPTH_SPEC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-208"></a>            <span class="c1">// do the same for the speculative queue</span>
<a name="l-209"></a>            <span class="k">if</span> <span class="p">((</span><span class="n">page_offset_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="n">speculative_queue_q</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">address</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">speculative_queue_q</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-210"></a>                <span class="n">page_offset_matches_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-211"></a>                <span class="k">break</span><span class="p">;</span>
<a name="l-212"></a>            <span class="k">end</span>
<a name="l-213"></a>        <span class="k">end</span>
<a name="l-214"></a>        <span class="c1">// or it matches with the entry we are currently putting into the queue</span>
<a name="l-215"></a>        <span class="k">if</span> <span class="p">((</span><span class="n">page_offset_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="n">paddr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">3</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">valid_without_flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-216"></a>            <span class="n">page_offset_matches_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-217"></a>        <span class="k">end</span>
<a name="l-218"></a>    <span class="k">end</span>
<a name="l-219"></a>
<a name="l-220"></a>
<a name="l-221"></a>    <span class="c1">// registers</span>
<a name="l-222"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_spec</span>
<a name="l-223"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-224"></a>            <span class="n">speculative_queue_q</span>         <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="mi">0</span><span class="p">};</span>
<a name="l-225"></a>            <span class="n">speculative_read_pointer_q</span>  <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-226"></a>            <span class="n">speculative_write_pointer_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-227"></a>            <span class="n">speculative_status_cnt_q</span>    <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-228"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-229"></a>            <span class="n">speculative_queue_q</span>         <span class="o">&lt;=</span> <span class="n">speculative_queue_n</span><span class="p">;</span>
<a name="l-230"></a>            <span class="n">speculative_read_pointer_q</span>  <span class="o">&lt;=</span> <span class="n">speculative_read_pointer_n</span><span class="p">;</span>
<a name="l-231"></a>            <span class="n">speculative_write_pointer_q</span> <span class="o">&lt;=</span> <span class="n">speculative_write_pointer_n</span><span class="p">;</span>
<a name="l-232"></a>            <span class="n">speculative_status_cnt_q</span>    <span class="o">&lt;=</span> <span class="n">speculative_status_cnt_n</span><span class="p">;</span>
<a name="l-233"></a>        <span class="k">end</span>
<a name="l-234"></a>     <span class="k">end</span>
<a name="l-235"></a>
<a name="l-236"></a>    <span class="c1">// registers</span>
<a name="l-237"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_commit</span>
<a name="l-238"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-239"></a>            <span class="n">commit_queue_q</span>              <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="mi">0</span><span class="p">};</span>
<a name="l-240"></a>            <span class="n">commit_read_pointer_q</span>       <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-241"></a>            <span class="n">commit_write_pointer_q</span>      <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-242"></a>            <span class="n">commit_status_cnt_q</span>         <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-243"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-244"></a>            <span class="n">commit_queue_q</span>              <span class="o">&lt;=</span> <span class="n">commit_queue_n</span><span class="p">;</span>
<a name="l-245"></a>            <span class="n">commit_read_pointer_q</span>       <span class="o">&lt;=</span> <span class="n">commit_read_pointer_n</span><span class="p">;</span>
<a name="l-246"></a>            <span class="n">commit_write_pointer_q</span>      <span class="o">&lt;=</span> <span class="n">commit_write_pointer_n</span><span class="p">;</span>
<a name="l-247"></a>            <span class="n">commit_status_cnt_q</span>         <span class="o">&lt;=</span> <span class="n">commit_status_cnt_n</span><span class="p">;</span>
<a name="l-248"></a>        <span class="k">end</span>
<a name="l-249"></a>     <span class="k">end</span>
<a name="l-250"></a>
<a name="l-251"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-252"></a><span class="c1">// assertions</span>
<a name="l-253"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-254"></a>
<a name="l-255"></a>    <span class="c1">//pragma translate_off</span>
<a name="l-256"></a>    <span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-257"></a>    <span class="c1">// assert that commit is never set when we are flushing this would be counter intuitive</span>
<a name="l-258"></a>    <span class="c1">// as flush and commit is decided in the same stage</span>
<a name="l-259"></a>    <span class="nl">commit_and_flush:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-260"></a>        <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="n">rst_ni</span> <span class="o">&amp;&amp;</span> <span class="n">flush_i</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">commit_i</span><span class="p">)</span>
<a name="l-261"></a>        <span class="k">else</span> <span class="p">$</span><span class="n">error</span> <span class="p">(</span><span class="s">&quot;[Commit Queue] You are trying to commit and flush in the same cycle&quot;</span><span class="p">);</span>
<a name="l-262"></a>
<a name="l-263"></a>    <span class="nl">speculative_buffer_overflow:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-264"></a>        <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="n">rst_ni</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">speculative_status_cnt_q</span> <span class="o">==</span> <span class="n">DEPTH_SPEC</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">valid_i</span><span class="p">)</span>
<a name="l-265"></a>        <span class="k">else</span> <span class="p">$</span><span class="n">error</span> <span class="p">(</span><span class="s">&quot;[Speculative Queue] You are trying to push new data although the buffer is not ready&quot;</span><span class="p">);</span>
<a name="l-266"></a>
<a name="l-267"></a>    <span class="nl">speculative_buffer_underflow:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-268"></a>        <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="n">rst_ni</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">speculative_status_cnt_q</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">commit_i</span><span class="p">)</span>
<a name="l-269"></a>        <span class="k">else</span> <span class="p">$</span><span class="n">error</span> <span class="p">(</span><span class="s">&quot;[Speculative Queue] You are committing although there are no stores to commit&quot;</span><span class="p">);</span>
<a name="l-270"></a>
<a name="l-271"></a>    <span class="nl">commit_buffer_overflow:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-272"></a>        <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="n">rst_ni</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">commit_status_cnt_q</span> <span class="o">==</span> <span class="n">DEPTH_COMMIT</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">commit_i</span><span class="p">)</span>
<a name="l-273"></a>        <span class="k">else</span> <span class="p">$</span><span class="n">error</span><span class="p">(</span><span class="s">&quot;[Commit Queue] You are trying to commit a store although the buffer is full&quot;</span><span class="p">);</span>
<a name="l-274"></a>    <span class="no">`endif</span>
<a name="l-275"></a>    <span class="c1">//pragma translate_on</span>
<a name="l-276"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>