# compile vhdl design source files
vhdl xil_defaultlib  "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/full_adder_vhdl_code.vhd"
vhdl xil_defaultlib  "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder.vhd"
vhdl xil_defaultlib  "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_3/4_bit_ripple_Carry_adder/4_bit_ripple_Carry_adder.srcs/sources_1/new/Ripple_Adder_tb.vhd"

# Do not sort compile order
nosort
