<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p381" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_381{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_381{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_381{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_381{left:83px;bottom:979px;letter-spacing:-0.15px;}
#t5_381{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_381{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_381{left:430px;bottom:979px;letter-spacing:-0.13px;}
#t8_381{left:523px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t9_381{left:522px;bottom:962px;letter-spacing:-0.12px;}
#ta_381{left:522px;bottom:946px;letter-spacing:-0.11px;}
#tb_381{left:190px;bottom:921px;letter-spacing:-0.13px;}
#tc_381{left:523px;bottom:921px;letter-spacing:-0.12px;}
#td_381{left:82px;bottom:897px;letter-spacing:-0.16px;}
#te_381{left:139px;bottom:897px;letter-spacing:-0.15px;}
#tf_381{left:190px;bottom:897px;letter-spacing:-0.14px;}
#tg_381{left:429px;bottom:897px;letter-spacing:-0.12px;}
#th_381{left:523px;bottom:897px;letter-spacing:-0.11px;}
#ti_381{left:705px;bottom:896px;}
#tj_381{left:709px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_381{left:82px;bottom:872px;letter-spacing:-0.16px;}
#tl_381{left:139px;bottom:872px;letter-spacing:-0.15px;}
#tm_381{left:190px;bottom:872px;letter-spacing:-0.13px;}
#tn_381{left:430px;bottom:872px;letter-spacing:-0.13px;}
#to_381{left:523px;bottom:872px;letter-spacing:-0.12px;}
#tp_381{left:82px;bottom:848px;letter-spacing:-0.16px;}
#tq_381{left:139px;bottom:848px;letter-spacing:-0.16px;}
#tr_381{left:190px;bottom:848px;letter-spacing:-0.14px;}
#ts_381{left:430px;bottom:848px;letter-spacing:-0.13px;}
#tt_381{left:523px;bottom:848px;letter-spacing:-0.12px;}
#tu_381{left:82px;bottom:823px;letter-spacing:-0.16px;}
#tv_381{left:139px;bottom:823px;letter-spacing:-0.15px;}
#tw_381{left:190px;bottom:823px;letter-spacing:-0.14px;}
#tx_381{left:429px;bottom:823px;letter-spacing:-0.12px;}
#ty_381{left:523px;bottom:823px;letter-spacing:-0.11px;}
#tz_381{left:705px;bottom:823px;}
#t10_381{left:709px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_381{left:82px;bottom:799px;letter-spacing:-0.16px;}
#t12_381{left:139px;bottom:799px;letter-spacing:-0.15px;}
#t13_381{left:190px;bottom:799px;letter-spacing:-0.13px;}
#t14_381{left:430px;bottom:799px;letter-spacing:-0.13px;}
#t15_381{left:523px;bottom:799px;letter-spacing:-0.12px;}
#t16_381{left:82px;bottom:774px;letter-spacing:-0.16px;}
#t17_381{left:139px;bottom:774px;letter-spacing:-0.15px;}
#t18_381{left:190px;bottom:774px;letter-spacing:-0.14px;}
#t19_381{left:429px;bottom:774px;letter-spacing:-0.12px;}
#t1a_381{left:523px;bottom:774px;letter-spacing:-0.11px;}
#t1b_381{left:705px;bottom:774px;}
#t1c_381{left:709px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_381{left:82px;bottom:750px;letter-spacing:-0.16px;}
#t1e_381{left:139px;bottom:750px;letter-spacing:-0.15px;}
#t1f_381{left:190px;bottom:750px;letter-spacing:-0.13px;}
#t1g_381{left:430px;bottom:750px;letter-spacing:-0.13px;}
#t1h_381{left:523px;bottom:750px;letter-spacing:-0.12px;}
#t1i_381{left:82px;bottom:726px;letter-spacing:-0.14px;}
#t1j_381{left:139px;bottom:726px;letter-spacing:-0.16px;}
#t1k_381{left:190px;bottom:726px;letter-spacing:-0.14px;}
#t1l_381{left:430px;bottom:726px;letter-spacing:-0.13px;}
#t1m_381{left:523px;bottom:726px;letter-spacing:-0.12px;}
#t1n_381{left:83px;bottom:701px;letter-spacing:-0.15px;}
#t1o_381{left:139px;bottom:701px;letter-spacing:-0.15px;}
#t1p_381{left:190px;bottom:701px;letter-spacing:-0.14px;}
#t1q_381{left:429px;bottom:701px;letter-spacing:-0.11px;}
#t1r_381{left:523px;bottom:701px;letter-spacing:-0.12px;}
#t1s_381{left:705px;bottom:700px;}
#t1t_381{left:709px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_381{left:82px;bottom:677px;letter-spacing:-0.17px;}
#t1v_381{left:139px;bottom:677px;letter-spacing:-0.15px;}
#t1w_381{left:190px;bottom:677px;letter-spacing:-0.15px;}
#t1x_381{left:429px;bottom:677px;letter-spacing:-0.12px;}
#t1y_381{left:523px;bottom:677px;letter-spacing:-0.12px;}
#t1z_381{left:83px;bottom:652px;letter-spacing:-0.15px;}
#t20_381{left:139px;bottom:652px;letter-spacing:-0.15px;}
#t21_381{left:190px;bottom:652px;letter-spacing:-0.16px;}
#t22_381{left:429px;bottom:652px;letter-spacing:-0.12px;}
#t23_381{left:523px;bottom:652px;letter-spacing:-0.12px;}
#t24_381{left:82px;bottom:628px;letter-spacing:-0.16px;}
#t25_381{left:139px;bottom:628px;letter-spacing:-0.15px;}
#t26_381{left:190px;bottom:628px;letter-spacing:-0.14px;}
#t27_381{left:429px;bottom:628px;letter-spacing:-0.12px;}
#t28_381{left:523px;bottom:628px;letter-spacing:-0.11px;}
#t29_381{left:705px;bottom:627px;}
#t2a_381{left:709px;bottom:628px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_381{left:82px;bottom:603px;letter-spacing:-0.16px;}
#t2c_381{left:139px;bottom:603px;letter-spacing:-0.15px;}
#t2d_381{left:190px;bottom:603px;letter-spacing:-0.13px;}
#t2e_381{left:430px;bottom:603px;letter-spacing:-0.13px;}
#t2f_381{left:523px;bottom:603px;letter-spacing:-0.12px;}
#t2g_381{left:82px;bottom:579px;letter-spacing:-0.16px;}
#t2h_381{left:139px;bottom:579px;letter-spacing:-0.16px;}
#t2i_381{left:190px;bottom:579px;letter-spacing:-0.14px;}
#t2j_381{left:430px;bottom:579px;letter-spacing:-0.13px;}
#t2k_381{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t2l_381{left:523px;bottom:558px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t2m_381{left:523px;bottom:541px;letter-spacing:-0.11px;}
#t2n_381{left:523px;bottom:524px;letter-spacing:-0.12px;}
#t2o_381{left:523px;bottom:503px;letter-spacing:-0.11px;}
#t2p_381{left:523px;bottom:486px;letter-spacing:-0.11px;}
#t2q_381{left:523px;bottom:469px;letter-spacing:-0.11px;}
#t2r_381{left:82px;bottom:444px;letter-spacing:-0.16px;}
#t2s_381{left:139px;bottom:444px;letter-spacing:-0.15px;}
#t2t_381{left:190px;bottom:444px;letter-spacing:-0.14px;}
#t2u_381{left:429px;bottom:444px;letter-spacing:-0.12px;}
#t2v_381{left:523px;bottom:444px;letter-spacing:-0.12px;}
#t2w_381{left:705px;bottom:444px;}
#t2x_381{left:709px;bottom:444px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_381{left:82px;bottom:420px;letter-spacing:-0.16px;}
#t2z_381{left:139px;bottom:420px;letter-spacing:-0.16px;}
#t30_381{left:190px;bottom:420px;letter-spacing:-0.14px;}
#t31_381{left:430px;bottom:420px;letter-spacing:-0.12px;}
#t32_381{left:523px;bottom:420px;letter-spacing:-0.12px;}
#t33_381{left:82px;bottom:396px;letter-spacing:-0.17px;}
#t34_381{left:139px;bottom:396px;letter-spacing:-0.16px;}
#t35_381{left:190px;bottom:396px;letter-spacing:-0.14px;}
#t36_381{left:429px;bottom:396px;letter-spacing:-0.12px;}
#t37_381{left:523px;bottom:396px;letter-spacing:-0.12px;}
#t38_381{left:83px;bottom:371px;letter-spacing:-0.17px;}
#t39_381{left:139px;bottom:371px;letter-spacing:-0.17px;}
#t3a_381{left:190px;bottom:371px;letter-spacing:-0.15px;}
#t3b_381{left:429px;bottom:371px;letter-spacing:-0.12px;}
#t3c_381{left:522px;bottom:371px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3d_381{left:83px;bottom:347px;letter-spacing:-0.17px;}
#t3e_381{left:139px;bottom:347px;letter-spacing:-0.17px;}
#t3f_381{left:190px;bottom:347px;letter-spacing:-0.15px;}
#t3g_381{left:429px;bottom:347px;letter-spacing:-0.12px;}
#t3h_381{left:522px;bottom:347px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3i_381{left:82px;bottom:322px;letter-spacing:-0.17px;}
#t3j_381{left:139px;bottom:322px;letter-spacing:-0.17px;}
#t3k_381{left:190px;bottom:322px;letter-spacing:-0.15px;}
#t3l_381{left:429px;bottom:322px;letter-spacing:-0.14px;}
#t3m_381{left:522px;bottom:322px;letter-spacing:-0.12px;}
#t3n_381{left:523px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3o_381{left:82px;bottom:276px;letter-spacing:-0.17px;}
#t3p_381{left:139px;bottom:276px;letter-spacing:-0.17px;}
#t3q_381{left:190px;bottom:276px;letter-spacing:-0.15px;}
#t3r_381{left:429px;bottom:276px;letter-spacing:-0.13px;}
#t3s_381{left:523px;bottom:276px;letter-spacing:-0.11px;}
#t3t_381{left:190px;bottom:252px;letter-spacing:-0.11px;}
#t3u_381{left:429px;bottom:252px;letter-spacing:-0.14px;}
#t3v_381{left:522px;bottom:252px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3w_381{left:523px;bottom:231px;letter-spacing:-0.11px;}
#t3x_381{left:190px;bottom:206px;letter-spacing:-0.11px;}
#t3y_381{left:429px;bottom:206px;letter-spacing:-0.14px;}
#t3z_381{left:522px;bottom:206px;letter-spacing:-0.12px;}
#t40_381{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t41_381{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t42_381{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t43_381{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t44_381{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t45_381{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t46_381{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t47_381{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t48_381{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t49_381{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4a_381{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t4b_381{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_381{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_381{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_381{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_381{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_381{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_381{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts381" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg381Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg381" style="-webkit-user-select: none;"><object width="935" height="1210" data="381/381.svg" type="image/svg+xml" id="pdf381" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_381" class="t s1_381">Vol. 4 </span><span id="t2_381" class="t s1_381">2-365 </span>
<span id="t3_381" class="t s2_381">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_381" class="t s3_381">3FFH </span><span id="t5_381" class="t s3_381">1023 </span><span id="t6_381" class="t s3_381">MSR_CORE_C6_RESIDENCY </span><span id="t7_381" class="t s3_381">Core </span><span id="t8_381" class="t s3_381">Note: C-state values are processor specific C-state code </span>
<span id="t9_381" class="t s3_381">names, unrelated to MWAIT extension C-state </span>
<span id="ta_381" class="t s3_381">parameters or ACPI C-states. </span>
<span id="tb_381" class="t s3_381">63:0 </span><span id="tc_381" class="t s3_381">CORE C6 Residency Counter (R/O) </span>
<span id="td_381" class="t s3_381">400H </span><span id="te_381" class="t s3_381">1024 </span><span id="tf_381" class="t s3_381">IA32_MC0_CTL </span><span id="tg_381" class="t s3_381">Core </span><span id="th_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="ti_381" class="t s4_381">i</span><span id="tj_381" class="t s3_381">_CTL MSRs.” </span>
<span id="tk_381" class="t s3_381">401H </span><span id="tl_381" class="t s3_381">1025 </span><span id="tm_381" class="t s3_381">IA32_MC0_STATUS </span><span id="tn_381" class="t s3_381">Core </span><span id="to_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tp_381" class="t s3_381">402H </span><span id="tq_381" class="t s3_381">1026 </span><span id="tr_381" class="t s3_381">IA32_MC0_ADDR </span><span id="ts_381" class="t s3_381">Core </span><span id="tt_381" class="t s3_381">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tu_381" class="t s3_381">404H </span><span id="tv_381" class="t s3_381">1028 </span><span id="tw_381" class="t s3_381">IA32_MC1_CTL </span><span id="tx_381" class="t s3_381">Core </span><span id="ty_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="tz_381" class="t s4_381">i</span><span id="t10_381" class="t s3_381">_CTL MSRs.” </span>
<span id="t11_381" class="t s3_381">405H </span><span id="t12_381" class="t s3_381">1029 </span><span id="t13_381" class="t s3_381">IA32_MC1_STATUS </span><span id="t14_381" class="t s3_381">Core </span><span id="t15_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t16_381" class="t s3_381">408H </span><span id="t17_381" class="t s3_381">1032 </span><span id="t18_381" class="t s3_381">IA32_MC2_CTL </span><span id="t19_381" class="t s3_381">Core </span><span id="t1a_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="t1b_381" class="t s4_381">i</span><span id="t1c_381" class="t s3_381">_CTL MSRs.” </span>
<span id="t1d_381" class="t s3_381">409H </span><span id="t1e_381" class="t s3_381">1033 </span><span id="t1f_381" class="t s3_381">IA32_MC2_STATUS </span><span id="t1g_381" class="t s3_381">Core </span><span id="t1h_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1i_381" class="t s3_381">40AH </span><span id="t1j_381" class="t s3_381">1034 </span><span id="t1k_381" class="t s3_381">IA32_MC2_ADDR </span><span id="t1l_381" class="t s3_381">Core </span><span id="t1m_381" class="t s3_381">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1n_381" class="t s3_381">40CH </span><span id="t1o_381" class="t s3_381">1036 </span><span id="t1p_381" class="t s3_381">IA32_MC3_CTL </span><span id="t1q_381" class="t s3_381">Core </span><span id="t1r_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="t1s_381" class="t s4_381">i</span><span id="t1t_381" class="t s3_381">_CTL MSRs.” </span>
<span id="t1u_381" class="t s3_381">40DH </span><span id="t1v_381" class="t s3_381">1037 </span><span id="t1w_381" class="t s3_381">IA32_MC3_STATUS </span><span id="t1x_381" class="t s3_381">Core </span><span id="t1y_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1z_381" class="t s3_381">40EH </span><span id="t20_381" class="t s3_381">1038 </span><span id="t21_381" class="t s3_381">IA32_MC3_ADDR </span><span id="t22_381" class="t s3_381">Core </span><span id="t23_381" class="t s3_381">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t24_381" class="t s3_381">410H </span><span id="t25_381" class="t s3_381">1040 </span><span id="t26_381" class="t s3_381">IA32_MC4_CTL </span><span id="t27_381" class="t s3_381">Core </span><span id="t28_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="t29_381" class="t s4_381">i</span><span id="t2a_381" class="t s3_381">_CTL MSRs.” </span>
<span id="t2b_381" class="t s3_381">411H </span><span id="t2c_381" class="t s3_381">1041 </span><span id="t2d_381" class="t s3_381">IA32_MC4_STATUS </span><span id="t2e_381" class="t s3_381">Core </span><span id="t2f_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2g_381" class="t s3_381">412H </span><span id="t2h_381" class="t s3_381">1042 </span><span id="t2i_381" class="t s3_381">IA32_MC4_ADDR </span><span id="t2j_381" class="t s3_381">Core </span><span id="t2k_381" class="t s3_381">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2l_381" class="t s3_381">The MSR_MC4_ADDR register is either not implemented </span>
<span id="t2m_381" class="t s3_381">or contains no address if the ADDRV flag in the </span>
<span id="t2n_381" class="t s3_381">MSR_MC4_STATUS register is clear. </span>
<span id="t2o_381" class="t s3_381">When not implemented in the processor, all reads and </span>
<span id="t2p_381" class="t s3_381">writes to this MSR will cause a general-protection </span>
<span id="t2q_381" class="t s3_381">exception. </span>
<span id="t2r_381" class="t s3_381">414H </span><span id="t2s_381" class="t s3_381">1044 </span><span id="t2t_381" class="t s3_381">IA32_MC5_CTL </span><span id="t2u_381" class="t s3_381">Package </span><span id="t2v_381" class="t s3_381">See Section 16.3.2.1, “IA32_MC</span><span id="t2w_381" class="t s4_381">i</span><span id="t2x_381" class="t s3_381">_CTL MSRs.” </span>
<span id="t2y_381" class="t s3_381">415H </span><span id="t2z_381" class="t s3_381">1045 </span><span id="t30_381" class="t s3_381">IA32_MC5_STATUS </span><span id="t31_381" class="t s3_381">Package </span><span id="t32_381" class="t s3_381">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t33_381" class="t s3_381">416H </span><span id="t34_381" class="t s3_381">1046 </span><span id="t35_381" class="t s3_381">IA32_MC5_ADDR </span><span id="t36_381" class="t s3_381">Package </span><span id="t37_381" class="t s3_381">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t38_381" class="t s3_381">4C1H </span><span id="t39_381" class="t s3_381">1217 </span><span id="t3a_381" class="t s3_381">IA32_A_PMC0 </span><span id="t3b_381" class="t s3_381">Thread </span><span id="t3c_381" class="t s3_381">See Table 2-2. </span>
<span id="t3d_381" class="t s3_381">4C2H </span><span id="t3e_381" class="t s3_381">1218 </span><span id="t3f_381" class="t s3_381">IA32_A_PMC1 </span><span id="t3g_381" class="t s3_381">Thread </span><span id="t3h_381" class="t s3_381">See Table 2-2. </span>
<span id="t3i_381" class="t s3_381">600H </span><span id="t3j_381" class="t s3_381">1536 </span><span id="t3k_381" class="t s3_381">IA32_DS_AREA </span><span id="t3l_381" class="t s3_381">Thread </span><span id="t3m_381" class="t s3_381">DS Save Area (R/W) </span>
<span id="t3n_381" class="t s3_381">See Table 2-2. </span>
<span id="t3o_381" class="t s3_381">606H </span><span id="t3p_381" class="t s3_381">1542 </span><span id="t3q_381" class="t s3_381">MSR_RAPL_POWER_UNIT </span><span id="t3r_381" class="t s3_381">Package </span><span id="t3s_381" class="t s3_381">Unit Multipliers Used in RAPL Interfaces (R/O) </span>
<span id="t3t_381" class="t s3_381">3:0 </span><span id="t3u_381" class="t s3_381">Package </span><span id="t3v_381" class="t s3_381">Power Units </span>
<span id="t3w_381" class="t s3_381">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t3x_381" class="t s3_381">7:4 </span><span id="t3y_381" class="t s3_381">Package </span><span id="t3z_381" class="t s3_381">Reserved </span>
<span id="t40_381" class="t s5_381">Table 2-53. </span><span id="t41_381" class="t s5_381">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t42_381" class="t s5_381">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t43_381" class="t s5_381">(Contd.) </span>
<span id="t44_381" class="t s6_381">Register </span>
<span id="t45_381" class="t s6_381">Address </span><span id="t46_381" class="t s6_381">Register Name / Bit Fields </span>
<span id="t47_381" class="t s6_381">(Former MSR Name) </span>
<span id="t48_381" class="t s6_381">Scope </span><span id="t49_381" class="t s6_381">Bit Description </span>
<span id="t4a_381" class="t s6_381">Hex </span><span id="t4b_381" class="t s6_381">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
