<?xml version="1.0" encoding="utf-8"?>
<module id="VCP2" HW_revision="" XML_version="1" description="Viterbi Coprocessor 2 (VCP2) is a programmable peripheral for decoding of convolutional codes, integrated into Texas Instruments' Himalaya DSP device">
	<register id="VCP_ID" acronym="VCP_ID" offset="0x0" width="32" description="VCP Peripheral ID Register">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="These are reserved bits. " range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0" description="Peripheral Type." range="" rwaccess="R">
		</bitfield>
		<bitfield id="CLASS" width="8" begin="15" end="8" resetval="0" description="Peripheral Class." range="" rwaccess="R">
		</bitfield>
		<bitfield id="REV" width="8" begin="7" end="0" resetval="0" description="Peripheral revision." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VCP_EXE" acronym="VCP_EXE" offset="0x18" width="32" description="VCP Execution register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="COMMAND" width="4" begin="3" end="0" resetval="0" description="VCP Command select bits." range="" rwaccess="w">
			<bitenum id="NOCMD" value="0" token="NOCMD" description="Reserved. (No instruction)" />
			<bitenum id="START" value="1" token="START" description="Start VCP (Normal mode)" />
			<bitenum id="PAUSE" value="2" token="PAUSE" description="Halt or Pause VCP (debug mode). The VCP is halted (or paused) after processing the state metrics for the current sliding window and before the start of the traceback" />
			<bitenum id="RESTART_PAUSE" value="3" token="RESTART_PAUSE" description="Restart VCP and process one SW (debug mode). The VCP is restarted from the pause state and begins the traceback operation. The VCP is again paused after processing the state metrics for next sliding window." />
			<bitenum id="RESTART" value="4" token="RESTART" description="Restart VCP (debug mode). The VCP is restarted from the paused state and begins the traceback operation. The VCP will run to normal completion" />
			<bitenum id="STOP" value="5" token="STOP" description="Stop. Soft reset all VCP registers to their initial condition. All registers in the VCP are reset in this mode except for the execution register, endian register, emulation register and other internal registers" />
		</bitfield>
	</register>
	<register id="VCP_END" acronym="VCP_END" offset="0x20" width="32" description="VCP Endian mode register">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SLPZVSS_EN" width="1" begin="9" end="9" resetval="1" description="Power down control bits." range="" rwaccess="RW">
			<bitenum id="SLEEP_DIS" value="0" token="SLEEP_DIS" description="Disable sleep mode" />
			<bitenum id="SLPVSS_EN" value="1" token="SLPVSS_EN" description="Enable internal control of slpzvss" />
		</bitfield>
		<bitfield id="SLPZVDD_EN" width="1" begin="8" end="8" resetval="1" description="Power down control bits." range="" rwaccess="RW">
			<bitenum id="SLEEP_DIS" value="0" token="SLEEP_DIS" description="Disable sleep mode" />
			<bitenum id="SLPVDD_EN" value="1" token="SLPVDD_EN" description="Enable internal control of slpzvdd" />
		</bitfield>
		<bitfield id="_RESV" width="6" begin="7" end="2" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SD" width="1" begin="1" end="1" resetval="0" description="Soft Decision memory format select bits." range="" rwaccess="RW">
			<bitenum id="32BIT" value="0" token="32BIT" description="32-bit-word packed" />
			<bitenum id="NATIVE" value="1" token="NATIVE" description="Native format (8 bits)" />
		</bitfield>
		<bitfield id="BM" width="1" begin="0" end="0" resetval="0" description="Branch Metrics memory format select bits." range="" rwaccess="RW">
			<bitenum id="32BIT" value="0" token="32BIT" description="32-bit-word packed" />
			<bitenum id="NATIVE" value="1" token="NATIVE" description="Native format (8 bits)" />
		</bitfield>
	</register>
	<register id="VCP_STAT0" acronym="VCP_STAT0" offset="0x40" width="32" description="VCP Status register 0">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="NSYMPROC" width="17" begin="28" end="12" resetval="0" description="Bits indicating number of symbols processed ." range="0-1FFFFh" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV" width="5" begin="11" end="7" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="EMUHALT" width="1" begin="6" end="6" resetval="0" description="Emulation halt status bit." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Not halt due to emulation" />
			<bitenum id="YES" value="1" token="YES" description="Halt due to emulation" />
		</bitfield>
		<bitfield id="OFFUL" width="1" begin="5" end="5" resetval="0" description="Output FIFO buffer full status bits." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Output FIFO buffer not full" />
			<bitenum id="YES" value="1" token="YES" description="Output FIFO buffer full" />
		</bitfield>
		<bitfield id="IFEMP" width="1" begin="4" end="4" resetval="0" description="Input FIFO buffer empty status bits." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Input FIFO buffer is not empty" />
			<bitenum id="YES" value="1" token="YES" description="Input FIFO buffer is empty" />
		</bitfield>
		<bitfield id="WIC" width="1" begin="3" end="3" resetval="0" description="Bit indicating VCP wait status for input configuration words." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="Not waiting for input configuration words" />
			<bitenum id="YES" value="1" token="YES" description="Waiting for input configuration words" />
		</bitfield>
		<bitfield id="ERR" width="1" begin="2" end="2" resetval="0" description="VCP error status bit." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="VCP paused due to error" />
		</bitfield>
		<bitfield id="RUN" width="1" begin="1" end="1" resetval="0" description="VCP running status bit." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="VCP is not running" />
			<bitenum id="YES" value="1" token="YES" description="VCP is running" />
		</bitfield>
		<bitfield id="PAUSE" width="1" begin="0" end="0" resetval="0" description="VCP Pause status bit." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="VCP is not paused" />
			<bitenum id="YES" value="1" token="YES" description="VCP is paused" />
		</bitfield>
	</register>
	<register id="VCP_STAT1" acronym="VCP_STAT1" offset="0x44" width="32" description="VCP Status register 1">
		<bitfield id="NSYMOF" width="16" begin="31" end="16" resetval="0" description="Number of symbols in the output FIFO buffer." range="0-FFFFh" rwaccess="R">
		</bitfield>
		<bitfield id="NSYMIF" width="16" begin="15" end="0" resetval="0" description="Number of symbols in Branch metrics input FIFO buffer." range="0-FFFFh" rwaccess="R">
		</bitfield>
	</register>
	<register id="VCP_ERR" acronym="VCP_ERR" offset="0x50" width="32" description="VCP Error register">
		<bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="These are reserved bits. Read returns 0 and Write has no effect." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="E_SYMR" width="1" begin="6" end="6" resetval="0" description="Bit indicating SYMR erorr." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="E_SYMX" width="1" begin="5" end="5" resetval="0" description="Bit indicating SYMX error." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="MAXMINERR" width="1" begin="4" end="4" resetval="0" description="Bit indicating error due to invalid maximum and minimum initial state metric." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="FCTLERR" width="1" begin="3" end="3" resetval="0" description="Bit indicating error when the sum of reliability length and convergent distance is greater than the maximum allowed ." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="FTLERR" width="1" begin="2" end="2" resetval="0" description="Bit indicating error when frame length is greater than the maximum in the tailed traceback mode." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="TBNAERR" width="1" begin="1" end="1" resetval="0" description="Bit indicating error when invalied Traceback mode is used." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
		<bitfield id="ERROR" width="1" begin="0" end="0" resetval="0" description="Error bit." range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description="No error" />
			<bitenum id="YES" value="1" token="YES" description="Yes" />
		</bitfield>
	</register>
	<register id="VCP_EMU" acronym="VCP_EMU" offset="0x60" width="32" description="VCP Emulation control register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="This bit controls the behavior of VCP during CPU emulation halt if FREE bit=1." range="" rwaccess="RW">
			<bitenum id="HALT_DEFAULT" value="0" token="HALT_DEFAULT" description="The VCP is halted (or paused) after processing the state metrics for the current sliding window and before the start of the traceback or at the end of a frame." />
			<bitenum id="HALT_FRAMEEND" value="1" token="HALT_FRAMEEND" description="The VCP is halted (or paused) after processing the ongoing frame." />
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="This bit determines the emulation operation." range="" rwaccess="RW">
			<bitenum id="SOFT_EN" value="0" token="SOFT_EN" description="SOFT bit controls emulation during emulation halt." />
			<bitenum id="FREE" value="1" token="FREE" description="Emulation Halt has no effect on VCP operation." />
		</bitfield>
	</register>
</module>
