
---------- Begin Simulation Statistics ----------
final_tick                               11034443930968                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172871                       # Simulator instruction rate (inst/s)
host_mem_usage                               16971956                       # Number of bytes of host memory used
host_op_rate                                   351195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.85                       # Real time elapsed on the host
host_tick_rate                               34325800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      20315495                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001986                       # Number of seconds simulated
sim_ticks                                  1985636968                       # Number of ticks simulated
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            32                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          20                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_reads                   31                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    32                       # Number of integer alu accesses
system.cpu.num_int_insts                           32                       # number of integer instructions
system.cpu.num_int_register_reads                  60                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 27                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        30     93.75%     93.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     93.75% # Class of executed instruction
system.cpu.op_class::MemRead                        2      6.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         32                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2641514                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           56                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       149288                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3552485                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1154212                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2641514                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1487302                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4192090                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          308407                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        90549                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16677190                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6203702                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       149563                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3333568                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1213532                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3452993                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20315463                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      6556648                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.098453                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.923843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1558151     23.76%     23.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1028926     15.69%     39.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       903347     13.78%     53.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       942322     14.37%     67.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       264534      4.03%     71.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       288667      4.40%     76.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        57033      0.87%     76.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       300136      4.58%     81.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1213532     18.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6556648                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             223411                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       237789                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20171445                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1150500                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       130929                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass        40401      0.20%      0.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     18413418     90.64%     90.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          343      0.00%     90.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     90.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1459      0.01%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     90.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        15714      0.08%     90.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     90.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        31563      0.16%     91.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp           54      0.00%     91.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        42874      0.21%     91.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        35924      0.18%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift          171      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            9      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           40      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     91.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1109835      5.46%     96.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       531901      2.62%     99.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        40665      0.20%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        51092      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20315463                       # Class of committed instruction
system.switch_cpus.commit.refs                1733493                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20315463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.714254                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.714254                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        617693                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       25767796                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2203186                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3980245                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         149653                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        136750                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             1332955                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15532                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              653101                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   820                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4192090                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2075161                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4756958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         60372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13243619                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          299306                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.586918                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2178405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1462619                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.854188                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      7087533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.780440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.528499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2737466     38.62%     38.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           318083      4.49%     43.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104837      1.48%     44.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           290096      4.09%     48.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           442190      6.24%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           581507      8.20%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            63535      0.90%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            60111      0.85%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2489708     35.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7087533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            376436                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           163846                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       188731                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3530156                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.126875                       # Inst execution rate
system.switch_cpus.iew.exec_refs              1985601                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             652976                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 592008.228000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles          443973                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1503015                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1718                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        28481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       754185                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23768293                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1332625                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       366935                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      22333837                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         17531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         149653                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18312                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       101880                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5        15451                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          296                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       352514                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       171192                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       169711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        19020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          25417558                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22227646                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615128                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15635043                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.112007                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22282959                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32412850                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17845322                       # number of integer regfile writes
system.switch_cpus.ipc                       1.400062                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.400062                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99642      0.44%      0.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      20376423     89.76%     90.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          396      0.00%     90.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            82      0.00%     90.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2121      0.01%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     90.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        16218      0.07%     90.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     90.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        38212      0.17%     90.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           72      0.00%     90.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        47383      0.21%     90.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        38232      0.17%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          430      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            9      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           65      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            6      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     90.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1339255      5.90%     96.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       629506      2.77%     99.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        56659      0.25%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        56066      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       22700777                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          264325                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       526522                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       246047                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       353139                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              260025                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011454                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          253606     97.53%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           1406      0.54%     98.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             18      0.01%     98.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           688      0.26%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1278      0.49%     98.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           999      0.38%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          785      0.30%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1245      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       22596835                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52251344                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21981599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     26868082                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23763177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          22700777                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3452809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        28759                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4590384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7087533                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.202917                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.364128                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1700021     23.99%     23.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       573327      8.09%     32.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       556315      7.85%     39.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       563930      7.96%     47.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       940211     13.27%     61.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1297793     18.31%     79.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1196782     16.89%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       180703      2.55%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        78451      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7087533                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.178249                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2075569                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   475                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        11191                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         5187                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1503015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       754185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8938780                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  7142543                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          516677                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22145012                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          35622                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2319230                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents          2868                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66131223                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25024286                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     27193865                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3989907                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          56011                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         149653                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        112047                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5048827                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       466133                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     36941298                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           13                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            241607                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             29111572                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48073826                       # The number of ROB writes
system.switch_cpus.timesIdled                     461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1276                       # Transaction distribution
system.membus.trans_dist::ReadExReq               930                       # Transaction distribution
system.membus.trans_dist::ReadExResp              930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2206                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3242224                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11440770                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   1985636968                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          985                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             601                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       154560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       195712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 350272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              33                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3587                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.152994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3501     97.60%     97.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     86      2.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3587                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2795290                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1748341                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1216806                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          945                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          364                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1309                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          945                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          364                       # number of overall hits
system.l2.overall_hits::total                    1309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          482                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1719                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2206                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          482                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1719                       # number of overall misses
system.l2.overall_misses::total                  2206                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34240704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    116954322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        151195026                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34240704                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    116954322                       # number of overall miss cycles
system.l2.overall_miss_latency::total       151195026                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         2083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3515                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         2083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3515                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.337772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.825252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.627596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.337772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.825252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.627596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 71038.804979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 68036.254799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68538.089755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 71038.804979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 68036.254799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68538.089755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2201                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2201                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     31490348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    107153356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138643704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     31490348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    107153356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138643704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.337772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.825252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.626174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.337772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.825252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.626174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65332.672199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 62334.703898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62991.233076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65332.672199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 62334.703898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62991.233076                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks          973                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              973                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          975                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              975                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          975                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.switch_cpus.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               39                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     60561466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60561466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.959752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 65119.855914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65119.855914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     55257368                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     55257368                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.959752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59416.524731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59416.524731                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34240704                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34240704                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.337772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.339161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 71038.804979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70599.389691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     31490348                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31490348                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.337772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.337063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65332.672199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65332.672199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     56392856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     56392856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         1114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.708259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 71473.835234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71293.117573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     51895988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     51895988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.708259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.706989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65774.382763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65774.382763                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1478.724983                       # Cycle average of tags in use
system.l2.tags.total_refs                        6102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.766092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              11032458294284                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.999994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   466.481557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1007.243440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.113887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.245909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.361017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.538330                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     51022                       # Number of tag accesses
system.l2.tags.data_accesses                    51022                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        30848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       110016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             141184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2206                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             96694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             64463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     15535569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     55405898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71102625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        96694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     15535569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15632263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            96694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            64463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     15535569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     55405898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             71102625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000545772                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4859                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2201                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2201                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20636496                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8258152                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                57705738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9375.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26217.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2201                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.511182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.896672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.076094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          222     35.46%     35.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          267     42.65%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      6.23%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      3.19%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.40%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.28%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.44%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.80%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41      6.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          626                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 140864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  140864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1984013998                       # Total gap between requests
system.mem_ctrls.avgGap                     901414.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        30848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       110016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 15535568.936889374629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 55405898.345462314785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13710516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     43995222                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28445.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25593.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         2697117.696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1331269.632000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        6122138.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     163730586.432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     236072042.976001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     682859152.415999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1092812307.552001                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.358563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1534226894                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    385360060                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         3919249.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1924100.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8445241.728000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163730586.432000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     364548477.216000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     575043714.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1117611369.168000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.847785                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1290147512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    629439442                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 11032458294000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10014                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1985626954                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2073421                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2073438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2073421                       # number of overall hits
system.cpu.icache.overall_hits::total         2073438                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1740                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1740                       # number of overall misses
system.cpu.icache.overall_misses::total          1743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49493174                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49493174                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49493174                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49493174                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2075161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2075181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2075161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2075181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 28444.352874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28395.395295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 28444.352874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28395.395295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          985                       # number of writebacks
system.cpu.icache.writebacks::total               985                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41042530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41042530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41042530                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41042530                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000703                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000703                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000703                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000703                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28130.589445                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28130.589445                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28130.589445                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28130.589445                       # average overall mshr miss latency
system.cpu.icache.replacements                    985                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2073421                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2073438                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1740                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49493174                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49493174                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2075161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2075181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 28444.352874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28395.395295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41042530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41042530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28130.589445                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28130.589445                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.077403                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2074900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1419.220246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      11032458294284                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.076956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16602910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16602910                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1794416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1794416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1794416                       # number of overall hits
system.cpu.dcache.overall_hits::total         1794416                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         3932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         3932                       # number of overall misses
system.cpu.dcache.overall_misses::total          3934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    204988860                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    204988860                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    204988860                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    204988860                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      1798348                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1798350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1798348                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1798350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.002186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.002186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002188                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52133.484232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52106.980173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52133.484232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52106.980173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    91.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          973                       # number of writebacks
system.cpu.dcache.writebacks::total               973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         2122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         2122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    121112368                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    121112368                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    121112368                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    121112368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001180                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57074.631480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57074.631480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57074.631480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57074.631480                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1573                       # number of replacements
system.cpu.dcache.csize                       4813833                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1212399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1212399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         2918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    142270392                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142270392                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1215317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1215319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48756.131597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48722.736986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         1114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     59229012                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59229012                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53167.874327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53167.874327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       582017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         582017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     62718468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62718468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       583031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       583031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 61852.532544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61852.532544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     61883356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61883356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61392.218254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61392.218254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11034443930968                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.087245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1796559                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2085                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            861.658993                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      11032458300678                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.086885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14388885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14388885                       # Number of data accesses

---------- End Simulation Statistics   ----------
