// Seed: 3964680769
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2
);
  wire id_4;
  supply1 id_5;
  wand id_6;
  wire id_7;
  assign id_5 = id_6 > id_5;
  always @("") begin : LABEL_0
    deassign id_7[1'b0];
  end
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    output tri id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
endmodule
