
*** Running vivado
    with args -log bch_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bch_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bch_top.tcl -notrace
Command: synth_design -top bch_top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.434 ; gain = 98.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bch_top' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_top.v:23]
INFO: [Synth 8-638] synthesizing module 'bch_encoder' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_encoder.v:1]
	Parameter N bound to: 15 - type: integer 
	Parameter K bound to: 7 - type: integer 
	Parameter GENERATOR bound to: 9'b111010001 
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_reg' and it is trimmed from '15' to '8' bits. [C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_encoder.v:10]
INFO: [Synth 8-256] done synthesizing module 'bch_encoder' (1#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_encoder.v:1]
INFO: [Synth 8-638] synthesizing module 'syndrome' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/syndrome.v:1]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syndrome' (2#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/syndrome.v:1]
INFO: [Synth 8-638] synthesizing module 'error_locator' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_locator.v:1]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gf16_add' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/gf16_add.v:23]
INFO: [Synth 8-256] done synthesizing module 'gf16_add' (3#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/gf16_add.v:23]
INFO: [Synth 8-256] done synthesizing module 'error_locator' (4#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_locator.v:1]
INFO: [Synth 8-638] synthesizing module 'error_correction' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_correction.v:23]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'error_correction' (5#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_correction.v:23]
INFO: [Synth 8-256] done synthesizing module 'bch_top' (6#1) [C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.773 ; gain = 158.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.773 ; gain = 158.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.773 ; gain = 158.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "add_in1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'add_in1_reg' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_locator.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'add_in2_reg' [C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_locator.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.773 ; gain = 158.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 7     
	   2 Input      4 Bit         XORs := 52    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 56    
	  12 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bch_encoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module syndrome 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 51    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 56    
Module gf16_add 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module error_locator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 15    
	  12 Input      4 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 40    
Module error_correction 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_loc/add_in1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[6]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[5]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[4]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[3]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[2]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[1]
WARNING: [Synth 8-3331] design bch_top has unconnected port data_in[0]
INFO: [Synth 8-3886] merging instance 'u_loc/add_in1_reg[3]' (LD) to 'u_loc/add_in1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_loc/add_in2_reg[3]' (LD) to 'u_loc/add_in1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_loc/add_in1_reg[0]' (LD) to 'u_loc/add_in2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_loc/add_in1_reg[1]' (LD) to 'u_loc/add_in2_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_loc/add_in2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_loc/add_in1_reg[2] )
WARNING: [Synth 8-3332] Sequential element (u_loc/add_in1_reg[2]) is unused and will be removed from module bch_top.
WARNING: [Synth 8-3332] Sequential element (u_loc/add_in2_reg[1]) is unused and will be removed from module bch_top.
WARNING: [Synth 8-3332] Sequential element (u_loc/add_in2_reg[0]) is unused and will be removed from module bch_top.
WARNING: [Synth 8-3332] Sequential element (u_loc/add_in2_reg[2]) is unused and will be removed from module bch_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     3|
|3     |LUT5 |     8|
|4     |LUT6 |    21|
|5     |IBUF |    15|
|6     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 766.129 ; gain = 466.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 875.574 ; gain = 588.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/srish/project_3/project_3.runs/synth_1/bch_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bch_top_utilization_synth.rpt -pb bch_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 875.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 17 12:25:48 2025...
