INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_7/package_IP/package_IP.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_7/package_IP/package_IP.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_7/package_IP/package_IP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
