
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadm/Desktop/Github/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.dcp' for cell 'design_1_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_half_adder_0_0/design_1_half_adder_0_0.dcp' for cell 'design_1_i/half_adder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_slice_reg_0_0/design_1_slice_reg_0_0.dcp' for cell 'design_1_i/slice_reg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_top_nqueens_0_0/design_1_top_nqueens_0_0.dcp' for cell 'design_1_i/top_nqueens_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_up_counter_0_1/design_1_up_counter_0_1.dcp' for cell 'design_1_i/up_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/test/test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.000 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1250.000 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 117a715ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.352 ; gain = 237.352

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13778b3bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 58 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 161e96c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 36 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dbe7eb12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 231 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/top_nqueens_0/U0/fsm_8/asout_array[8]_1_BUFG_inst to drive 50 load(s) on clock net design_1_i/top_nqueens_0/U0/fsm_8/asout_array[8]_1_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/top_nqueens_0/U0/fsm_7/asout_array[7]_2_BUFG_inst to drive 45 load(s) on clock net design_1_i/top_nqueens_0/U0/fsm_7/asout_array[7]_2_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/top_nqueens_0/U0/fsm_6/asout_array[6]_3_BUFG_inst to drive 40 load(s) on clock net design_1_i/top_nqueens_0/U0/fsm_6/asout_array[6]_3_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/top_nqueens_0/U0/fsm_9/E[0]_BUFG_inst to drive 32 load(s) on clock net design_1_i/top_nqueens_0/U0/fsm_9/E_BUFG[0]
INFO: [Opt 31-194] Inserted BUFG design_1_i/top_nqueens_0/U0/fsm_5/asout_array[5]_4_BUFG_inst to drive 35 load(s) on clock net design_1_i/top_nqueens_0/U0/fsm_5/asout_array[5]_4_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 8c92ac3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 5 cells of which 5 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8c92ac3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8c92ac3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |              58  |                                              0  |
|  Constant propagation         |               0  |              36  |                                              0  |
|  Sweep                        |               0  |             231  |                                              0  |
|  BUFG optimization            |               5  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1785.469 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 125ed5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1785.469 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 125ed5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1785.469 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125ed5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.469 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1785.469 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 125ed5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.469 ; gain = 535.469
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1785.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 66742e5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1824.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e127bc25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22fc4067d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22fc4067d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22fc4067d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c1a4bdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.891 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22c26f0bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.995 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22c26f0bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 38 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 230299d51

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f6654427

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f6654427

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1801d2b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bbb44b2d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 225bee1d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2980a93b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bc452005

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1891adcf6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2175392d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2175392d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 153b6941f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.408 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18610c222

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1824.391 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aa0f4bba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 153b6941f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.408. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 153837845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 153837845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 153837845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 153837845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 153837845

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.391 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1338bafc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000
Ending Placer Task | Checksum: ca9e5627

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1824.391 ; gain = 0.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1824.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1824.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1824.391 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1833.805 ; gain = 9.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8d1eff10 ConstDB: 0 ShapeSum: 3d7f5717 RouteDB: 0
Post Restoration Checksum: NetGraph: aca617e7 NumContArr: be376421 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16add7c08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1928.313 ; gain = 85.445

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16add7c08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1928.313 ; gain = 85.445

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16add7c08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1934.871 ; gain = 92.004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16add7c08

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1934.871 ; gain = 92.004

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2507d0b1e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1960.539 ; gain = 117.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.584  | TNS=0.000  | WHS=-0.147 | THS=-17.910|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0256291 %
  Global Horizontal Routing Utilization  = 0.0133536 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2530
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2420
  Number of Partially Routed Nets     = 110
  Number of Node Overlaps             = 158

Phase 2 Router Initialization | Checksum: 237f7d70c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 237f7d70c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1960.539 ; gain = 117.672
Phase 3 Initial Routing | Checksum: d1c0feb5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.821  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c923a47b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.821  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20f4c5215

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.539 ; gain = 117.672
Phase 4 Rip-up And Reroute | Checksum: 20f4c5215

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14b4f9a9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.539 ; gain = 117.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.835  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14b4f9a9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14b4f9a9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672
Phase 5 Delay and Skew Optimization | Checksum: 14b4f9a9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2163d11ab

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.835  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb8a58cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672
Phase 6 Post Hold Fix | Checksum: 1cb8a58cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.321943 %
  Global Horizontal Routing Utilization  = 0.404327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b9e790dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9e790dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25327723f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.835  | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25327723f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1960.539 ; gain = 117.672

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1960.539 ; gain = 126.734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1965.691 ; gain = 5.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mlabadm/Desktop/test/test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/a_in_1 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/a_in_1_reg[4]_i_2/O, cell design_1_i/top_nqueens_0/U0/a_in_1_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/flag_s_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/flag_s_reg_i_1/O, cell design_1_i/top_nqueens_0/U0/flag_s_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/ack_in_14_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/ack_in_1_reg_i_2/O, cell design_1_i/top_nqueens_0/U0/fsm_1/ack_in_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg_i_1/O, cell design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/ce_reg_i_1/O, cell design_1_i/top_nqueens_0/U0/fsm_1/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/logic/acks_out_reg_i_2/O, cell design_1_i/top_nqueens_0/U0/fsm_1/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/nRst_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/done_s_reg_i_2/O, cell design_1_i/top_nqueens_0/U0/fsm_1/done_s_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg_i_2__7_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg_i_2__7/O, cell design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg_i_1__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg_i_1__1/O, cell design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_2/ce_reg_i_1__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_2/ce_reg_i_1__1/O, cell design_1_i/top_nqueens_0/U0/fsm_2/ce_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_2/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_2/logic/acks_out_reg_i_2__1/O, cell design_1_i/top_nqueens_0/U0/fsm_2/logic/acks_out_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg_i_2__6_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg_i_2__6/O, cell design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg_i_1__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg_i_1__3/O, cell design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_3/ce_reg_i_1__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_3/ce_reg_i_1__3/O, cell design_1_i/top_nqueens_0/U0/fsm_3/ce_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_3/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_3/logic/acks_out_reg_i_2__3/O, cell design_1_i/top_nqueens_0/U0/fsm_3/logic/acks_out_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg_i_2__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg_i_2__5/O, cell design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg_i_1__6_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg_i_1__6/O, cell design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_4/ce_reg_i_1__6_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_4/ce_reg_i_1__6/O, cell design_1_i/top_nqueens_0/U0/fsm_4/ce_reg_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_4/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_4/logic/acks_out_reg_i_2__6/O, cell design_1_i/top_nqueens_0/U0/fsm_4/logic/acks_out_reg_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg_i_2__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg_i_2__4/O, cell design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_5/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_5/acks_out_reg_i_1__7/O, cell design_1_i/top_nqueens_0/U0/fsm_5/acks_out_reg_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_5/ce_reg_i_1__7_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_5/ce_reg_i_1__7/O, cell design_1_i/top_nqueens_0/U0/fsm_5/ce_reg_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_5/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_5/logic/acks_out_reg_i_2__7/O, cell design_1_i/top_nqueens_0/U0/fsm_5/logic/acks_out_reg_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg_i_2__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg_i_2__3/O, cell design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_6/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_6/acks_out_reg_i_1__5/O, cell design_1_i/top_nqueens_0/U0/fsm_6/acks_out_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_6/ce_reg_i_1__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_6/ce_reg_i_1__5/O, cell design_1_i/top_nqueens_0/U0/fsm_6/ce_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_6/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_6/logic/acks_out_reg_i_2__5/O, cell design_1_i/top_nqueens_0/U0/fsm_6/logic/acks_out_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg_i_2__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg_i_2__2/O, cell design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_7/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_7/acks_out_reg_i_1__4/O, cell design_1_i/top_nqueens_0/U0/fsm_7/acks_out_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_7/ce_reg_i_1__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_7/ce_reg_i_1__4/O, cell design_1_i/top_nqueens_0/U0/fsm_7/ce_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_7/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_7/logic/acks_out_reg_i_2__4/O, cell design_1_i/top_nqueens_0/U0/fsm_7/logic/acks_out_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg_i_2__1/O, cell design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_8/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_8/acks_out_reg_i_1__2/O, cell design_1_i/top_nqueens_0/U0/fsm_8/acks_out_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_8/ce_reg_i_1__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_8/ce_reg_i_1__2/O, cell design_1_i/top_nqueens_0/U0/fsm_8/ce_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_8/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_8/logic/acks_out_reg_i_2__2/O, cell design_1_i/top_nqueens_0/U0/fsm_8/logic/acks_out_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg_i_2__0/O, cell design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_9/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg_i_1__0/O, cell design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_9/ce_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_9/ce_reg_i_1__0/O, cell design_1_i/top_nqueens_0/U0/fsm_9/ce_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_9/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_9/logic/acks_out_reg_i_2__0/O, cell design_1_i/top_nqueens_0/U0/fsm_9/logic/acks_out_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg_i_2/O, cell design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 40 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.961 ; gain = 462.195
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 20:42:18 2021...
