0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/Lab1_ALU/Lab1_ALU.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu.v,1677898953,verilog,,C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu_tb_f.v,C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu_func.v,ALU,,,,,,,,
C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu_func.v,1677756843,verilog,,,,,,,,,,,,
C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu_tb_f.v,1677895978,verilog,,,C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu.v;C:/Users/ygchi/Desktop/2023_Spring/Computer Architecture/Lab/CSED311-Computer-Architecture/Labs/Lab1/ALU/alu_func.v,ALU_tb,,,,,,,,
