<?xml version="1.0"?>
<target>
  <architecture>csky</architecture>
  <feature name="org.gnu.csky.abiv2.gpr">
    <reg name="r0"  bitsize="32" regnum="0"  group="gpr"/>
    <reg name="r1"  bitsize="32" regnum="1"  group="gpr"/>
    <reg name="r2"  bitsize="32" regnum="2"  group="gpr"/>
    <reg name="r3"  bitsize="32" regnum="3"  group="gpr"/>
    <reg name="r4"  bitsize="32" regnum="4"  group="gpr"/>
    <reg name="r5"  bitsize="32" regnum="5"  group="gpr"/>
    <reg name="r6"  bitsize="32" regnum="6"  group="gpr"/>
    <reg name="r7"  bitsize="32" regnum="7"  group="gpr"/>
    <reg name="r8"  bitsize="32" regnum="8"  group="gpr"/>
    <reg name="r9"  bitsize="32" regnum="9"  group="gpr"/>
    <reg name="r10" bitsize="32" regnum="10" group="gpr"/>
    <reg name="r11" bitsize="32" regnum="11" group="gpr"/>
    <reg name="r12" bitsize="32" regnum="12" group="gpr"/>
    <reg name="r13" bitsize="32" regnum="13" group="gpr"/>
    <reg name="r14" bitsize="32" regnum="14" group="gpr"/>
    <reg name="r15" bitsize="32" regnum="15" group="gpr"/>
    <reg name="r28" bitsize="32" regnum="28" group="gpr"/>
    <reg name="pc"  bitsize="32" regnum="72"/>
  </feature>
  <feature name="org.gnu.csky.abiv2.fpu">
    <vector id="v4f" type="ieee_single" count="4"/>
    <vector id="v2d" type="ieee_double" count="2"/>
    <vector id="v16i8" type="int8" count="16"/>
    <vector id="v8i16" type="int16" count="8"/>
    <vector id="v4i32" type="int32" count="4"/>
    <vector id="v2i64" type="int64" count="2"/>
    <union id="vec128">
      <field name="v4_float" type="v4f"/>
      <field name="v2_double" type="v2d"/>
      <field name="v16_int8" type="v16i8"/>
      <field name="v8_int16" type="v8i16"/>
      <field name="v4_int32" type="v4i32"/>
      <field name="v2_int64" type="v2i64"/>
      <field name="uint128" type="uint128"/>
    </union>
	<union id="float32_union">
      <field name="float" type="ieee_single"/>
      <field name="uint32" type="uint32"/>
    </union>
    <!--float register-->
    <reg name="fr0"  bitsize="32" regnum="40" group="fpu" type="float32_union"/>
    <reg name="fr1"  bitsize="32" regnum="41" group="fpu" type="float32_union"/>
    <reg name="fr2"  bitsize="32" regnum="42" group="fpu" type="float32_union"/>
    <reg name="fr3"  bitsize="32" regnum="43" group="fpu" type="float32_union"/>
    <reg name="fr4"  bitsize="32" regnum="44" group="fpu" type="float32_union"/>
    <reg name="fr5"  bitsize="32" regnum="45" group="fpu" type="float32_union"/>
    <reg name="fr6"  bitsize="32" regnum="46" group="fpu" type="float32_union"/>
    <reg name="fr7"  bitsize="32" regnum="47" group="fpu" type="float32_union"/>
    <reg name="fr8"  bitsize="32" regnum="48" group="fpu" type="float32_union"/>
    <reg name="fr9"  bitsize="32" regnum="49" group="fpu" type="float32_union"/>
    <reg name="fr10" bitsize="32" regnum="50" group="fpu" type="float32_union"/>
    <reg name="fr11" bitsize="32" regnum="51" group="fpu" type="float32_union"/>
    <reg name="fr12" bitsize="32" regnum="52" group="fpu" type="float32_union"/>
    <reg name="fr13" bitsize="32" regnum="53" group="fpu" type="float32_union"/>
    <reg name="fr14" bitsize="32" regnum="54" group="fpu" type="float32_union"/>
    <reg name="fr15" bitsize="32" regnum="55" group="fpu" type="float32_union"/>
    <!--vector register-->
    <reg name="vr0"  bitsize="128" regnum="56" type="vec128" group="vpu"/>
    <reg name="vr1"  bitsize="128" regnum="57" type="vec128" group="vpu"/>
    <reg name="vr2"  bitsize="128" regnum="58" type="vec128" group="vpu"/>
    <reg name="vr3"  bitsize="128" regnum="59" type="vec128" group="vpu"/>
    <reg name="vr4"  bitsize="128" regnum="60" type="vec128" group="vpu"/>
    <reg name="vr5"  bitsize="128" regnum="61" type="vec128" group="vpu"/>
    <reg name="vr6"  bitsize="128" regnum="62" type="vec128" group="vpu"/>
    <reg name="vr7"  bitsize="128" regnum="63" type="vec128" group="vpu"/>
    <reg name="vr8"  bitsize="128" regnum="64" type="vec128" group="vpu"/>
    <reg name="vr9"  bitsize="128" regnum="65" type="vec128" group="vpu"/>
    <reg name="vr10" bitsize="128" regnum="66" type="vec128" group="vpu"/>
    <reg name="vr11" bitsize="128" regnum="67" type="vec128" group="vpu"/>
    <reg name="vr12" bitsize="128" regnum="68" type="vec128" group="vpu"/>
    <reg name="vr13" bitsize="128" regnum="69" type="vec128" group="vpu"/>
    <reg name="vr14" bitsize="128" regnum="70" type="vec128" group="vpu"/>
    <reg name="vr15" bitsize="128" regnum="71" type="vec128" group="vpu"/>
  </feature>
  <feature name="org.gnu.csky.abiv2.cr">
    <flags id="ckcpu_psr" size="4">
      <field name="C[0]"        start="0"  end="0"  type="int8"/>
      <field name="AF[1]"       start="1"  end="1"  type="int8"/>
      <field name="FE[4]"       start="4"  end="4"  type="int8"/>
      <field name="IE[6]"       start="6"  end="6"  type="int8"/>
      <field name="IC[7]"       start="7"  end="7"  type="int8"/>
      <field name="EE[8]"       start="8"  end="8"  type="int8"/>
      <field name="MM[9]"       start="9"  end="9"  type="int8"/>
      <field name="TE[12]"      start="12" end="12" type="int8"/>
      <field name="TM[15:14]"   start="14" end="15" type="int8"/>
      <field name="VEC[23:16]"  start="16" end="23" type="int8"/>
      <field name="S[31]"       start="31" end="31" type="int8"/>
	</flags>
    <reg name="psr"  bitsize="32" regnum="89"  group="cr" type="ckcpu_psr"/>
    <reg name="vbr"  bitsize="32" regnum="90"  group="cr"/>
    <reg name="epsr" bitsize="32" regnum="91"  group="cr"/>
    <reg name="epc"  bitsize="32" regnum="93"  group="cr"/>
    <reg name="cpuid"  bitsize="32" regnum="102" group="cr"/>
    <reg name="ccr"  bitsize="32" regnum="107" group="cr"/>
    <reg name="capr"  bitsize="32" regnum="108" group="cr"/>
    <reg name="pacr"  bitsize="32" regnum="109" group="cr"/>
    <reg name="prsr"  bitsize="32" regnum="110" group="cr"/>
    <reg name="chr"  bitsize="32" regnum="120" group="cr"/>
    <reg name="usp"  bitsize="32" regnum="127"/>
    <reg name="int_sp"  bitsize="32" regnum="204"/>
  </feature>
  <feature name="org.gnu.csky.abiv2.fvcr">
    <reg name="fcr"  bitsize="32" regnum="121" group="fvcr"/>
    <reg name="fid"  bitsize="32" regnum="122" group="fvcr"/>
    <reg name="fesr"  bitsize="32" regnum="123" group="fvcr"/>
  </feature>
  <feature name="org.gnu.csky.abiv2.bank3">
    <reg name="sepsr"  bitsize="32" regnum="221" group="bank3"/>
    <reg name="sevbr"  bitsize="32" regnum="222" group="bank3"/>
    <reg name="seepsr" bitsize="32" regnum="223" group="bank3"/>
    <reg name="seepc"  bitsize="32" regnum="225" group="bank3"/>
    <reg name="nsssp"  bitsize="32" regnum="227" group="bank3"/>
  </feature>
</target>
