module counter (
    input  logic clk,
    input  logic rst,
    output logic [3:0] count
);

    // 4-bit synchronous counter with reset
    always_ff @(posedge clk) begin
        if (rst)
            count <= 4'd0;
        else
            count <= count + 1;
    end

endmodule
