Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 22 21:07:33 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |            1807 |          560 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |            1336 |          382 |
| Yes          | No                    | Yes                    |            3329 |          793 |
| Yes          | Yes                   | No                     |             280 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                          Enable Signal                         |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  Series_recombination_loop/rst_0 |                                                                | rst                                                                        |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                  | Series_recombination_loop/rst_0                                            |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                | inputs/read_en_i_1_n_0                                                     |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                | rst                                                                        |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0     |                                                                            |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi0    |                                                                            |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0    |                                                                            |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0     |                                                                            |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count_delay                          | rst                                                                        |                1 |              4 |         4.00 |
|  CLOCK/inst/clk_sys              |                                                                |                                                                            |                6 |             11 |         1.83 |
|  CLOCK/inst/clk_sys              | inputs/byte_select_temp[3]_i_1_n_0                             | Series_recombination_loop/count20                                          |                3 |             11 |         3.67 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/pos_reg[15]0                         |                                                                            |               10 |             28 |         2.80 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count3                               | rst                                                                        |                7 |             31 |         4.43 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/state_reg[0]                         | rst                                                                        |                9 |             32 |         3.56 |
|  CLOCK/inst/clk_sys              | inputs/count[0]_i_2_n_0                                        | inputs/count[0]_i_1_n_0                                                    |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys              | inputs/hold[1]_i_1_n_0                                         | Series_recombination_loop/count20                                          |               10 |             36 |         3.60 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0     | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2[31]_i_1_n_0     |               16 |             62 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi0    | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2I[31]_i_1_n_0    |               16 |             62 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0    | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_1__0_n_0 |               16 |             62 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0     | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2[31]_i_1__0_n_0  |               16 |             62 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_0      |                                                                            |               45 |            114 |         2.53 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis | rst                                                                        |               33 |            124 |         3.76 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/E[0]       |                                                                            |               64 |            162 |         2.53 |
|  CLOCK/inst/clk_sys              |                                                                | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]                  |              127 |            334 |         2.63 |
|  CLOCK/inst/clk_sys              |                                                                | Series_recombination_loop/count20                                          |              170 |            575 |         3.38 |
|  CLOCK/inst/clk_sys              |                                                                | rst                                                                        |              261 |            896 |         3.43 |
|  CLOCK/inst/clk_sys              | inputs/shift_reg_buffer0                                       | rst                                                                        |              193 |           1042 |         5.40 |
|  CLOCK/inst/clk_sys              | inputs/count110_out                                            | rst                                                                        |              536 |           2048 |         3.82 |
|  CLOCK/inst/clk_sys              | inputs/shift_reg_buffer0                                       |                                                                            |              259 |           2048 |         7.91 |
+----------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


