# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  915
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  925
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  935
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  945
# ** Info: PC: incrementing ctr:         12
#    Time: 955 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  955
# ** Info: PC: incrementing ctr:         13
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  965
# ** Info: AC: time=                 975 putting  13 in r0
#    Time: 975 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 975 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  975
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  985
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                  995
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1005
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1015
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1025
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1035
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1045
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1055
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1065
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1075
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1085
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1095
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1105
# ** Info: PC: incrementing ctr:         14
#    Time: 1115 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1115
# ** Info: PC: incrementing ctr:         15
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1125
# ** Info: AC: time=                1135 putting  14 in r2
#    Time: 1135 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1135 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0101, Current inA:   0, Current inB:   0
# ** Info: AC: time=                1145 resetting valid bits
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1145 writing   0 to reg 13
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1145
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1155
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1165
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1175
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1185
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1195
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1205
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1215 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1215
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1225 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1225
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1235 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1235
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1245
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1255
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1265
# ** Info: PC: incrementing ctr:         16
#    Time: 1275 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1275
# ** Info: PC: incrementing ctr:         17
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1285 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   0, Current inB:   0
# ** Info: AC: time=                1295 putting   0 in r0
#    Time: 1295 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1295 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1295
# ** Info: AC: time=                1305 putting  13 in r1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1305
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1315
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1325
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1335
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1345
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1355
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1365
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1375
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1385
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1395
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1405
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1415
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1425
# ** Info: PC: incrementing ctr:         18
#    Time: 1435 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1435
# ** Info: PC: incrementing ctr:         19
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1445
# ** Info: AC: time=                1455 putting   1 in r2
#    Time: 1455 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1455 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0101, Current inA:   0, Current inB:   1
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   1 to reg  0
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1465
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1475
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1485
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1495
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1505
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1515
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1525
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1535
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1545
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1555
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1565 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1565
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1575 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1575
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1585 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1585
# ** Info: PC: incrementing ctr:         20
#    Time: 1595 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1595 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1595
# ** Info: PC: incrementing ctr:         21
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   0, Current inB:   1
# ** Info: AC: time=                1615 putting   0 in r0
#    Time: 1615 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1615 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1615
# ** Info: AC: time=                1625 putting   0 in r1
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1635
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1645
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1655
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1665
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1675
# ** Info: ---------- RF CORE ----------
#    Time: 1685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1685
# ** Info: ---------- RF CORE ----------
#    Time: 1695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1695
# ** Info: ---------- RF CORE ----------
#    Time: 1705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1705
# ** Info: ---------- RF CORE ----------
#    Time: 1715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1715
# ** Info: ---------- RF CORE ----------
#    Time: 1725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1725
# ** Info: ---------- RF CORE ----------
#    Time: 1735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1735
# ** Info: ---------- RF CORE ----------
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1745
# ** Info: PC: incrementing ctr:         22
#    Time: 1755 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1755
# ** Info: PC: incrementing ctr:         23
#    Time: 1765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1765
# ** Info: AC: time=                1775 putting   2 in r2
#    Time: 1775 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1775 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0111, Current inA:   1, Current inB:   4
# ** Info: AC: time=                1785 resetting valid bits
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   2, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1785
# ** Info: ---------- RF CORE ----------
#    Time: 1795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1795
# ** Info: ---------- RF CORE ----------
#    Time: 1805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1805
# ** Info: ---------- RF CORE ----------
#    Time: 1815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1815
# ** Info: ---------- RF CORE ----------
#    Time: 1825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1825
# ** Info: ---------- RF CORE ----------
#    Time: 1835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1835
# ** Info: ---------- RF CORE ----------
#    Time: 1845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1845
# ** Info: ---------- RF CORE ----------
#    Time: 1855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1855
# ** Info: ---------- RF CORE ----------
#    Time: 1865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1865
# ** Info: ---------- RF CORE ----------
#    Time: 1875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1875
# ** Info: ---------- RF CORE ----------
#    Time: 1885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1885
# ** Info: ---------- RF CORE ----------
#    Time: 1895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1895
# ** Info: ---------- RF CORE ----------
#    Time: 1905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1905
# ** Info: PC: branching to:   12
#    Time: 1915 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 21
# ** Info: ---------- RF CORE ----------
#    Time: 1915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1915
# ** Info: PC: branching to:   12
#    Time: 1925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 21
# ** Info: ---------- RF CORE ----------
#    Time: 1925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# ** Info: AC: time=                1935 putting  13 in r0
#    Time: 1935 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   2, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1935 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1935
# ** Info: ---------- RF CORE ----------
#    Time: 1945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1945
# ** Info: ---------- RF CORE ----------
#    Time: 1955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1955
# ** Info: ---------- RF CORE ----------
#    Time: 1965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1965
# ** Info: ---------- RF CORE ----------
#    Time: 1975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1975
# ** Info: ---------- RF CORE ----------
#    Time: 1985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1985
# ** Info: ---------- RF CORE ----------
#    Time: 1995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 1995
# ** Info: ---------- RF CORE ----------
#    Time: 2005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2005
# ** Info: ---------- RF CORE ----------
#    Time: 2015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2015
# ** Info: ---------- RF CORE ----------
#    Time: 2025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2025
# ** Info: ---------- RF CORE ----------
#    Time: 2035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2035
# ** Info: ---------- RF CORE ----------
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2045
# ** Info: ---------- RF CORE ----------
#    Time: 2055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2055
# ** Info: ---------- RF CORE ----------
#    Time: 2065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2065
# ** Info: PC: incrementing ctr:         13
#    Time: 2075 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2075
# ** Info: PC: incrementing ctr:         14
#    Time: 2085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2085
# ** Info: AC: time=                2095 putting   0 in r1
#    Time: 2095 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 2095 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2095
# ** Info: AC: time=                2105 putting  14 in r2
#    Time: 2105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   0
# ** Info: ---------- RF CORE ----------
#    Time: 2115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2115
# ** Info: ---------- RF CORE ----------
#    Time: 2125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2125
# ** Info: ---------- RF CORE ----------
#    Time: 2135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2135
# ** Info: ---------- RF CORE ----------
#    Time: 2145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2145
# ** Info: ---------- RF CORE ----------
#    Time: 2155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2155
# ** Info: ---------- RF CORE ----------
#    Time: 2165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2165
# ** Info: ---------- RF CORE ----------
#    Time: 2175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2175
# ** Info: ---------- RF CORE ----------
#    Time: 2185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2185
# ** Info: ---------- RF CORE ----------
#    Time: 2195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2195
# ** Info: ---------- RF CORE ----------
#    Time: 2205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2205
# ** Info: ---------- RF CORE ----------
#    Time: 2215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2215
# ** Info: ---------- RF CORE ----------
#    Time: 2225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2225
# ** Info: PC: incrementing ctr:         15
#    Time: 2235 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2235
# ** Info: PC: incrementing ctr:         16
#    Time: 2245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0101, Current inA:   1, Current inB:   0
# ** Info: AC: time=                2255 resetting valid bits
#    Time: 2255 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 2255 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                2255 writing   1 to reg 13
#    Time: 2255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 2255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   0
# ** Info: AC: time=                2265 putting   0 in r0
#    Time: 2265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 2265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2265
# ** Info: ---------- RF CORE ----------
#    Time: 2275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2275
# ** Info: ---------- RF CORE ----------
#    Time: 2285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2285
# ** Info: ---------- RF CORE ----------
#    Time: 2295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2295
# ** Info: ---------- RF CORE ----------
#    Time: 2305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2305
# ** Info: ---------- RF CORE ----------
#    Time: 2315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2315
# ** Info: ---------- RF CORE ----------
#    Time: 2325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2325
# ** Info: ---------- RF CORE ----------
#    Time: 2335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2335
# ** Info: ---------- RF CORE ----------
#    Time: 2345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2345
# ** Info: ---------- RF CORE ----------
#    Time: 2355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2355
# ** Info: ---------- RF CORE ----------
#    Time: 2365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2365
# ** Info: ---------- RF CORE ----------
#    Time: 2375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2375
# ** Info: ---------- RF CORE ----------
#    Time: 2385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2385
# ** Info: PC: incrementing ctr:         17
#    Time: 2395 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2395
# ** Info: PC: incrementing ctr:         18
#    Time: 2405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2405
# ** Info: AC: time=                2415 putting  13 in r1
#    Time: 2415 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 2415 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2415
# ** Info: AC: time=                2425 putting   1 in r2
#    Time: 2425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# ** Info: ---------- RF CORE ----------
#    Time: 2435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2435
# ** Info: ---------- RF CORE ----------
#    Time: 2445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2445
# ** Info: ---------- RF CORE ----------
#    Time: 2455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2455
# ** Info: ---------- RF CORE ----------
#    Time: 2465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2465
# ** Info: ---------- RF CORE ----------
#    Time: 2475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2475
# ** Info: ---------- RF CORE ----------
#    Time: 2485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2485
# ** Info: ---------- RF CORE ----------
#    Time: 2495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2495
# ** Info: ---------- RF CORE ----------
#    Time: 2505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2505
# ** Info: ---------- RF CORE ----------
#    Time: 2515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2515
# ** Info: ---------- RF CORE ----------
#    Time: 2525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2525
# ** Info: ---------- RF CORE ----------
#    Time: 2535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2535
# ** Info: ---------- RF CORE ----------
#    Time: 2545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2545
# ** Info: PC: incrementing ctr:         19
#    Time: 2555 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2555
# ** Info: PC: incrementing ctr:         20
#    Time: 2565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0101, Current inA:   1, Current inB:   1
# ** Info: AC: time=                2575 resetting valid bits
#    Time: 2575 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 2575 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                2575 writing   2 to reg  0
#    Time: 2575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 2575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2575 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   1
# ** Info: AC: time=                2585 putting   0 in r0
#    Time: 2585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 2585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2585
# ** Info: ---------- RF CORE ----------
#    Time: 2595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2595
# ** Info: ---------- RF CORE ----------
#    Time: 2605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2605
# ** Info: ---------- RF CORE ----------
#    Time: 2615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2615
# ** Info: ---------- RF CORE ----------
#    Time: 2625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2625
# ** Info: ---------- RF CORE ----------
#    Time: 2635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2635
# ** Info: ---------- RF CORE ----------
#    Time: 2645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2645
# ** Info: ---------- RF CORE ----------
#    Time: 2655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2655
# ** Info: ---------- RF CORE ----------
#    Time: 2665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2665
# ** Info: ---------- RF CORE ----------
#    Time: 2675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2675
# ** Info: ---------- RF CORE ----------
#    Time: 2685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2685
# ** Info: ---------- RF CORE ----------
#    Time: 2695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2695
# ** Info: ---------- RF CORE ----------
#    Time: 2705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2705
# ** Info: PC: incrementing ctr:         21
#    Time: 2715 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2715
# ** Info: PC: incrementing ctr:         22
#    Time: 2725 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2725
# ** Info: AC: time=                2735 putting   0 in r1
#    Time: 2735 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 2735 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   2, Current inB:   1
# ** Info: AC: time=                2745 putting   2 in r2
#    Time: 2745 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   0, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2745 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# ** Info: ---------- RF CORE ----------
#    Time: 2755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2755
# ** Info: ---------- RF CORE ----------
#    Time: 2765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2765
# ** Info: ---------- RF CORE ----------
#    Time: 2775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2775
# ** Info: ---------- RF CORE ----------
#    Time: 2785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2785
# ** Info: ---------- RF CORE ----------
#    Time: 2795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2795
# ** Info: ---------- RF CORE ----------
#    Time: 2805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2805
# ** Info: ---------- RF CORE ----------
#    Time: 2815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2815
# ** Info: ---------- RF CORE ----------
#    Time: 2825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2825
# ** Info: ---------- RF CORE ----------
#    Time: 2835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2835
# ** Info: ---------- RF CORE ----------
#    Time: 2845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2845
# ** Info: ---------- RF CORE ----------
#    Time: 2855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2855
# ** Info: ---------- RF CORE ----------
#    Time: 2865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2865
# ** Info: PC: incrementing ctr:         23
#    Time: 2875 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2875
# ** Info: PC: incrementing ctr:         24
#    Time: 2885 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 0111, Current inA:   2, Current inB:   4
# ** Info: AC: time=                2895 resetting valid bits
#    Time: 2895 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   2, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 2895 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 1 | controlBranchFlag: 0 | branchFlag: 1 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   2, Current inB:   4
# ** Info: AC: time=                2905 putting  13 in r0
#    Time: 2905 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   2, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 2905 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 2905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2905
# ** Info: ---------- RF CORE ----------
#    Time: 2915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2915
# ** Info: ---------- RF CORE ----------
#    Time: 2925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2925
# ** Info: ---------- RF CORE ----------
#    Time: 2935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2935
# ** Info: ---------- RF CORE ----------
#    Time: 2945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2945
# ** Info: ---------- RF CORE ----------
#    Time: 2955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2955
# ** Info: ---------- RF CORE ----------
#    Time: 2965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2965
# ** Info: ---------- RF CORE ----------
#    Time: 2975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2975
# ** Info: ---------- RF CORE ----------
#    Time: 2985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2985
# ** Info: ---------- RF CORE ----------
#    Time: 2995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 2995
# ** Info: ---------- RF CORE ----------
#    Time: 3005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3005
# ** Info: ---------- RF CORE ----------
#    Time: 3015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3015
# ** Info: ---------- RF CORE ----------
#    Time: 3025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3025
# ** Info: PC: incrementing ctr:         25
#    Time: 3035 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 3035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3035
# ** Info: PC: incrementing ctr:         26
#    Time: 3045 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 3045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3045
# ** Info: AC: time=                3055 putting   1 in r1
#    Time: 3055 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   2, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 3055 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 3055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 3055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Current Opcode: 1111, Current inA:   1, Current inB:   4
# ** Info: AC: time=                3065 resetting valid bits
#    Time: 3065 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   1, r2:   2, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 3065 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                3065 writing   1 to reg 13
#    Time: 3065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 3065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3065 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3065
# ** Info: ---------- RF CORE ----------
#    Time: 3075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3075 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3075
# ** Info: ---------- RF CORE ----------
#    Time: 3085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3085 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3085
# ** Info: ---------- RF CORE ----------
#    Time: 3095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3095
# ** Info: ---------- RF CORE ----------
#    Time: 3105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3105
# ** Info: ---------- RF CORE ----------
#    Time: 3115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3115
# ** Info: ---------- RF CORE ----------
#    Time: 3125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3125
# ** Info: ---------- RF CORE ----------
#    Time: 3135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3135
# ** Info: ---------- RF CORE ----------
#    Time: 3145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3145
# ** Info: ---------- RF CORE ----------
#    Time: 3155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3155
# ** Info: ---------- RF CORE ----------
#    Time: 3165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3165
# ** Info: ---------- RF CORE ----------
#    Time: 3175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3175
# ** Info: ---------- RF CORE ----------
#    Time: 3185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3185
# ** Info: PC: incrementing ctr:         27
#    Time: 3195 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 3195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# Data Output:   x at time                 3195
# ** Info: PC: incrementing ctr:         28
#    Time: 3205 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 3205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   2
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 3205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 3205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 148
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 3205 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
