{
  "bottlenecks":
  [
    {
      "name":"'i'"
      , "id":9486
      , "src":"430"
      , "dst":"445"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"295"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"295"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"293"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":430
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":431
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":444
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":445
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":295
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":430
          , "to":431
        }
        , {
          "from":431
          , "to":444
        }
        , {
          "from":444
          , "to":445
        }
        , {
          "from":430
          , "to":445
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9487
      , "src":"451"
      , "dst":"476"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"296"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"296"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"293"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":451
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":452
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":475
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":296
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":476
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":296
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":451
          , "to":452
        }
        , {
          "from":452
          , "to":475
        }
        , {
          "from":475
          , "to":476
        }
        , {
          "from":451
          , "to":476
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'addr_temp'"
      , "id":9488
      , "src":"68"
      , "dst":"79"
      , "concurrency":"1"
      , "type":"Occupancy limiter"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'addr_temp'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"293"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Concurrency value: ":"1"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Basic block: kernel_aLoader_class.B5(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"296"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Basic block: kernel_aLoader_class.B6(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"297"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B2(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"296"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B4(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"297"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B7(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"298"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'addr_temp'"
          , "id":68
          , "start":"7.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"kernel_aLoader_class.B2"
          , "id":12
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":296
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B4"
          , "id":14
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":297
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B7"
          , "id":17
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":298
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B6"
          , "id":16
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":297
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"kernel_aLoader_class.B5"
          , "id":15
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":296
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"Feedback"
          , "id":79
          , "end":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":12
          , "to":14
        }
        , {
          "from":14
          , "to":17
        }
        , {
          "from":17
          , "to":17
        }
        , {
          "from":17
          , "to":16
        }
        , {
          "from":16
          , "to":15
        }
        , {
          "from":68
          , "to":12
        }
        , {
          "from":15
          , "to":79
        }
        , {
          "from":68
          , "to":79
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":9489
      , "src":"1692"
      , "dst":"1706"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"572"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"572"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"570"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":1692
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":1693
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1705
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":572
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1706
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":572
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1692
          , "to":1693
        }
        , {
          "from":1693
          , "to":1705
        }
        , {
          "from":1705
          , "to":1706
        }
        , {
          "from":1692
          , "to":1706
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9490
      , "src":"1712"
      , "dst":"1738"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"573"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"573"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"570"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":1712
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":1713
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1737
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":573
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1738
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":573
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1712
          , "to":1713
        }
        , {
          "from":1713
          , "to":1737
        }
        , {
          "from":1737
          , "to":1738
        }
        , {
          "from":1712
          , "to":1738
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'addr_temp'"
      , "id":9491
      , "src":"177"
      , "dst":"187"
      , "concurrency":"1"
      , "type":"Occupancy limiter"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'addr_temp'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"570"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Concurrency value: ":"1"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Basic block: kernel_bLoader_class.B5(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"573"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Basic block: kernel_bLoader_class.B6(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"574"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B2(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"573"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B4(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"574"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B7(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"575"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'addr_temp'"
          , "id":177
          , "start":"7.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"kernel_bLoader_class.B2"
          , "id":23
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":573
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B4"
          , "id":25
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":574
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B7"
          , "id":28
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":575
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B6"
          , "id":27
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":574
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"kernel_bLoader_class.B5"
          , "id":26
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":573
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"Feedback"
          , "id":187
          , "end":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":570
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":23
          , "to":25
        }
        , {
          "from":25
          , "to":28
        }
        , {
          "from":28
          , "to":28
        }
        , {
          "from":28
          , "to":27
        }
        , {
          "from":27
          , "to":26
        }
        , {
          "from":177
          , "to":23
        }
        , {
          "from":26
          , "to":187
        }
        , {
          "from":177
          , "to":187
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":9492
      , "src":"2946"
      , "dst":"2960"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"676"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"676"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"676"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":2946
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":676
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2947
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":676
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2959
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":676
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2960
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":676
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2946
          , "to":2947
        }
        , {
          "from":2947
          , "to":2959
        }
        , {
          "from":2959
          , "to":2960
        }
        , {
          "from":2946
          , "to":2960
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9493
      , "src":"2966"
      , "dst":"2972"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"677"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"677"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"677"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":2966
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":677
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2967
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":677
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2971
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":677
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2972
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":677
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2966
          , "to":2967
        }
        , {
          "from":2967
          , "to":2971
        }
        , {
          "from":2971
          , "to":2972
        }
        , {
          "from":2966
          , "to":2972
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'k'"
      , "id":9494
      , "src":"2980"
      , "dst":"2996"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B4"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'k'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"678"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"678"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"678"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'k'"
          , "id":2980
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":678
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2995
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":678
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2981
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":678
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2996
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":678
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2980
          , "to":2981
        }
        , {
          "from":2995
          , "to":2996
        }
        , {
          "from":2980
          , "to":2996
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":9495
      , "src":"9159"
      , "dst":"9170"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_cLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"972"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"972"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"970"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":9159
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9169
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":972
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9160
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9170
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":972
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9159
          , "to":9160
        }
        , {
          "from":9169
          , "to":9170
        }
        , {
          "from":9159
          , "to":9170
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9496
      , "src":"9177"
      , "dst":"9184"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_cLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"973"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"973"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"970"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":9177
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9183
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9178
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":970
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9184
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9177
          , "to":9178
        }
        , {
          "from":9183
          , "to":9184
        }
        , {
          "from":9177
          , "to":9184
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":9497
      , "src":"9244"
      , "dst":"9250"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_Out_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1000"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1000"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1000"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":9244
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1000
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9245
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1000
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9249
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1000
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9250
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1000
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9244
          , "to":9245
        }
        , {
          "from":9245
          , "to":9249
        }
        , {
          "from":9249
          , "to":9250
        }
        , {
          "from":9244
          , "to":9250
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9498
      , "src":"9254"
      , "dst":"9260"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_Out_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1001"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1001"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1001"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":9254
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1001
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9259
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1001
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9255
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1001
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9260
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1001
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9254
          , "to":9255
        }
        , {
          "from":9259
          , "to":9260
        }
        , {
          "from":9254
          , "to":9260
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":9499
      , "src":"9361"
      , "dst":"9372"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_unloader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1098"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1096"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":9361
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1096
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9371
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1098
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9362
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1096
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9372
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1098
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9361
          , "to":9362
        }
        , {
          "from":9371
          , "to":9372
        }
        , {
          "from":9361
          , "to":9372
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":9500
      , "src":"9379"
      , "dst":"9386"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_unloader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1099"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1099"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                  , "line":"1096"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":9379
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1096
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":9380
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1096
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":9385
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1099
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":9386
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1099
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":9379
          , "to":9380
        }
        , {
          "from":9380
          , "to":9385
        }
        , {
          "from":9385
          , "to":9386
        }
        , {
          "from":9379
          , "to":9386
          , "reverse":1
        }
      ]
    }
  ]
}
