{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732935943545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732935943546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:05:43 2024 " "Processing started: Sat Nov 30 04:05:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732935943546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935943546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MovingAverageFilter -c moving_average_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off MovingAverageFilter -c moving_average_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935943546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732935943832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732935943832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/ex_7/moving_average_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average_filter-behav " "Found design unit 1: moving_average_filter-behav" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732935949306 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average_filter " "Found entity 1: moving_average_filter" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732935949306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moving_average_filter " "Elaborating entity \"moving_average_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732935949325 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "strb_data_valid_o moving_average_ea.vhd(17) " "VHDL Signal Declaration warning at moving_average_ea.vhd(17): used implicit default value for signal \"strb_data_valid_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732935949326 "|moving_average_filter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strb_data_valid_i moving_average_ea.vhd(51) " "VHDL Process Statement warning at moving_average_ea.vhd(51): signal \"strb_data_valid_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum moving_average_ea.vhd(53) " "VHDL Process Statement warning at moving_average_ea.vhd(53): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_filter_reg moving_average_ea.vhd(49) " "VHDL Process Statement warning at moving_average_ea.vhd(49): inferring latch(es) for signal or variable \"next_filter_reg\", which holds its previous value in one or more paths through the process" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_sum moving_average_ea.vhd(49) " "VHDL Process Statement warning at moving_average_ea.vhd(49): inferring latch(es) for signal or variable \"next_sum\", which holds its previous value in one or more paths through the process" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[0\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[0\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[1\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[1\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[2\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[2\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[3\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[3\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[4\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[4\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[5\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[5\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[6\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[6\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[7\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[7\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[8\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[8\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sum\[9\] moving_average_ea.vhd(49) " "Inferred latch for \"next_sum\[9\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[0\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[0\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[1\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[1\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[2\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[2\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[3\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[3\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[4\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[4\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[5\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[5\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[6\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[6\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949327 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[3\]\[7\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[3\]\[7\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[0\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[0\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[1\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[1\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[2\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[2\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[3\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[3\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[4\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[4\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[5\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[5\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[6\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[6\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[2\]\[7\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[2\]\[7\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[0\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[0\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[1\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[1\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[2\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[2\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[3\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[3\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949328 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[4\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[4\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[5\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[5\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[6\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[6\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[1\]\[7\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[1\]\[7\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[0\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[0\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[1\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[1\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[2\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[2\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[3\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[3\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[4\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[4\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[5\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[5\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[6\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[6\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_filter_reg\[0\]\[7\] moving_average_ea.vhd(49) " "Inferred latch for \"next_filter_reg\[0\]\[7\]\" at moving_average_ea.vhd(49)" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949329 "|moving_average_filter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "strb_data_valid_o GND " "Pin \"strb_data_valid_o\" is stuck at GND" {  } { { "../moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_7/moving_average_ea.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732935949585 "|moving_average_filter|strb_data_valid_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732935949585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732935949629 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732935949784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732935949784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732935949804 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732935949804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732935949804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732935949804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732935949812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:05:49 2024 " "Processing ended: Sat Nov 30 04:05:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732935949812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732935949812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732935949812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732935949812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732935950824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732935950825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:05:50 2024 " "Processing started: Sat Nov 30 04:05:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732935950825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732935950825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732935950825 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732935950910 ""}
{ "Info" "0" "" "Project  = MovingAverageFilter" {  } {  } 0 0 "Project  = MovingAverageFilter" 0 0 "Fitter" 0 0 1732935950910 ""}
{ "Info" "0" "" "Revision = moving_average_filter" {  } {  } 0 0 "Revision = moving_average_filter" 0 0 "Fitter" 0 0 1732935950910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732935950985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732935950985 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "moving_average_filter 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"moving_average_filter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732935950990 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732935951019 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732935951019 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732935951287 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732935951304 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732935951383 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1732935951507 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1732935958397 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_i~inputCLKENA0 42 global CLKCTRL_G10 " "clk_i~inputCLKENA0 with 42 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1732935958507 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1732935958507 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935958507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732935958509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732935958509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732935958510 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732935958510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732935958510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732935958510 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1732935958905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "moving_average_filter.sdc " "Synopsys Design Constraints File file not found: 'moving_average_filter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732935958905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732935958905 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732935958907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732935958907 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732935958907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732935958909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732935958909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732935958909 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935958929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732935962426 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1732935962513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935966955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732935969454 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732935970974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935970974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732935971700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Smon/source/vhdl_projects/ex_7/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732935974552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732935974552 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1732935978340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732935979273 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732935979273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935979275 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732935980020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732935980047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732935980252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732935980253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732935980455 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732935981786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Smon/source/vhdl_projects/ex_7/quartus_project/output_files/moving_average_filter.fit.smsg " "Generated suppressed messages file C:/Users/Smon/source/vhdl_projects/ex_7/quartus_project/output_files/moving_average_filter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732935981960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7344 " "Peak virtual memory: 7344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732935982249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:06:22 2024 " "Processing ended: Sat Nov 30 04:06:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732935982249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732935982249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732935982249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732935982249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732935997469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732935997469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:06:37 2024 " "Processing started: Sat Nov 30 04:06:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732935997469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732935997469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732935997469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732935997969 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732936001594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732936001873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:06:41 2024 " "Processing ended: Sat Nov 30 04:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732936001873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732936001873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732936001873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732936001873 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732936002531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732936003013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732936003013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:06:42 2024 " "Processing started: Sat Nov 30 04:06:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732936003013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732936003013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MovingAverageFilter -c moving_average_filter " "Command: quartus_sta MovingAverageFilter -c moving_average_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732936003013 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732936003102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732936003501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732936003501 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732936003529 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732936003529 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732936003860 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "moving_average_filter.sdc " "Synopsys Design Constraints File file not found: 'moving_average_filter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732936003875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936003875 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732936003875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name strb_data_valid_i strb_data_valid_i " "create_clock -period 1.000 -name strb_data_valid_i strb_data_valid_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732936003875 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732936003875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732936003876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732936003876 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732936003877 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732936003883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936003883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732936003890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732936003890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.759 " "Worst-case setup slack is -7.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.759            -102.217 strb_data_valid_i  " "   -7.759            -102.217 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.780             -84.001 clk_i  " "   -2.780             -84.001 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936003891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.402 " "Worst-case hold slack is -1.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402             -32.211 strb_data_valid_i  " "   -1.402             -32.211 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -2.430 clk_i  " "   -0.273              -2.430 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936003895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936003896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936003898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.007 clk_i  " "   -0.394             -22.007 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 strb_data_valid_i  " "    0.174               0.000 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936003899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936003899 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732936003906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732936003927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732936004487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732936004518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936004518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732936004520 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732936004520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.683 " "Worst-case setup slack is -7.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.683            -105.045 strb_data_valid_i  " "   -7.683            -105.045 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -77.765 clk_i  " "   -2.623             -77.765 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936004522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.290 " "Worst-case hold slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -28.531 strb_data_valid_i  " "   -1.290             -28.531 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -5.218 clk_i  " "   -0.385              -5.218 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936004523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936004525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936004527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.935 clk_i  " "   -0.394             -23.935 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 strb_data_valid_i  " "    0.175               0.000 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936004529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936004529 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732936004535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732936004658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732936005139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732936005171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732936005172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732936005172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.395 " "Worst-case setup slack is -4.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395             -42.892 strb_data_valid_i  " "   -4.395             -42.892 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -53.125 clk_i  " "   -1.728             -53.125 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.908 " "Worst-case hold slack is -0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908             -21.596 strb_data_valid_i  " "   -0.908             -21.596 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk_i  " "    0.328               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936005178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936005180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.078 " "Worst-case minimum pulse width slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -3.200 clk_i  " "   -0.078              -3.200 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.436 strb_data_valid_i  " "   -0.039              -0.436 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005182 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732936005188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732936005303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732936005303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732936005303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.842 " "Worst-case setup slack is -3.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842             -36.657 strb_data_valid_i  " "   -3.842             -36.657 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -53.063 clk_i  " "   -1.684             -53.063 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.939 " "Worst-case hold slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939             -22.744 strb_data_valid_i  " "   -0.939             -22.744 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk_i  " "    0.367               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936005309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732936005311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.078 " "Worst-case minimum pulse width slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -3.220 clk_i  " "   -0.078              -3.220 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.248 strb_data_valid_i  " "   -0.028              -0.248 strb_data_valid_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732936005313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732936005313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732936006238 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732936006238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732936006264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:06:46 2024 " "Processing ended: Sat Nov 30 04:06:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732936006264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732936006264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732936006264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732936006264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1732936007165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732936007165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:06:47 2024 " "Processing started: Sat Nov 30 04:06:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732936007165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1732936007165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MovingAverageFilter -c moving_average_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1732936007165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1732936007804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "moving_average_filter.vho C:/Users/Smon/source/vhdl_projects/ex_7/quartus_project/simulation/modelsim/ simulation " "Generated file moving_average_filter.vho in folder \"C:/Users/Smon/source/vhdl_projects/ex_7/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1732936007836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732936007862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:06:47 2024 " "Processing ended: Sat Nov 30 04:06:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732936007862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732936007862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732936007862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1732936007862 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1732936008480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732936021776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732936021777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 04:07:01 2024 " "Processing started: Sat Nov 30 04:07:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732936021777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732936021777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MovingAverageFilter -c moving_average_filter --netlist_type=sgate " "Command: quartus_npp MovingAverageFilter -c moving_average_filter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732936021777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1732936021911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732936021917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 04:07:01 2024 " "Processing ended: Sat Nov 30 04:07:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732936021917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732936021917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732936021917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732936021917 ""}
