// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Sun May 25 00:35:53 2025
// Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/ADPCM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu50-fsvh2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,adpcm_main,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "adpcm_main,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (in_data_ce0,
    in_data_ce1,
    encoded_ce0,
    encoded_we0,
    decoded_ce0,
    decoded_we0,
    decoded_ce1,
    decoded_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    in_data_address0,
    in_data_q0,
    in_data_address1,
    in_data_q1,
    encoded_address0,
    encoded_d0,
    encoded_q0,
    decoded_address0,
    decoded_d0,
    decoded_address1,
    decoded_d1);
  output in_data_ce0;
  output in_data_ce1;
  output encoded_ce0;
  output encoded_we0;
  output decoded_ce0;
  output decoded_we0;
  output decoded_ce1;
  output decoded_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_address0, LAYERED_METADATA undef" *) output [6:0]in_data_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_q0, LAYERED_METADATA undef" *) input [31:0]in_data_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_address1, LAYERED_METADATA undef" *) output [6:0]in_data_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 in_data_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_data_q1, LAYERED_METADATA undef" *) input [31:0]in_data_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 encoded_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME encoded_address0, LAYERED_METADATA undef" *) output [5:0]encoded_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 encoded_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME encoded_d0, LAYERED_METADATA undef" *) output [31:0]encoded_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 encoded_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME encoded_q0, LAYERED_METADATA undef" *) input [31:0]encoded_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 decoded_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME decoded_address0, LAYERED_METADATA undef" *) output [6:0]decoded_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 decoded_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME decoded_d0, LAYERED_METADATA undef" *) output [31:0]decoded_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 decoded_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME decoded_address1, LAYERED_METADATA undef" *) output [6:0]decoded_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 decoded_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME decoded_d1, LAYERED_METADATA undef" *) output [31:0]decoded_d1;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [6:1]\^decoded_address0 ;
  wire [6:1]\^decoded_address1 ;
  wire decoded_ce0;
  wire decoded_ce1;
  wire [31:0]decoded_d0;
  wire [31:0]decoded_d1;
  wire decoded_we0;
  wire decoded_we1;
  wire [5:0]encoded_address0;
  wire encoded_ce0;
  wire [7:0]\^encoded_d0 ;
  wire [31:0]encoded_q0;
  wire encoded_we0;
  wire [6:1]\^in_data_address0 ;
  wire [6:1]\^in_data_address1 ;
  wire in_data_ce0;
  wire in_data_ce1;
  wire [31:0]in_data_q0;
  wire [31:0]in_data_q1;
  wire [0:0]NLW_inst_decoded_address0_UNCONNECTED;
  wire [0:0]NLW_inst_decoded_address1_UNCONNECTED;
  wire [31:8]NLW_inst_encoded_d0_UNCONNECTED;
  wire [0:0]NLW_inst_in_data_address0_UNCONNECTED;
  wire [0:0]NLW_inst_in_data_address1_UNCONNECTED;

  assign decoded_address0[6:1] = \^decoded_address0 [6:1];
  assign decoded_address0[0] = \<const1> ;
  assign decoded_address1[6:1] = \^decoded_address1 [6:1];
  assign decoded_address1[0] = \<const0> ;
  assign encoded_d0[31] = \<const0> ;
  assign encoded_d0[30] = \<const0> ;
  assign encoded_d0[29] = \<const0> ;
  assign encoded_d0[28] = \<const0> ;
  assign encoded_d0[27] = \<const0> ;
  assign encoded_d0[26] = \<const0> ;
  assign encoded_d0[25] = \<const0> ;
  assign encoded_d0[24] = \<const0> ;
  assign encoded_d0[23] = \<const0> ;
  assign encoded_d0[22] = \<const0> ;
  assign encoded_d0[21] = \<const0> ;
  assign encoded_d0[20] = \<const0> ;
  assign encoded_d0[19] = \<const0> ;
  assign encoded_d0[18] = \<const0> ;
  assign encoded_d0[17] = \<const0> ;
  assign encoded_d0[16] = \<const0> ;
  assign encoded_d0[15] = \<const0> ;
  assign encoded_d0[14] = \<const0> ;
  assign encoded_d0[13] = \<const0> ;
  assign encoded_d0[12] = \<const0> ;
  assign encoded_d0[11] = \<const0> ;
  assign encoded_d0[10] = \<const0> ;
  assign encoded_d0[9] = \<const0> ;
  assign encoded_d0[8] = \<const0> ;
  assign encoded_d0[7:0] = \^encoded_d0 [7:0];
  assign in_data_address0[6:1] = \^in_data_address0 [6:1];
  assign in_data_address0[0] = \<const1> ;
  assign in_data_address1[6:1] = \^in_data_address1 [6:1];
  assign in_data_address1[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "12'b000000000001" *) 
  (* ap_ST_fsm_state10 = "12'b001000000000" *) 
  (* ap_ST_fsm_state11 = "12'b010000000000" *) 
  (* ap_ST_fsm_state12 = "12'b100000000000" *) 
  (* ap_ST_fsm_state2 = "12'b000000000010" *) 
  (* ap_ST_fsm_state3 = "12'b000000000100" *) 
  (* ap_ST_fsm_state4 = "12'b000000001000" *) 
  (* ap_ST_fsm_state5 = "12'b000000010000" *) 
  (* ap_ST_fsm_state6 = "12'b000000100000" *) 
  (* ap_ST_fsm_state7 = "12'b000001000000" *) 
  (* ap_ST_fsm_state8 = "12'b000010000000" *) 
  (* ap_ST_fsm_state9 = "12'b000100000000" *) 
  bd_0_hls_inst_0_adpcm_main inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .decoded_address0({\^decoded_address0 ,NLW_inst_decoded_address0_UNCONNECTED[0]}),
        .decoded_address1({\^decoded_address1 ,NLW_inst_decoded_address1_UNCONNECTED[0]}),
        .decoded_ce0(decoded_ce0),
        .decoded_ce1(decoded_ce1),
        .decoded_d0(decoded_d0),
        .decoded_d1(decoded_d1),
        .decoded_we0(decoded_we0),
        .decoded_we1(decoded_we1),
        .encoded_address0(encoded_address0),
        .encoded_ce0(encoded_ce0),
        .encoded_d0({NLW_inst_encoded_d0_UNCONNECTED[31:8],\^encoded_d0 }),
        .encoded_q0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,encoded_q0[7:2],1'b0,1'b0}),
        .encoded_we0(encoded_we0),
        .in_data_address0({\^in_data_address0 ,NLW_inst_in_data_address0_UNCONNECTED[0]}),
        .in_data_address1({\^in_data_address1 ,NLW_inst_in_data_address1_UNCONNECTED[0]}),
        .in_data_ce0(in_data_ce0),
        .in_data_ce1(in_data_ce1),
        .in_data_q0(in_data_q0),
        .in_data_q1(in_data_q1));
endmodule

(* ORIG_REF_NAME = "adpcm_main" *) (* ap_ST_fsm_state1 = "12'b000000000001" *) (* ap_ST_fsm_state10 = "12'b001000000000" *) 
(* ap_ST_fsm_state11 = "12'b010000000000" *) (* ap_ST_fsm_state12 = "12'b100000000000" *) (* ap_ST_fsm_state2 = "12'b000000000010" *) 
(* ap_ST_fsm_state3 = "12'b000000000100" *) (* ap_ST_fsm_state4 = "12'b000000001000" *) (* ap_ST_fsm_state5 = "12'b000000010000" *) 
(* ap_ST_fsm_state6 = "12'b000000100000" *) (* ap_ST_fsm_state7 = "12'b000001000000" *) (* ap_ST_fsm_state8 = "12'b000010000000" *) 
(* ap_ST_fsm_state9 = "12'b000100000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_adpcm_main
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    in_data_address0,
    in_data_ce0,
    in_data_q0,
    in_data_address1,
    in_data_ce1,
    in_data_q1,
    encoded_address0,
    encoded_ce0,
    encoded_we0,
    encoded_d0,
    encoded_q0,
    decoded_address0,
    decoded_ce0,
    decoded_we0,
    decoded_d0,
    decoded_address1,
    decoded_ce1,
    decoded_we1,
    decoded_d1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [6:0]in_data_address0;
  output in_data_ce0;
  input [31:0]in_data_q0;
  output [6:0]in_data_address1;
  output in_data_ce1;
  input [31:0]in_data_q1;
  output [5:0]encoded_address0;
  output encoded_ce0;
  output encoded_we0;
  output [31:0]encoded_d0;
  input [31:0]encoded_q0;
  output [6:0]decoded_address0;
  output decoded_ce0;
  output decoded_we0;
  output [31:0]decoded_d0;
  output [6:0]decoded_address1;
  output decoded_ce1;
  output decoded_we1;
  output [31:0]decoded_d1;

  wire [31:0]accumc_q0;
  wire accumc_we01;
  wire accumd_U_n_72;
  wire accumd_U_n_95;
  wire accumd_U_n_96;
  wire accumd_U_n_97;
  wire [3:0]accumd_address0;
  wire accumd_ce0;
  wire [31:0]accumd_q0;
  wire [5:1]add_ln217_fu_917_p2;
  wire [5:1]add_ln223_fu_975_p2;
  wire [31:0]add_ln290_reg_3221;
  wire [30:0]add_ln294_fu_1831_p2;
  wire [31:0]add_ln317_reg_3380;
  wire [30:0]add_ln321_fu_2709_p2;
  wire [31:0]add_ln350_reg_2874;
  wire [30:0]add_ln354_fu_1389_p2;
  wire [31:0]add_ln367_reg_3004;
  wire [2:0]add_ln427_fu_790_p2;
  wire [2:0]add_ln436_fu_823_p2;
  wire [4:0]add_ln445_fu_856_p2;
  wire [3:0]add_ln451_fu_886_p2;
  wire [15:0]ah1;
  wire ah10;
  wire [14:0]ah2;
  wire [15:0]al1;
  wire al10;
  wire [14:0]al2;
  wire \ap_CS_fsm_reg_n_40_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state19_2;
  wire ap_CS_fsm_state2__0;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state3__0;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state7_1;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state9_0;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_ready;
  wire ap_ready_INST_0_i_1_n_40;
  wire ap_rst;
  wire ap_start;
  wire [15:0]dec_ah1;
  wire [14:0]dec_ah2;
  wire dec_ah20;
  wire [15:0]dec_al1;
  wire [14:0]dec_al2;
  wire dec_al20;
  wire dec_del_bph_U_n_96;
  wire dec_del_bph_ce0;
  wire dec_del_bpl_ce0;
  wire dec_del_dhx_U_n_68;
  wire dec_del_dhx_U_n_69;
  wire dec_del_dhx_U_n_70;
  wire dec_del_dhx_U_n_71;
  wire dec_del_dhx_U_n_72;
  wire dec_del_dhx_U_n_73;
  wire dec_del_dhx_U_n_74;
  wire dec_del_dhx_U_n_75;
  wire dec_del_dhx_U_n_76;
  wire dec_del_dhx_U_n_77;
  wire dec_del_dhx_U_n_78;
  wire dec_del_dhx_U_n_79;
  wire dec_del_dhx_U_n_80;
  wire dec_del_dhx_U_n_81;
  wire [2:0]dec_del_dhx_address0;
  wire dec_del_dhx_ce0;
  wire dec_del_dhx_ce1;
  wire [13:0]dec_del_dhx_d0;
  wire [13:0]dec_del_dhx_q0;
  wire [13:0]dec_del_dhx_q1;
  wire dec_del_dhx_we0;
  wire dec_del_dltx_U_n_72;
  wire dec_del_dltx_U_n_73;
  wire dec_del_dltx_U_n_74;
  wire dec_del_dltx_U_n_75;
  wire dec_del_dltx_U_n_76;
  wire dec_del_dltx_U_n_77;
  wire dec_del_dltx_U_n_78;
  wire dec_del_dltx_U_n_79;
  wire dec_del_dltx_U_n_80;
  wire dec_del_dltx_U_n_81;
  wire dec_del_dltx_U_n_82;
  wire dec_del_dltx_U_n_83;
  wire dec_del_dltx_U_n_84;
  wire dec_del_dltx_U_n_85;
  wire dec_del_dltx_U_n_86;
  wire dec_del_dltx_U_n_87;
  wire dec_del_dltx_U_n_88;
  wire [2:0]dec_del_dltx_address0;
  wire dec_del_dltx_ce0;
  wire dec_del_dltx_ce1;
  wire [15:0]dec_del_dltx_d0;
  wire [15:0]dec_del_dltx_q0;
  wire [15:0]dec_del_dltx_q1;
  wire dec_del_dltx_we0;
  wire [14:3]dec_deth;
  wire dec_deth0;
  wire [14:3]dec_detl;
  wire dec_detl0;
  wire [14:0]dec_nbh;
  wire dec_nbh0;
  wire [14:0]dec_nbl;
  wire dec_nbl0;
  wire [31:0]dec_ph1;
  wire [31:0]dec_ph2;
  wire [31:0]dec_plt1;
  wire [31:0]dec_plt2;
  wire [30:0]dec_rh1;
  wire [30:0]dec_rh2;
  wire dec_rh20;
  wire [30:0]dec_rlt1;
  wire [30:0]dec_rlt2;
  wire dec_rlt20;
  wire [6:0]decoded_address1;
  wire decoded_ce0;
  wire [31:0]decoded_d0;
  wire [31:0]decoded_d1;
  wire delay_bph_ce0;
  wire delay_bpl_ce0;
  wire delay_dhx_U_n_68;
  wire delay_dhx_U_n_69;
  wire delay_dhx_U_n_70;
  wire delay_dhx_U_n_71;
  wire delay_dhx_U_n_72;
  wire delay_dhx_U_n_73;
  wire delay_dhx_U_n_74;
  wire delay_dhx_U_n_75;
  wire delay_dhx_U_n_76;
  wire delay_dhx_U_n_77;
  wire delay_dhx_U_n_78;
  wire delay_dhx_U_n_79;
  wire delay_dhx_U_n_80;
  wire delay_dhx_U_n_81;
  wire [2:0]delay_dhx_address0;
  wire delay_dhx_ce0;
  wire delay_dhx_ce1;
  wire [13:0]delay_dhx_d0;
  wire [13:0]delay_dhx_q0;
  wire [13:0]delay_dhx_q1;
  wire delay_dhx_we0;
  wire delay_dltx_U_n_72;
  wire delay_dltx_U_n_73;
  wire delay_dltx_U_n_74;
  wire delay_dltx_U_n_75;
  wire delay_dltx_U_n_76;
  wire delay_dltx_U_n_77;
  wire delay_dltx_U_n_78;
  wire delay_dltx_U_n_79;
  wire delay_dltx_U_n_80;
  wire delay_dltx_U_n_81;
  wire delay_dltx_U_n_82;
  wire delay_dltx_U_n_83;
  wire delay_dltx_U_n_84;
  wire delay_dltx_U_n_85;
  wire delay_dltx_U_n_86;
  wire delay_dltx_U_n_87;
  wire [2:0]delay_dltx_address0;
  wire delay_dltx_ce0;
  wire delay_dltx_ce1;
  wire [15:0]delay_dltx_d0;
  wire [15:0]delay_dltx_q0;
  wire [15:0]delay_dltx_q1;
  wire delay_dltx_we0;
  wire [14:3]deth;
  wire deth0;
  wire [14:3]detl;
  wire detl0;
  wire [5:0]encoded_address0;
  wire encoded_ce0;
  wire [31:0]encoded_d0;
  wire [31:0]encoded_q0;
  wire encoded_we0;
  wire grp_decode_fu_519_ap_start_reg;
  wire [15:0]grp_decode_fu_519_dec_ah1_o;
  wire [14:0]grp_decode_fu_519_dec_ah2_o;
  wire grp_decode_fu_519_dec_ah2_o_ap_vld;
  wire [15:0]grp_decode_fu_519_dec_al1_o;
  wire [14:0]grp_decode_fu_519_dec_al2_o;
  wire grp_decode_fu_519_dec_al2_o_ap_vld;
  wire [2:1]grp_decode_fu_519_dec_del_dhx_address1;
  wire [13:0]grp_decode_fu_519_dec_del_dhx_d1;
  wire [2:0]grp_decode_fu_519_dec_del_dltx_address1;
  wire [15:0]grp_decode_fu_519_dec_del_dltx_d1;
  wire [14:3]grp_decode_fu_519_dec_deth_o;
  wire [14:3]grp_decode_fu_519_dec_detl_o;
  wire [14:0]grp_decode_fu_519_dec_nbh_o;
  wire [14:0]grp_decode_fu_519_dec_nbl_o;
  wire [4:0]grp_decode_fu_519_ilb_table_address0;
  wire grp_decode_fu_519_n_116;
  wire grp_decode_fu_519_n_117;
  wire grp_decode_fu_519_n_118;
  wire grp_decode_fu_519_n_119;
  wire grp_decode_fu_519_n_413;
  wire grp_decode_fu_519_n_414;
  wire grp_decode_fu_519_n_415;
  wire grp_decode_fu_519_n_416;
  wire grp_decode_fu_519_n_417;
  wire grp_decode_fu_519_n_418;
  wire grp_decode_fu_519_n_419;
  wire grp_decode_fu_519_n_420;
  wire grp_decode_fu_519_n_421;
  wire grp_decode_fu_519_n_422;
  wire grp_decode_fu_519_n_423;
  wire grp_decode_fu_519_n_424;
  wire grp_decode_fu_519_n_425;
  wire grp_decode_fu_519_n_426;
  wire grp_decode_fu_519_n_427;
  wire grp_decode_fu_519_n_428;
  wire grp_decode_fu_519_n_429;
  wire grp_decode_fu_519_n_430;
  wire grp_decode_fu_519_n_431;
  wire grp_decode_fu_519_n_432;
  wire grp_decode_fu_519_n_433;
  wire grp_decode_fu_519_n_434;
  wire grp_decode_fu_519_n_435;
  wire grp_decode_fu_519_n_436;
  wire grp_decode_fu_519_n_437;
  wire grp_decode_fu_519_n_438;
  wire grp_decode_fu_519_n_439;
  wire grp_decode_fu_519_n_440;
  wire grp_decode_fu_519_n_441;
  wire grp_decode_fu_519_n_442;
  wire grp_decode_fu_519_n_443;
  wire grp_decode_fu_519_n_444;
  wire grp_decode_fu_519_n_445;
  wire grp_decode_fu_519_n_446;
  wire grp_decode_fu_519_n_447;
  wire grp_decode_fu_519_n_448;
  wire grp_decode_fu_519_n_449;
  wire grp_decode_fu_519_n_45;
  wire grp_decode_fu_519_n_450;
  wire grp_decode_fu_519_n_451;
  wire grp_decode_fu_519_n_452;
  wire grp_decode_fu_519_n_453;
  wire grp_decode_fu_519_n_454;
  wire grp_decode_fu_519_n_455;
  wire grp_decode_fu_519_n_456;
  wire grp_decode_fu_519_n_46;
  wire grp_decode_fu_519_n_465;
  wire grp_decode_fu_519_n_466;
  wire grp_decode_fu_519_n_467;
  wire grp_decode_fu_519_n_47;
  wire grp_decode_fu_519_n_474;
  wire grp_decode_fu_519_n_475;
  wire grp_decode_fu_519_n_476;
  wire grp_decode_fu_519_n_48;
  wire grp_decode_fu_519_n_49;
  wire grp_decode_fu_519_n_50;
  wire grp_decode_fu_519_n_51;
  wire grp_decode_fu_519_n_517;
  wire grp_decode_fu_519_n_518;
  wire grp_decode_fu_519_n_519;
  wire grp_decode_fu_519_n_52;
  wire grp_decode_fu_519_n_520;
  wire grp_decode_fu_519_n_521;
  wire grp_decode_fu_519_n_522;
  wire grp_decode_fu_519_n_523;
  wire grp_decode_fu_519_n_524;
  wire grp_decode_fu_519_n_525;
  wire grp_decode_fu_519_n_526;
  wire grp_decode_fu_519_n_527;
  wire grp_decode_fu_519_n_528;
  wire grp_decode_fu_519_n_529;
  wire grp_decode_fu_519_n_53;
  wire grp_decode_fu_519_n_530;
  wire grp_decode_fu_519_n_531;
  wire grp_decode_fu_519_n_532;
  wire grp_decode_fu_519_n_533;
  wire grp_decode_fu_519_n_534;
  wire grp_decode_fu_519_n_535;
  wire grp_decode_fu_519_n_536;
  wire grp_decode_fu_519_n_537;
  wire grp_decode_fu_519_n_538;
  wire grp_decode_fu_519_n_539;
  wire grp_decode_fu_519_n_54;
  wire grp_decode_fu_519_n_540;
  wire grp_decode_fu_519_n_541;
  wire grp_decode_fu_519_n_542;
  wire grp_decode_fu_519_n_543;
  wire grp_decode_fu_519_n_544;
  wire grp_decode_fu_519_n_545;
  wire grp_decode_fu_519_n_546;
  wire grp_decode_fu_519_n_547;
  wire grp_decode_fu_519_n_548;
  wire grp_decode_fu_519_n_549;
  wire grp_decode_fu_519_n_55;
  wire grp_decode_fu_519_n_550;
  wire grp_decode_fu_519_n_551;
  wire grp_decode_fu_519_n_552;
  wire grp_decode_fu_519_n_553;
  wire grp_decode_fu_519_n_554;
  wire grp_decode_fu_519_n_555;
  wire grp_decode_fu_519_n_556;
  wire grp_decode_fu_519_n_557;
  wire grp_decode_fu_519_n_558;
  wire grp_decode_fu_519_n_559;
  wire grp_decode_fu_519_n_56;
  wire grp_decode_fu_519_n_560;
  wire grp_decode_fu_519_n_561;
  wire grp_decode_fu_519_n_562;
  wire grp_decode_fu_519_n_563;
  wire grp_decode_fu_519_n_564;
  wire grp_decode_fu_519_n_565;
  wire grp_decode_fu_519_n_566;
  wire grp_decode_fu_519_n_567;
  wire grp_decode_fu_519_n_568;
  wire grp_decode_fu_519_n_569;
  wire grp_decode_fu_519_n_570;
  wire grp_decode_fu_519_n_571;
  wire grp_decode_fu_519_n_572;
  wire grp_decode_fu_519_n_573;
  wire grp_decode_fu_519_n_574;
  wire grp_decode_fu_519_n_575;
  wire grp_decode_fu_519_n_576;
  wire grp_decode_fu_519_n_577;
  wire grp_decode_fu_519_n_578;
  wire grp_decode_fu_519_n_579;
  wire grp_decode_fu_519_n_580;
  wire grp_decode_fu_519_n_588;
  wire grp_decode_fu_519_n_589;
  wire grp_decode_fu_519_n_590;
  wire grp_decode_fu_519_n_591;
  wire grp_decode_fu_519_n_592;
  wire grp_decode_fu_519_n_593;
  wire grp_decode_fu_519_n_594;
  wire grp_decode_fu_519_n_595;
  wire grp_decode_fu_519_n_596;
  wire grp_decode_fu_519_n_597;
  wire grp_decode_fu_519_n_598;
  wire grp_decode_fu_519_n_599;
  wire grp_decode_fu_519_n_600;
  wire grp_decode_fu_519_n_601;
  wire grp_decode_fu_519_n_602;
  wire grp_decode_fu_519_n_93;
  wire [31:0]grp_decode_fu_519_xout1;
  wire [31:0]grp_decode_fu_519_xout2;
  wire [15:0]grp_encode_fu_453_ah1_o;
  wire grp_encode_fu_453_ah1_o_ap_vld;
  wire [14:0]grp_encode_fu_453_ah2_o;
  wire [15:0]grp_encode_fu_453_al1_o;
  wire grp_encode_fu_453_al1_o_ap_vld;
  wire [14:0]grp_encode_fu_453_al2_o;
  wire grp_encode_fu_453_ap_start_reg;
  wire [2:0]grp_encode_fu_453_delay_dhx_address1;
  wire [13:0]grp_encode_fu_453_delay_dhx_d1;
  wire [1:1]grp_encode_fu_453_delay_dltx_address1;
  wire [15:0]grp_encode_fu_453_delay_dltx_d1;
  wire [14:3]grp_encode_fu_453_deth_o;
  wire [14:3]grp_encode_fu_453_detl_o;
  wire [4:3]grp_encode_fu_453_h_address1;
  wire grp_encode_fu_453_h_ce1;
  wire grp_encode_fu_453_n_278;
  wire grp_encode_fu_453_n_279;
  wire grp_encode_fu_453_n_280;
  wire grp_encode_fu_453_n_281;
  wire grp_encode_fu_453_n_344;
  wire grp_encode_fu_453_n_345;
  wire grp_encode_fu_453_n_346;
  wire grp_encode_fu_453_n_347;
  wire grp_encode_fu_453_n_348;
  wire grp_encode_fu_453_n_349;
  wire grp_encode_fu_453_n_350;
  wire grp_encode_fu_453_n_351;
  wire grp_encode_fu_453_n_352;
  wire grp_encode_fu_453_n_353;
  wire grp_encode_fu_453_n_354;
  wire grp_encode_fu_453_n_355;
  wire grp_encode_fu_453_n_356;
  wire grp_encode_fu_453_n_357;
  wire grp_encode_fu_453_n_358;
  wire grp_encode_fu_453_n_359;
  wire grp_encode_fu_453_n_360;
  wire grp_encode_fu_453_n_361;
  wire grp_encode_fu_453_n_362;
  wire grp_encode_fu_453_n_363;
  wire grp_encode_fu_453_n_364;
  wire grp_encode_fu_453_n_365;
  wire grp_encode_fu_453_n_366;
  wire grp_encode_fu_453_n_367;
  wire grp_encode_fu_453_n_368;
  wire grp_encode_fu_453_n_369;
  wire grp_encode_fu_453_n_370;
  wire grp_encode_fu_453_n_371;
  wire grp_encode_fu_453_n_372;
  wire grp_encode_fu_453_n_373;
  wire grp_encode_fu_453_n_374;
  wire grp_encode_fu_453_n_375;
  wire grp_encode_fu_453_n_376;
  wire grp_encode_fu_453_n_377;
  wire grp_encode_fu_453_n_378;
  wire grp_encode_fu_453_n_379;
  wire grp_encode_fu_453_n_380;
  wire grp_encode_fu_453_n_381;
  wire grp_encode_fu_453_n_382;
  wire grp_encode_fu_453_n_383;
  wire grp_encode_fu_453_n_384;
  wire grp_encode_fu_453_n_385;
  wire grp_encode_fu_453_n_386;
  wire grp_encode_fu_453_n_387;
  wire grp_encode_fu_453_n_404;
  wire grp_encode_fu_453_n_405;
  wire grp_encode_fu_453_n_406;
  wire grp_encode_fu_453_n_41;
  wire grp_encode_fu_453_n_412;
  wire grp_encode_fu_453_n_413;
  wire grp_encode_fu_453_n_414;
  wire grp_encode_fu_453_n_42;
  wire grp_encode_fu_453_n_420;
  wire grp_encode_fu_453_n_43;
  wire grp_encode_fu_453_n_44;
  wire grp_encode_fu_453_n_45;
  wire grp_encode_fu_453_n_46;
  wire grp_encode_fu_453_n_460;
  wire grp_encode_fu_453_n_461;
  wire grp_encode_fu_453_n_462;
  wire grp_encode_fu_453_n_469;
  wire grp_encode_fu_453_n_47;
  wire grp_encode_fu_453_n_470;
  wire grp_encode_fu_453_n_471;
  wire grp_encode_fu_453_n_472;
  wire grp_encode_fu_453_n_473;
  wire grp_encode_fu_453_n_474;
  wire grp_encode_fu_453_n_475;
  wire grp_encode_fu_453_n_476;
  wire grp_encode_fu_453_n_477;
  wire grp_encode_fu_453_n_478;
  wire grp_encode_fu_453_n_479;
  wire grp_encode_fu_453_n_48;
  wire grp_encode_fu_453_n_49;
  wire grp_encode_fu_453_n_50;
  wire grp_encode_fu_453_n_51;
  wire grp_encode_fu_453_n_52;
  wire grp_encode_fu_453_n_53;
  wire grp_encode_fu_453_n_78;
  wire grp_encode_fu_453_n_80;
  wire [14:0]grp_encode_fu_453_nbh_o;
  wire grp_encode_fu_453_nbh_o_ap_vld;
  wire [14:0]grp_encode_fu_453_nbl_o;
  wire grp_encode_fu_453_nbl_o_ap_vld;
  wire [4:0]grp_encode_fu_453_tqmf_address1;
  wire grp_encode_fu_453_wl_code_table_ce0;
  wire h_ce1;
  wire [14:2]h_q1;
  wire [2:0]i_22_fu_208;
  wire [4:0]i_23_fu_212_reg;
  wire [3:0]i_24_fu_216_reg;
  wire \i_25_fu_220[0]_i_1_n_40 ;
  wire \i_25_fu_220[5]_i_4_n_40 ;
  wire \i_26_fu_224[0]_i_1_n_40 ;
  wire \i_26_fu_224[5]_i_1_n_40 ;
  wire [5:0]i_26_fu_224_reg;
  wire [5:0]i_38_reg_1076;
  wire [2:0]i_fu_204;
  wire [2:1]idx_fu_330_reg;
  wire [5:0]il;
  wire ilb_table_U_n_100;
  wire ilb_table_U_n_101;
  wire ilb_table_U_n_102;
  wire ilb_table_U_n_103;
  wire ilb_table_U_n_104;
  wire ilb_table_U_n_108;
  wire ilb_table_U_n_109;
  wire ilb_table_U_n_110;
  wire ilb_table_U_n_111;
  wire ilb_table_U_n_127;
  wire ilb_table_U_n_128;
  wire ilb_table_U_n_129;
  wire ilb_table_U_n_130;
  wire ilb_table_U_n_131;
  wire ilb_table_U_n_132;
  wire ilb_table_U_n_133;
  wire ilb_table_U_n_134;
  wire ilb_table_U_n_135;
  wire ilb_table_U_n_154;
  wire ilb_table_U_n_155;
  wire ilb_table_U_n_156;
  wire ilb_table_U_n_157;
  wire ilb_table_U_n_158;
  wire ilb_table_U_n_159;
  wire ilb_table_U_n_160;
  wire ilb_table_U_n_43;
  wire ilb_table_U_n_44;
  wire ilb_table_U_n_45;
  wire ilb_table_U_n_46;
  wire ilb_table_U_n_62;
  wire ilb_table_U_n_72;
  wire ilb_table_U_n_73;
  wire ilb_table_U_n_74;
  wire ilb_table_U_n_75;
  wire ilb_table_U_n_76;
  wire ilb_table_U_n_77;
  wire ilb_table_U_n_78;
  wire ilb_table_U_n_79;
  wire ilb_table_U_n_98;
  wire ilb_table_U_n_99;
  wire ilb_table_ce0;
  wire [10:1]ilb_table_q0;
  wire [6:0]in_data_address0;
  wire in_data_ce1;
  wire [31:0]in_data_load_1_reg_1106;
  wire [31:0]in_data_load_reg_1101;
  wire [31:0]in_data_q0;
  wire [31:0]in_data_q1;
  wire [14:0]nbh;
  wire nbh0;
  wire [14:0]nbl;
  wire nbl0;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire [10:0]p_0_out;
  wire [31:0]ph1;
  wire [31:0]ph2;
  wire [31:0]plt1;
  wire [31:0]plt2;
  wire [31:0]q00;
  wire [31:0]q00__0;
  wire [31:0]q00__1;
  wire [31:0]q00__2;
  wire [31:0]q00__3;
  wire [30:0]rh1;
  wire rh10;
  wire [30:0]rh2;
  wire [30:0]rlt1;
  wire rlt10;
  wire [30:0]rlt2;
  wire [14:11]select_ln515_fu_1036_p3__0;
  wire [14:11]select_ln515_fu_1560_p3__0;
  wire [35:2]sext_ln244_fu_875_p1;
  wire [14:0]sext_ln512_fu_1516_p1;
  wire [14:0]sext_ln512_fu_992_p1;
  wire [14:0]sext_ln618_fu_1709_p1;
  wire [14:0]sext_ln618_fu_2367_p1;
  wire [35:34]sub_ln396_fu_2636_p2;
  wire tqmf_U_n_138;
  wire [4:0]tqmf_address0;
  wire tqmf_ce0;
  wire tqmf_ce1;
  wire [31:0]tqmf_q0;
  wire [31:0]tqmf_q1;
  wire tqmf_we0;
  wire tqmf_we01;
  wire tqmf_we1;
  wire [3:0]trunc_ln15_reg_2828;
  wire [7:2]trunc_ln225_reg_1124;
  wire [30:0]trunc_ln372_fu_2187_p1;
  wire [3:0]trunc_ln522_1_reg_3355;
  wire [3:0]trunc_ln522_2_reg_2961;
  wire [3:0]trunc_ln_reg_3201;
  wire [31:8]wd3_1_fu_1914_p4;
  wire [31:8]wd3_4_fu_2782_p4;
  wire [31:8]wd3_6_fu_1472_p4;
  wire [31:8]wd3_9_fu_2270_p4;
  wire wl_code_table_U_n_44;
  wire wl_code_table_U_n_45;
  wire wl_code_table_U_n_46;
  wire wl_code_table_U_n_47;
  wire wl_code_table_U_n_48;
  wire wl_code_table_U_n_49;
  wire wl_code_table_U_n_69;
  wire wl_code_table_U_n_70;
  wire wl_code_table_U_n_71;
  wire wl_code_table_U_n_72;
  wire wl_code_table_U_n_73;
  wire wl_code_table_U_n_74;
  wire wl_code_table_ce0;
  wire [35:2]xa2_2_fu_334_reg;
  wire xout20;

  assign ap_done = ap_ready;
  assign decoded_address0[6:1] = decoded_address1[6:1];
  assign decoded_ce1 = decoded_ce0;
  assign decoded_we0 = decoded_ce0;
  assign decoded_we1 = decoded_ce0;
  assign in_data_address1[6:1] = in_data_address0[6:1];
  assign in_data_ce0 = in_data_ce1;
  bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W accumc_U
       (.CEB2(accumd_ce0),
        .E(accumc_we01),
        .Q(i_24_fu_216_reg),
        .accumd_address0(accumd_address0),
        .ap_clk(ap_clk),
        .d0({grp_decode_fu_519_n_517,grp_decode_fu_519_n_518,grp_decode_fu_519_n_519,grp_decode_fu_519_n_520,grp_decode_fu_519_n_521,grp_decode_fu_519_n_522,grp_decode_fu_519_n_523,grp_decode_fu_519_n_524,grp_decode_fu_519_n_525,grp_decode_fu_519_n_526,grp_decode_fu_519_n_527,grp_decode_fu_519_n_528,grp_decode_fu_519_n_529,grp_decode_fu_519_n_530,grp_decode_fu_519_n_531,grp_decode_fu_519_n_532,grp_decode_fu_519_n_533,grp_decode_fu_519_n_534,grp_decode_fu_519_n_535,grp_decode_fu_519_n_536,grp_decode_fu_519_n_537,grp_decode_fu_519_n_538,grp_decode_fu_519_n_539,grp_decode_fu_519_n_540,grp_decode_fu_519_n_541,grp_decode_fu_519_n_542,grp_decode_fu_519_n_543,grp_decode_fu_519_n_544,grp_decode_fu_519_n_545,grp_decode_fu_519_n_546,grp_decode_fu_519_n_547,grp_decode_fu_519_n_548}),
        .\i_24_fu_216_reg[0] (ap_CS_fsm_state5),
        .p_0_in(p_0_in__3),
        .q0(accumc_q0));
  bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 accumd_U
       (.CEB2(accumd_ce0),
        .CO(accumd_U_n_95),
        .D(grp_decode_fu_519_xout2[19:0]),
        .DI({accumd_U_n_72,sub_ln396_fu_2636_p2}),
        .S({accumd_U_n_96,accumd_U_n_97}),
        .accumd_address0(accumd_address0),
        .ap_clk(ap_clk),
        .d0({grp_decode_fu_519_n_549,grp_decode_fu_519_n_550,grp_decode_fu_519_n_551,grp_decode_fu_519_n_552,grp_decode_fu_519_n_553,grp_decode_fu_519_n_554,grp_decode_fu_519_n_555,grp_decode_fu_519_n_556,grp_decode_fu_519_n_557,grp_decode_fu_519_n_558,grp_decode_fu_519_n_559,grp_decode_fu_519_n_560,grp_decode_fu_519_n_561,grp_decode_fu_519_n_562,grp_decode_fu_519_n_563,grp_decode_fu_519_n_564,grp_decode_fu_519_n_565,grp_decode_fu_519_n_566,grp_decode_fu_519_n_567,grp_decode_fu_519_n_568,grp_decode_fu_519_n_569,grp_decode_fu_519_n_570,grp_decode_fu_519_n_571,grp_decode_fu_519_n_572,grp_decode_fu_519_n_573,grp_decode_fu_519_n_574,grp_decode_fu_519_n_575,grp_decode_fu_519_n_576,grp_decode_fu_519_n_577,grp_decode_fu_519_n_578,grp_decode_fu_519_n_579,grp_decode_fu_519_n_580}),
        .p_0_in(p_0_in__3),
        .q0(accumd_q0),
        .q00(q00__3),
        .xa2_2_fu_334_reg(xa2_2_fu_334_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[0] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[0]),
        .Q(ah1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[10] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[10]),
        .Q(ah1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[11] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[11]),
        .Q(ah1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[12] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[12]),
        .Q(ah1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[13] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[13]),
        .Q(ah1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[14] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[14]),
        .Q(ah1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[15] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[15]),
        .Q(ah1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[1] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[1]),
        .Q(ah1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[2] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[2]),
        .Q(ah1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[3] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[3]),
        .Q(ah1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[4] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[4]),
        .Q(ah1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[5] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[5]),
        .Q(ah1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[6] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[6]),
        .Q(ah1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[7] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[7]),
        .Q(ah1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[8] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[8]),
        .Q(ah1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah1_reg[9] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah1_o[9]),
        .Q(ah1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[0] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[0]),
        .Q(ah2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[10] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[10]),
        .Q(ah2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[11] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[11]),
        .Q(ah2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[12] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[12]),
        .Q(ah2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[13] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[13]),
        .Q(ah2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[14] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[14]),
        .Q(ah2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[1] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[1]),
        .Q(ah2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[2] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[2]),
        .Q(ah2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[3] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[3]),
        .Q(ah2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[4] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[4]),
        .Q(ah2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[5] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[5]),
        .Q(ah2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[6] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[6]),
        .Q(ah2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[7] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[7]),
        .Q(ah2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[8] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[8]),
        .Q(ah2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ah2_reg[9] 
       (.C(ap_clk),
        .CE(ah10),
        .D(grp_encode_fu_453_ah2_o[9]),
        .Q(ah2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[0] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[0]),
        .Q(al1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[10] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[10]),
        .Q(al1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[11] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[11]),
        .Q(al1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[12] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[12]),
        .Q(al1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[13] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[13]),
        .Q(al1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[14] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[14]),
        .Q(al1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[15] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[15]),
        .Q(al1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[1] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[1]),
        .Q(al1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[2] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[2]),
        .Q(al1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[3] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[3]),
        .Q(al1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[4] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[4]),
        .Q(al1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[5] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[5]),
        .Q(al1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[6] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[6]),
        .Q(al1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[7] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[7]),
        .Q(al1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[8] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[8]),
        .Q(al1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al1_reg[9] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al1_o[9]),
        .Q(al1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[0] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[0]),
        .Q(al2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[10] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[10]),
        .Q(al2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[11] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[11]),
        .Q(al2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[12] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[12]),
        .Q(al2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[13] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[13]),
        .Q(al2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[14] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[14]),
        .Q(al2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[1] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[1]),
        .Q(al2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[2] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[2]),
        .Q(al2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[3] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[3]),
        .Q(al2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[4] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[4]),
        .Q(al2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[5] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[5]),
        .Q(al2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[6] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[6]),
        .Q(al2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[7] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[7]),
        .Q(al2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[8] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[8]),
        .Q(al2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \al2_reg[9] 
       (.C(ap_clk),
        .CE(al10),
        .D(grp_encode_fu_453_al2_o[9]),
        .Q(al2[9]),
        .R(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_ready_INST_0_i_1_n_40),
        .I1(ap_CS_fsm_state9),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg_n_40_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF8F888F8F8F8F8F8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_40_[0] ),
        .I1(ap_start),
        .I2(ap_CS_fsm_state2__0),
        .I3(i_fu_204[2]),
        .I4(i_fu_204[0]),
        .I5(i_fu_204[1]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(i_fu_204[2]),
        .I1(i_fu_204[0]),
        .I2(i_fu_204[1]),
        .I3(ap_CS_fsm_state2__0),
        .I4(dec_del_bph_U_n_96),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(i_22_fu_208[2]),
        .I1(i_22_fu_208[0]),
        .I2(i_22_fu_208[1]),
        .I3(ap_CS_fsm_state3__0),
        .I4(tqmf_we01),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hEEAEEEEEEEEEEEEE)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_NS_fsm12_out),
        .I1(ap_CS_fsm_state5),
        .I2(i_24_fu_216_reg[3]),
        .I3(i_24_fu_216_reg[2]),
        .I4(i_24_fu_216_reg[1]),
        .I5(i_24_fu_216_reg[0]),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(in_data_ce1),
        .I1(\i_25_fu_220[5]_i_4_n_40 ),
        .I2(decoded_ce0),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_ready_INST_0_i_1_n_40),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_40_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(decoded_ce0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(in_data_ce1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_40_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_ready_INST_0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_ready_INST_0_i_1_n_40),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    ap_ready_INST_0_i_1
       (.I0(i_26_fu_224_reg[3]),
        .I1(i_26_fu_224_reg[5]),
        .I2(i_26_fu_224_reg[0]),
        .I3(i_26_fu_224_reg[1]),
        .I4(i_26_fu_224_reg[4]),
        .I5(i_26_fu_224_reg[2]),
        .O(ap_ready_INST_0_i_1_n_40));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[0] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[0]),
        .Q(dec_ah1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[10] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[10]),
        .Q(dec_ah1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[11] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[11]),
        .Q(dec_ah1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[12] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[12]),
        .Q(dec_ah1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[13] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[13]),
        .Q(dec_ah1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[14] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[14]),
        .Q(dec_ah1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[15] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[15]),
        .Q(dec_ah1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[1] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[1]),
        .Q(dec_ah1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[2] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[2]),
        .Q(dec_ah1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[3] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[3]),
        .Q(dec_ah1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[4] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[4]),
        .Q(dec_ah1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[5] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[5]),
        .Q(dec_ah1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[6] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[6]),
        .Q(dec_ah1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[7] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[7]),
        .Q(dec_ah1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[8] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[8]),
        .Q(dec_ah1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah1_reg[9] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah1_o[9]),
        .Q(dec_ah1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[0] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[0]),
        .Q(dec_ah2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[10] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[10]),
        .Q(dec_ah2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[11] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[11]),
        .Q(dec_ah2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[12] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[12]),
        .Q(dec_ah2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[13] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[13]),
        .Q(dec_ah2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[14] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[14]),
        .Q(dec_ah2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[1] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[1]),
        .Q(dec_ah2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[2] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[2]),
        .Q(dec_ah2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[3] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[3]),
        .Q(dec_ah2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[4] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[4]),
        .Q(dec_ah2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[5] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[5]),
        .Q(dec_ah2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[6] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[6]),
        .Q(dec_ah2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[7] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[7]),
        .Q(dec_ah2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[8] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[8]),
        .Q(dec_ah2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ah2_reg[9] 
       (.C(ap_clk),
        .CE(dec_ah20),
        .D(grp_decode_fu_519_dec_ah2_o[9]),
        .Q(dec_ah2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[0] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[0]),
        .Q(dec_al1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[10] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[10]),
        .Q(dec_al1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[11] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[11]),
        .Q(dec_al1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[12] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[12]),
        .Q(dec_al1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[13] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[13]),
        .Q(dec_al1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[14] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[14]),
        .Q(dec_al1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[15] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[15]),
        .Q(dec_al1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[1] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[1]),
        .Q(dec_al1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[2] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[2]),
        .Q(dec_al1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[3] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[3]),
        .Q(dec_al1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[4] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[4]),
        .Q(dec_al1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[5] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[5]),
        .Q(dec_al1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[6] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[6]),
        .Q(dec_al1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[7] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[7]),
        .Q(dec_al1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[8] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[8]),
        .Q(dec_al1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al1_reg[9] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al1_o[9]),
        .Q(dec_al1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[0] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[0]),
        .Q(dec_al2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[10] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[10]),
        .Q(dec_al2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[11] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[11]),
        .Q(dec_al2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[12] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[12]),
        .Q(dec_al2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[13] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[13]),
        .Q(dec_al2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[14] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[14]),
        .Q(dec_al2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[1] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[1]),
        .Q(dec_al2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[2] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[2]),
        .Q(dec_al2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[3] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[3]),
        .Q(dec_al2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[4] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[4]),
        .Q(dec_al2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[5] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[5]),
        .Q(dec_al2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[6] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[6]),
        .Q(dec_al2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[7] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[7]),
        .Q(dec_al2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[8] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[8]),
        .Q(dec_al2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_al2_reg[9] 
       (.C(ap_clk),
        .CE(dec_al20),
        .D(grp_decode_fu_519_dec_al2_o[9]),
        .Q(dec_al2[9]),
        .R(ap_NS_fsm15_out));
  bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W dec_del_bph_U
       (.CEA2(dec_del_bph_ce0),
        .D(q00__2),
        .Q(i_22_fu_208),
        .S({grp_decode_fu_519_n_435,grp_decode_fu_519_n_436,grp_decode_fu_519_n_437,grp_decode_fu_519_n_438,grp_decode_fu_519_n_439,grp_decode_fu_519_n_440}),
        .ap_clk(ap_clk),
        .\i_22_fu_208_reg[0] (ap_CS_fsm_state3__0),
        .\i_22_fu_208_reg[1] (dec_del_bph_U_n_96),
        .p_0_in(p_0_in__2),
        .\q0_reg[29]_0 (wd3_9_fu_2270_p4),
        .\q0_reg[31]_0 (grp_decode_fu_519_n_474),
        .\q0_reg[31]_1 (grp_decode_fu_519_n_476),
        .\q0_reg[31]_2 (grp_decode_fu_519_n_475),
        .ram_reg_0_7_14_14_i_1__2_0({grp_decode_fu_519_n_441,grp_decode_fu_519_n_442,grp_decode_fu_519_n_443,grp_decode_fu_519_n_444,grp_decode_fu_519_n_445,grp_decode_fu_519_n_446,grp_decode_fu_519_n_447,grp_decode_fu_519_n_448}),
        .ram_reg_0_7_22_22_i_1__2_0({grp_decode_fu_519_n_449,grp_decode_fu_519_n_450,grp_decode_fu_519_n_451,grp_decode_fu_519_n_452,grp_decode_fu_519_n_453,grp_decode_fu_519_n_454,grp_decode_fu_519_n_455,grp_decode_fu_519_n_456}),
        .ram_reg_0_7_30_30_i_1__2_0({grp_decode_fu_519_n_118,grp_decode_fu_519_n_119}),
        .ram_reg_0_7_6_6_i_2__2_0(ap_CS_fsm_state19));
  bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 dec_del_bpl_U
       (.CEB2(dec_del_bpl_ce0),
        .D(q00__1),
        .Q(ap_CS_fsm_state3__0),
        .S({grp_decode_fu_519_n_413,grp_decode_fu_519_n_414,grp_decode_fu_519_n_415,grp_decode_fu_519_n_416,grp_decode_fu_519_n_417,grp_decode_fu_519_n_418}),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in__1),
        .\q0_reg[29]_0 (wd3_6_fu_1472_p4),
        .\q0_reg[31]_0 (grp_decode_fu_519_n_467),
        .\q0_reg[31]_1 (grp_decode_fu_519_n_466),
        .\q0_reg[31]_2 (grp_decode_fu_519_n_465),
        .ram_reg_0_7_14_14_i_1__1_0({grp_decode_fu_519_n_419,grp_decode_fu_519_n_420,grp_decode_fu_519_n_421,grp_decode_fu_519_n_422,grp_decode_fu_519_n_423,grp_decode_fu_519_n_424,grp_decode_fu_519_n_425,grp_decode_fu_519_n_426}),
        .ram_reg_0_7_22_22_i_1__1_0({grp_decode_fu_519_n_427,grp_decode_fu_519_n_428,grp_decode_fu_519_n_429,grp_decode_fu_519_n_430,grp_decode_fu_519_n_431,grp_decode_fu_519_n_432,grp_decode_fu_519_n_433,grp_decode_fu_519_n_434}),
        .ram_reg_0_7_30_30_i_1__1_0({grp_decode_fu_519_n_116,grp_decode_fu_519_n_117}),
        .ram_reg_0_7_6_6_i_2__1_0(ap_CS_fsm_state9_0));
  bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W dec_del_dhx_U
       (.A(dec_del_dhx_q0),
        .ADDRARDADDR({grp_decode_fu_519_dec_del_dhx_address1,grp_decode_fu_519_n_93}),
        .ADDRBWRADDR(dec_del_dhx_address0),
        .D(dec_del_dhx_q1),
        .DINADIN(grp_decode_fu_519_dec_del_dhx_d1),
        .DINBDIN(dec_del_dhx_d0),
        .Q(grp_decode_fu_519_dec_ah2_o_ap_vld),
        .WEA(grp_decode_fu_519_n_590),
        .WEBWE(dec_del_dhx_we0),
        .ap_clk(ap_clk),
        .dec_del_dhx_ce0(dec_del_dhx_ce0),
        .dec_del_dhx_ce1(dec_del_dhx_ce1),
        .ram_reg_bram_0_0({dec_del_dhx_U_n_68,dec_del_dhx_U_n_69,dec_del_dhx_U_n_70,dec_del_dhx_U_n_71,dec_del_dhx_U_n_72,dec_del_dhx_U_n_73,dec_del_dhx_U_n_74,dec_del_dhx_U_n_75,dec_del_dhx_U_n_76,dec_del_dhx_U_n_77,dec_del_dhx_U_n_78,dec_del_dhx_U_n_79,dec_del_dhx_U_n_80,dec_del_dhx_U_n_81}));
  bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W dec_del_dltx_U
       (.A(dec_del_dltx_q0),
        .ADDRARDADDR(grp_decode_fu_519_dec_del_dltx_address1),
        .ADDRBWRADDR(dec_del_dltx_address0),
        .D(dec_del_dltx_q1),
        .DINADIN(grp_decode_fu_519_dec_del_dltx_d1),
        .DINBDIN(dec_del_dltx_d0),
        .Q(grp_decode_fu_519_dec_al2_o_ap_vld),
        .WEA(grp_decode_fu_519_n_589),
        .WEBWE(dec_del_dltx_we0),
        .ap_clk(ap_clk),
        .dec_del_dltx_ce0(dec_del_dltx_ce0),
        .dec_del_dltx_ce1(dec_del_dltx_ce1),
        .\i_fu_204_reg[0] (i_fu_204),
        .\i_fu_204_reg[0]_0 (ap_CS_fsm_state2__0),
        .\i_fu_204_reg[1] (dec_del_dltx_U_n_88),
        .ram_reg_bram_0_0({dec_del_dltx_U_n_72,dec_del_dltx_U_n_73,dec_del_dltx_U_n_74,dec_del_dltx_U_n_75,dec_del_dltx_U_n_76,dec_del_dltx_U_n_77,dec_del_dltx_U_n_78,dec_del_dltx_U_n_79,dec_del_dltx_U_n_80,dec_del_dltx_U_n_81,dec_del_dltx_U_n_82,dec_del_dltx_U_n_83,dec_del_dltx_U_n_84,dec_del_dltx_U_n_85,dec_del_dltx_U_n_86,dec_del_dltx_U_n_87}));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[10] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[10]),
        .Q(dec_deth[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[11] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[11]),
        .Q(dec_deth[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[12] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[12]),
        .Q(dec_deth[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[13] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[13]),
        .Q(dec_deth[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[14] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[14]),
        .Q(dec_deth[14]),
        .R(ap_NS_fsm15_out));
  FDSE #(
    .INIT(1'b0)) 
    \dec_deth_reg[3] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[3]),
        .Q(dec_deth[3]),
        .S(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[4] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[4]),
        .Q(dec_deth[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[5] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[5]),
        .Q(dec_deth[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[6] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[6]),
        .Q(dec_deth[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[7] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[7]),
        .Q(dec_deth[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[8] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[8]),
        .Q(dec_deth[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_deth_reg[9] 
       (.C(ap_clk),
        .CE(dec_deth0),
        .D(grp_decode_fu_519_dec_deth_o[9]),
        .Q(dec_deth[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[10] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[10]),
        .Q(dec_detl[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[11] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[11]),
        .Q(dec_detl[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[12] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[12]),
        .Q(dec_detl[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[13] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[13]),
        .Q(dec_detl[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[14] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[14]),
        .Q(dec_detl[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[3] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[3]),
        .Q(dec_detl[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[4] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[4]),
        .Q(dec_detl[4]),
        .R(ap_NS_fsm15_out));
  FDSE #(
    .INIT(1'b0)) 
    \dec_detl_reg[5] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[5]),
        .Q(dec_detl[5]),
        .S(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[6] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[6]),
        .Q(dec_detl[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[7] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[7]),
        .Q(dec_detl[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[8] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[8]),
        .Q(dec_detl[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_detl_reg[9] 
       (.C(ap_clk),
        .CE(dec_detl0),
        .D(grp_decode_fu_519_dec_detl_o[9]),
        .Q(dec_detl[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[0] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[0]),
        .Q(dec_nbh[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[10] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[10]),
        .Q(dec_nbh[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[11] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[11]),
        .Q(dec_nbh[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[12] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[12]),
        .Q(dec_nbh[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[13] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[13]),
        .Q(dec_nbh[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[14] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[14]),
        .Q(dec_nbh[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[1] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[1]),
        .Q(dec_nbh[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[2] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[2]),
        .Q(dec_nbh[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[3] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[3]),
        .Q(dec_nbh[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[4] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[4]),
        .Q(dec_nbh[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[5] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[5]),
        .Q(dec_nbh[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[6] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[6]),
        .Q(dec_nbh[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[7] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[7]),
        .Q(dec_nbh[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[8] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[8]),
        .Q(dec_nbh[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbh_reg[9] 
       (.C(ap_clk),
        .CE(dec_nbh0),
        .D(grp_decode_fu_519_dec_nbh_o[9]),
        .Q(dec_nbh[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[0] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[0]),
        .Q(dec_nbl[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[10] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[10]),
        .Q(dec_nbl[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[11] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[11]),
        .Q(dec_nbl[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[12] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[12]),
        .Q(dec_nbl[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[13] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[13]),
        .Q(dec_nbl[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[14] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[14]),
        .Q(dec_nbl[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[1] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[1]),
        .Q(dec_nbl[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[2] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[2]),
        .Q(dec_nbl[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[3] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[3]),
        .Q(dec_nbl[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[4] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[4]),
        .Q(dec_nbl[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[5] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[5]),
        .Q(dec_nbl[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[6] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[6]),
        .Q(dec_nbl[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[7] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[7]),
        .Q(dec_nbl[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[8] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[8]),
        .Q(dec_nbl[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_nbl_reg[9] 
       (.C(ap_clk),
        .CE(dec_nbl0),
        .D(grp_decode_fu_519_dec_nbl_o[9]),
        .Q(dec_nbl[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[0] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[0]),
        .Q(dec_ph1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[10] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[10]),
        .Q(dec_ph1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[11] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[11]),
        .Q(dec_ph1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[12] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[12]),
        .Q(dec_ph1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[13] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[13]),
        .Q(dec_ph1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[14] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[14]),
        .Q(dec_ph1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[15] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[15]),
        .Q(dec_ph1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[16] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[16]),
        .Q(dec_ph1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[17] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[17]),
        .Q(dec_ph1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[18] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[18]),
        .Q(dec_ph1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[19] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[19]),
        .Q(dec_ph1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[1] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[1]),
        .Q(dec_ph1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[20] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[20]),
        .Q(dec_ph1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[21] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[21]),
        .Q(dec_ph1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[22] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[22]),
        .Q(dec_ph1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[23] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[23]),
        .Q(dec_ph1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[24] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[24]),
        .Q(dec_ph1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[25] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[25]),
        .Q(dec_ph1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[26] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[26]),
        .Q(dec_ph1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[27] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[27]),
        .Q(dec_ph1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[28] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[28]),
        .Q(dec_ph1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[29] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[29]),
        .Q(dec_ph1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[2] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[2]),
        .Q(dec_ph1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[30] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[30]),
        .Q(dec_ph1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[31] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[31]),
        .Q(dec_ph1[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[3] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[3]),
        .Q(dec_ph1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[4] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[4]),
        .Q(dec_ph1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[5] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[5]),
        .Q(dec_ph1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[6] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[6]),
        .Q(dec_ph1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[7] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[7]),
        .Q(dec_ph1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[8] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[8]),
        .Q(dec_ph1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph1_reg[9] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(add_ln367_reg_3004[9]),
        .Q(dec_ph1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[0] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[0]),
        .Q(dec_ph2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[10] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[10]),
        .Q(dec_ph2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[11] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[11]),
        .Q(dec_ph2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[12] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[12]),
        .Q(dec_ph2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[13] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[13]),
        .Q(dec_ph2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[14] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[14]),
        .Q(dec_ph2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[15] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[15]),
        .Q(dec_ph2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[16] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[16]),
        .Q(dec_ph2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[17] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[17]),
        .Q(dec_ph2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[18] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[18]),
        .Q(dec_ph2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[19] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[19]),
        .Q(dec_ph2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[1] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[1]),
        .Q(dec_ph2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[20] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[20]),
        .Q(dec_ph2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[21] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[21]),
        .Q(dec_ph2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[22] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[22]),
        .Q(dec_ph2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[23] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[23]),
        .Q(dec_ph2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[24] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[24]),
        .Q(dec_ph2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[25] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[25]),
        .Q(dec_ph2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[26] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[26]),
        .Q(dec_ph2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[27] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[27]),
        .Q(dec_ph2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[28] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[28]),
        .Q(dec_ph2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[29] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[29]),
        .Q(dec_ph2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[2] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[2]),
        .Q(dec_ph2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[30] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[30]),
        .Q(dec_ph2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[31] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[31]),
        .Q(dec_ph2[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[3] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[3]),
        .Q(dec_ph2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[4] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[4]),
        .Q(dec_ph2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[5] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[5]),
        .Q(dec_ph2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[6] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[6]),
        .Q(dec_ph2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[7] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[7]),
        .Q(dec_ph2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[8] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[8]),
        .Q(dec_ph2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_ph2_reg[9] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_ph1[9]),
        .Q(dec_ph2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[0] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[0]),
        .Q(dec_plt1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[10] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[10]),
        .Q(dec_plt1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[11] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[11]),
        .Q(dec_plt1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[12] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[12]),
        .Q(dec_plt1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[13] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[13]),
        .Q(dec_plt1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[14] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[14]),
        .Q(dec_plt1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[15] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[15]),
        .Q(dec_plt1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[16] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[16]),
        .Q(dec_plt1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[17] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[17]),
        .Q(dec_plt1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[18] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[18]),
        .Q(dec_plt1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[19] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[19]),
        .Q(dec_plt1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[1] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[1]),
        .Q(dec_plt1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[20] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[20]),
        .Q(dec_plt1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[21] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[21]),
        .Q(dec_plt1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[22] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[22]),
        .Q(dec_plt1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[23] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[23]),
        .Q(dec_plt1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[24] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[24]),
        .Q(dec_plt1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[25] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[25]),
        .Q(dec_plt1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[26] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[26]),
        .Q(dec_plt1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[27] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[27]),
        .Q(dec_plt1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[28] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[28]),
        .Q(dec_plt1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[29] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[29]),
        .Q(dec_plt1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[2] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[2]),
        .Q(dec_plt1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[30] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[30]),
        .Q(dec_plt1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[31] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[31]),
        .Q(dec_plt1[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[3] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[3]),
        .Q(dec_plt1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[4] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[4]),
        .Q(dec_plt1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[5] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[5]),
        .Q(dec_plt1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[6] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[6]),
        .Q(dec_plt1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[7] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[7]),
        .Q(dec_plt1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[8] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[8]),
        .Q(dec_plt1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt1_reg[9] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln350_reg_2874[9]),
        .Q(dec_plt1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[0] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[0]),
        .Q(dec_plt2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[10] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[10]),
        .Q(dec_plt2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[11] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[11]),
        .Q(dec_plt2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[12] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[12]),
        .Q(dec_plt2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[13] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[13]),
        .Q(dec_plt2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[14] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[14]),
        .Q(dec_plt2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[15] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[15]),
        .Q(dec_plt2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[16] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[16]),
        .Q(dec_plt2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[17] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[17]),
        .Q(dec_plt2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[18] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[18]),
        .Q(dec_plt2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[19] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[19]),
        .Q(dec_plt2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[1] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[1]),
        .Q(dec_plt2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[20] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[20]),
        .Q(dec_plt2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[21] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[21]),
        .Q(dec_plt2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[22] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[22]),
        .Q(dec_plt2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[23] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[23]),
        .Q(dec_plt2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[24] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[24]),
        .Q(dec_plt2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[25] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[25]),
        .Q(dec_plt2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[26] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[26]),
        .Q(dec_plt2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[27] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[27]),
        .Q(dec_plt2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[28] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[28]),
        .Q(dec_plt2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[29] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[29]),
        .Q(dec_plt2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[2] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[2]),
        .Q(dec_plt2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[30] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[30]),
        .Q(dec_plt2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[31] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[31]),
        .Q(dec_plt2[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[3] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[3]),
        .Q(dec_plt2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[4] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[4]),
        .Q(dec_plt2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[5] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[5]),
        .Q(dec_plt2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[6] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[6]),
        .Q(dec_plt2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[7] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[7]),
        .Q(dec_plt2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[8] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[8]),
        .Q(dec_plt2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_plt2_reg[9] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_plt1[9]),
        .Q(dec_plt2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[0] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[0]),
        .Q(dec_rh1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[10] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[10]),
        .Q(dec_rh1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[11] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[11]),
        .Q(dec_rh1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[12] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[12]),
        .Q(dec_rh1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[13] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[13]),
        .Q(dec_rh1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[14] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[14]),
        .Q(dec_rh1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[15] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[15]),
        .Q(dec_rh1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[16] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[16]),
        .Q(dec_rh1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[17] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[17]),
        .Q(dec_rh1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[18] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[18]),
        .Q(dec_rh1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[19] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[19]),
        .Q(dec_rh1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[1] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[1]),
        .Q(dec_rh1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[20] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[20]),
        .Q(dec_rh1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[21] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[21]),
        .Q(dec_rh1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[22] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[22]),
        .Q(dec_rh1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[23] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[23]),
        .Q(dec_rh1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[24] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[24]),
        .Q(dec_rh1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[25] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[25]),
        .Q(dec_rh1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[26] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[26]),
        .Q(dec_rh1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[27] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[27]),
        .Q(dec_rh1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[28] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[28]),
        .Q(dec_rh1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[29] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[29]),
        .Q(dec_rh1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[2] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[2]),
        .Q(dec_rh1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[30] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[30]),
        .Q(dec_rh1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[3] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[3]),
        .Q(dec_rh1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[4] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[4]),
        .Q(dec_rh1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[5] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[5]),
        .Q(dec_rh1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[6] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[6]),
        .Q(dec_rh1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[7] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[7]),
        .Q(dec_rh1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[8] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[8]),
        .Q(dec_rh1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh1_reg[9] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(trunc_ln372_fu_2187_p1[9]),
        .Q(dec_rh1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[0] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[0]),
        .Q(dec_rh2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[10] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[10]),
        .Q(dec_rh2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[11] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[11]),
        .Q(dec_rh2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[12] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[12]),
        .Q(dec_rh2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[13] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[13]),
        .Q(dec_rh2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[14] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[14]),
        .Q(dec_rh2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[15] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[15]),
        .Q(dec_rh2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[16] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[16]),
        .Q(dec_rh2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[17] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[17]),
        .Q(dec_rh2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[18] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[18]),
        .Q(dec_rh2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[19] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[19]),
        .Q(dec_rh2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[1] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[1]),
        .Q(dec_rh2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[20] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[20]),
        .Q(dec_rh2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[21] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[21]),
        .Q(dec_rh2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[22] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[22]),
        .Q(dec_rh2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[23] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[23]),
        .Q(dec_rh2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[24] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[24]),
        .Q(dec_rh2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[25] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[25]),
        .Q(dec_rh2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[26] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[26]),
        .Q(dec_rh2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[27] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[27]),
        .Q(dec_rh2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[28] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[28]),
        .Q(dec_rh2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[29] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[29]),
        .Q(dec_rh2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[2] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[2]),
        .Q(dec_rh2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[30] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[30]),
        .Q(dec_rh2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[3] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[3]),
        .Q(dec_rh2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[4] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[4]),
        .Q(dec_rh2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[5] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[5]),
        .Q(dec_rh2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[6] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[6]),
        .Q(dec_rh2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[7] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[7]),
        .Q(dec_rh2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[8] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[8]),
        .Q(dec_rh2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rh2_reg[9] 
       (.C(ap_clk),
        .CE(dec_rh20),
        .D(dec_rh1[9]),
        .Q(dec_rh2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[0] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[0]),
        .Q(dec_rlt1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[10] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[10]),
        .Q(dec_rlt1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[11] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[11]),
        .Q(dec_rlt1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[12] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[12]),
        .Q(dec_rlt1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[13] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[13]),
        .Q(dec_rlt1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[14] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[14]),
        .Q(dec_rlt1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[15] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[15]),
        .Q(dec_rlt1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[16] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[16]),
        .Q(dec_rlt1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[17] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[17]),
        .Q(dec_rlt1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[18] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[18]),
        .Q(dec_rlt1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[19] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[19]),
        .Q(dec_rlt1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[1] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[1]),
        .Q(dec_rlt1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[20] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[20]),
        .Q(dec_rlt1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[21] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[21]),
        .Q(dec_rlt1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[22] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[22]),
        .Q(dec_rlt1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[23] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[23]),
        .Q(dec_rlt1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[24] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[24]),
        .Q(dec_rlt1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[25] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[25]),
        .Q(dec_rlt1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[26] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[26]),
        .Q(dec_rlt1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[27] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[27]),
        .Q(dec_rlt1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[28] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[28]),
        .Q(dec_rlt1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[29] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[29]),
        .Q(dec_rlt1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[2] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[2]),
        .Q(dec_rlt1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[30] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[30]),
        .Q(dec_rlt1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[3] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[3]),
        .Q(dec_rlt1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[4] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[4]),
        .Q(dec_rlt1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[5] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[5]),
        .Q(dec_rlt1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[6] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[6]),
        .Q(dec_rlt1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[7] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[7]),
        .Q(dec_rlt1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[8] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[8]),
        .Q(dec_rlt1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt1_reg[9] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(add_ln354_fu_1389_p2[9]),
        .Q(dec_rlt1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[0] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[0]),
        .Q(dec_rlt2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[10] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[10]),
        .Q(dec_rlt2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[11] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[11]),
        .Q(dec_rlt2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[12] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[12]),
        .Q(dec_rlt2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[13] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[13]),
        .Q(dec_rlt2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[14] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[14]),
        .Q(dec_rlt2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[15] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[15]),
        .Q(dec_rlt2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[16] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[16]),
        .Q(dec_rlt2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[17] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[17]),
        .Q(dec_rlt2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[18] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[18]),
        .Q(dec_rlt2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[19] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[19]),
        .Q(dec_rlt2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[1] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[1]),
        .Q(dec_rlt2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[20] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[20]),
        .Q(dec_rlt2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[21] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[21]),
        .Q(dec_rlt2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[22] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[22]),
        .Q(dec_rlt2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[23] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[23]),
        .Q(dec_rlt2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[24] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[24]),
        .Q(dec_rlt2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[25] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[25]),
        .Q(dec_rlt2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[26] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[26]),
        .Q(dec_rlt2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[27] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[27]),
        .Q(dec_rlt2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[28] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[28]),
        .Q(dec_rlt2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[29] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[29]),
        .Q(dec_rlt2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[2] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[2]),
        .Q(dec_rlt2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[30] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[30]),
        .Q(dec_rlt2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[3] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[3]),
        .Q(dec_rlt2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[4] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[4]),
        .Q(dec_rlt2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[5] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[5]),
        .Q(dec_rlt2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[6] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[6]),
        .Q(dec_rlt2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[7] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[7]),
        .Q(dec_rlt2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[8] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[8]),
        .Q(dec_rlt2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \dec_rlt2_reg[9] 
       (.C(ap_clk),
        .CE(dec_rlt20),
        .D(dec_rlt1[9]),
        .Q(dec_rlt2[9]),
        .R(ap_NS_fsm15_out));
  bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2 delay_bph_U
       (.CEA2(delay_bph_ce0),
        .D(q00__0),
        .Q(ap_CS_fsm_state3__0),
        .S({grp_encode_fu_453_n_366,grp_encode_fu_453_n_367,grp_encode_fu_453_n_368,grp_encode_fu_453_n_369,grp_encode_fu_453_n_370,grp_encode_fu_453_n_371}),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in__0),
        .\q0_reg[29]_0 (wd3_4_fu_2782_p4),
        .\q0_reg[31]_0 (grp_encode_fu_453_n_404),
        .\q0_reg[31]_1 (grp_encode_fu_453_n_405),
        .\q0_reg[31]_2 (grp_encode_fu_453_n_406),
        .ram_reg_0_7_14_14_i_1__0_0({grp_encode_fu_453_n_372,grp_encode_fu_453_n_373,grp_encode_fu_453_n_374,grp_encode_fu_453_n_375,grp_encode_fu_453_n_376,grp_encode_fu_453_n_377,grp_encode_fu_453_n_378,grp_encode_fu_453_n_379}),
        .ram_reg_0_7_22_22_i_1__0_0({grp_encode_fu_453_n_380,grp_encode_fu_453_n_381,grp_encode_fu_453_n_382,grp_encode_fu_453_n_383,grp_encode_fu_453_n_384,grp_encode_fu_453_n_385,grp_encode_fu_453_n_386,grp_encode_fu_453_n_387}),
        .ram_reg_0_7_30_30_i_1__0_0({grp_encode_fu_453_n_280,grp_encode_fu_453_n_281}),
        .ram_reg_0_7_6_6_i_2__0_0(ap_CS_fsm_state31));
  bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 delay_bpl_U
       (.CEB2(delay_bpl_ce0),
        .D(q00),
        .Q(ap_CS_fsm_state3__0),
        .S({grp_encode_fu_453_n_344,grp_encode_fu_453_n_345,grp_encode_fu_453_n_346,grp_encode_fu_453_n_347,grp_encode_fu_453_n_348,grp_encode_fu_453_n_349}),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .\q0_reg[29]_0 (wd3_1_fu_1914_p4),
        .\q0_reg[31]_0 (grp_encode_fu_453_n_412),
        .\q0_reg[31]_1 (grp_encode_fu_453_n_414),
        .\q0_reg[31]_2 (grp_encode_fu_453_n_413),
        .ram_reg_0_7_14_14_i_1_0({grp_encode_fu_453_n_350,grp_encode_fu_453_n_351,grp_encode_fu_453_n_352,grp_encode_fu_453_n_353,grp_encode_fu_453_n_354,grp_encode_fu_453_n_355,grp_encode_fu_453_n_356,grp_encode_fu_453_n_357}),
        .ram_reg_0_7_22_22_i_1_0({grp_encode_fu_453_n_358,grp_encode_fu_453_n_359,grp_encode_fu_453_n_360,grp_encode_fu_453_n_361,grp_encode_fu_453_n_362,grp_encode_fu_453_n_363,grp_encode_fu_453_n_364,grp_encode_fu_453_n_365}),
        .ram_reg_0_7_30_30_i_1_0({grp_encode_fu_453_n_278,grp_encode_fu_453_n_279}),
        .ram_reg_0_7_6_6_i_2_0(ap_CS_fsm_state19_2));
  bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4 delay_dhx_U
       (.A(delay_dhx_q0),
        .ADDRARDADDR(grp_encode_fu_453_delay_dhx_address1),
        .ADDRBWRADDR(delay_dhx_address0),
        .D(delay_dhx_q1),
        .DINADIN(grp_encode_fu_453_delay_dhx_d1),
        .DINBDIN(delay_dhx_d0),
        .Q(grp_encode_fu_453_ah1_o_ap_vld),
        .WEA(grp_encode_fu_453_n_461),
        .WEBWE(delay_dhx_we0),
        .ap_clk(ap_clk),
        .delay_dhx_ce0(delay_dhx_ce0),
        .delay_dhx_ce1(delay_dhx_ce1),
        .ram_reg_bram_0_0({delay_dhx_U_n_68,delay_dhx_U_n_69,delay_dhx_U_n_70,delay_dhx_U_n_71,delay_dhx_U_n_72,delay_dhx_U_n_73,delay_dhx_U_n_74,delay_dhx_U_n_75,delay_dhx_U_n_76,delay_dhx_U_n_77,delay_dhx_U_n_78,delay_dhx_U_n_79,delay_dhx_U_n_80,delay_dhx_U_n_81}));
  bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 delay_dltx_U
       (.A(delay_dltx_q0),
        .ADDRARDADDR({grp_encode_fu_453_n_78,grp_encode_fu_453_delay_dltx_address1,grp_encode_fu_453_n_80}),
        .ADDRBWRADDR(delay_dltx_address0),
        .D(delay_dltx_q1),
        .DINADIN(grp_encode_fu_453_delay_dltx_d1),
        .DINBDIN(delay_dltx_d0),
        .Q(grp_encode_fu_453_al1_o_ap_vld),
        .WEA(grp_encode_fu_453_n_460),
        .WEBWE(delay_dltx_we0),
        .ap_clk(ap_clk),
        .delay_dltx_ce0(delay_dltx_ce0),
        .delay_dltx_ce1(delay_dltx_ce1),
        .ram_reg_bram_0_0({delay_dltx_U_n_72,delay_dltx_U_n_73,delay_dltx_U_n_74,delay_dltx_U_n_75,delay_dltx_U_n_76,delay_dltx_U_n_77,delay_dltx_U_n_78,delay_dltx_U_n_79,delay_dltx_U_n_80,delay_dltx_U_n_81,delay_dltx_U_n_82,delay_dltx_U_n_83,delay_dltx_U_n_84,delay_dltx_U_n_85,delay_dltx_U_n_86,delay_dltx_U_n_87}));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[10] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[10]),
        .Q(deth[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[11] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[11]),
        .Q(deth[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[12] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[12]),
        .Q(deth[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[13] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[13]),
        .Q(deth[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[14] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[14]),
        .Q(deth[14]),
        .R(ap_NS_fsm15_out));
  FDSE #(
    .INIT(1'b0)) 
    \deth_reg[3] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[3]),
        .Q(deth[3]),
        .S(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[4] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[4]),
        .Q(deth[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[5] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[5]),
        .Q(deth[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[6] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[6]),
        .Q(deth[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[7] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[7]),
        .Q(deth[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[8] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[8]),
        .Q(deth[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \deth_reg[9] 
       (.C(ap_clk),
        .CE(deth0),
        .D(grp_encode_fu_453_deth_o[9]),
        .Q(deth[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[10] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[10]),
        .Q(detl[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[11] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[11]),
        .Q(detl[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[12] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[12]),
        .Q(detl[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[13] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[13]),
        .Q(detl[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[14] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[14]),
        .Q(detl[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[3] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[3]),
        .Q(detl[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[4] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[4]),
        .Q(detl[4]),
        .R(ap_NS_fsm15_out));
  FDSE #(
    .INIT(1'b0)) 
    \detl_reg[5] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[5]),
        .Q(detl[5]),
        .S(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[6] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[6]),
        .Q(detl[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[7] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[7]),
        .Q(detl[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[8] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[8]),
        .Q(detl[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \detl_reg[9] 
       (.C(ap_clk),
        .CE(detl0),
        .D(grp_encode_fu_453_detl_o[9]),
        .Q(detl[9]),
        .R(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[0]_INST_0 
       (.I0(i_26_fu_224_reg[0]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[0]),
        .O(encoded_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[1]_INST_0 
       (.I0(i_26_fu_224_reg[1]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[1]),
        .O(encoded_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[2]_INST_0 
       (.I0(i_26_fu_224_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[2]),
        .O(encoded_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[3]_INST_0 
       (.I0(i_26_fu_224_reg[3]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[3]),
        .O(encoded_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[4]_INST_0 
       (.I0(i_26_fu_224_reg[4]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[4]),
        .O(encoded_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \encoded_address0[5]_INST_0 
       (.I0(i_26_fu_224_reg[5]),
        .I1(ap_CS_fsm_state9),
        .I2(i_38_reg_1076[5]),
        .O(encoded_address0[5]));
  bd_0_hls_inst_0_adpcm_main_decode grp_decode_fu_519
       (.A({grp_encode_fu_453_n_41,grp_encode_fu_453_n_42,grp_encode_fu_453_n_43,grp_encode_fu_453_n_44,grp_encode_fu_453_n_45,grp_encode_fu_453_n_46,grp_encode_fu_453_n_47,grp_encode_fu_453_n_48,grp_encode_fu_453_n_49,grp_encode_fu_453_n_50,grp_encode_fu_453_n_51,grp_encode_fu_453_n_52,grp_encode_fu_453_n_53}),
        .ADDRARDADDR({grp_decode_fu_519_dec_del_dhx_address1,grp_decode_fu_519_n_93}),
        .ADDRBWRADDR(dec_del_dltx_address0),
        .CEA2(dec_del_bph_ce0),
        .CEB2(dec_del_bpl_ce0),
        .CO(accumd_U_n_95),
        .D(q00__1),
        .DI({accumd_U_n_72,sub_ln396_fu_2636_p2}),
        .DINADIN(grp_decode_fu_519_dec_del_dltx_d1),
        .DINBDIN(dec_del_dltx_d0),
        .DSP_ALU_INST(dec_deth),
        .DSP_ALU_INST_0(q00__2),
        .DSP_A_B_DATA_INST({h_q1[14],h_q1[12:2]}),
        .DSP_A_B_DATA_INST_0(dec_rh2),
        .DSP_A_B_DATA_INST_1(dec_rlt2),
        .DSP_A_B_DATA_INST_2(dec_rh1),
        .DSP_A_B_DATA_INST_3(dec_rlt1),
        .DSP_A_B_DATA_INST_4(dec_ph2),
        .DSP_A_B_DATA_INST_5(dec_plt2),
        .DSP_A_B_DATA_INST_6(dec_ph1),
        .DSP_A_B_DATA_INST_7(dec_plt1),
        .DSP_A_B_DATA_INST_8(il),
        .E(wl_code_table_ce0),
        .Q(dec_detl),
        .S({ilb_table_U_n_109,ilb_table_U_n_110,ilb_table_U_n_111}),
        .WEA(grp_decode_fu_519_n_589),
        .WEBWE(dec_del_dhx_we0),
        .accumd_address0(accumd_address0),
        .\add_ln350_reg_2874_reg[31]_0 (add_ln350_reg_2874),
        .\add_ln367_reg_3004_reg[30]_0 (trunc_ln372_fu_2187_p1),
        .\add_ln367_reg_3004_reg[31]_0 (add_ln367_reg_3004),
        .\add_ln379_reg_3102_reg[31]_0 ({grp_decode_fu_519_n_549,grp_decode_fu_519_n_550,grp_decode_fu_519_n_551,grp_decode_fu_519_n_552,grp_decode_fu_519_n_553,grp_decode_fu_519_n_554,grp_decode_fu_519_n_555,grp_decode_fu_519_n_556,grp_decode_fu_519_n_557,grp_decode_fu_519_n_558,grp_decode_fu_519_n_559,grp_decode_fu_519_n_560,grp_decode_fu_519_n_561,grp_decode_fu_519_n_562,grp_decode_fu_519_n_563,grp_decode_fu_519_n_564,grp_decode_fu_519_n_565,grp_decode_fu_519_n_566,grp_decode_fu_519_n_567,grp_decode_fu_519_n_568,grp_decode_fu_519_n_569,grp_decode_fu_519_n_570,grp_decode_fu_519_n_571,grp_decode_fu_519_n_572,grp_decode_fu_519_n_573,grp_decode_fu_519_n_574,grp_decode_fu_519_n_575,grp_decode_fu_519_n_576,grp_decode_fu_519_n_577,grp_decode_fu_519_n_578,grp_decode_fu_519_n_579,grp_decode_fu_519_n_580}),
        .\ap_CS_fsm_reg[10]_0 (accumd_ce0),
        .\ap_CS_fsm_reg[10]_1 (p_0_in__2),
        .\ap_CS_fsm_reg[10]_2 (dec_rlt20),
        .\ap_CS_fsm_reg[10]_3 (dec_rh20),
        .\ap_CS_fsm_reg[10]_4 (ap_NS_fsm[11:10]),
        .\ap_CS_fsm_reg[10]_5 (dec_del_dltx_we0),
        .\ap_CS_fsm_reg[10]_6 (p_0_in__3),
        .\ap_CS_fsm_reg[10]_7 (grp_decode_fu_519_n_590),
        .\ap_CS_fsm_reg[13]_0 (ilb_table_ce0),
        .\ap_CS_fsm_reg[15]_0 (dec_deth0),
        .\ap_CS_fsm_reg[17]_0 (grp_decode_fu_519_n_474),
        .\ap_CS_fsm_reg[17]_1 (grp_decode_fu_519_n_475),
        .\ap_CS_fsm_reg[17]_2 (grp_decode_fu_519_n_476),
        .\ap_CS_fsm_reg[18]_0 ({grp_decode_fu_519_n_118,grp_decode_fu_519_n_119}),
        .\ap_CS_fsm_reg[18]_1 ({grp_decode_fu_519_n_435,grp_decode_fu_519_n_436,grp_decode_fu_519_n_437,grp_decode_fu_519_n_438,grp_decode_fu_519_n_439,grp_decode_fu_519_n_440}),
        .\ap_CS_fsm_reg[18]_2 ({grp_decode_fu_519_n_441,grp_decode_fu_519_n_442,grp_decode_fu_519_n_443,grp_decode_fu_519_n_444,grp_decode_fu_519_n_445,grp_decode_fu_519_n_446,grp_decode_fu_519_n_447,grp_decode_fu_519_n_448}),
        .\ap_CS_fsm_reg[18]_3 ({grp_decode_fu_519_n_449,grp_decode_fu_519_n_450,grp_decode_fu_519_n_451,grp_decode_fu_519_n_452,grp_decode_fu_519_n_453,grp_decode_fu_519_n_454,grp_decode_fu_519_n_455,grp_decode_fu_519_n_456}),
        .\ap_CS_fsm_reg[19]_0 ({grp_decode_fu_519_dec_ah2_o_ap_vld,ap_CS_fsm_state19,grp_decode_fu_519_dec_al2_o_ap_vld,ap_CS_fsm_state9_0}),
        .\ap_CS_fsm_reg[19]_1 (dec_ah20),
        .\ap_CS_fsm_reg[20]_0 (dec_del_dhx_address0),
        .\ap_CS_fsm_reg[23]_0 (h_ce1),
        .\ap_CS_fsm_reg[25]_0 (xout20),
        .\ap_CS_fsm_reg[4]_0 (dec_nbl0),
        .\ap_CS_fsm_reg[5]_0 (dec_detl0),
        .\ap_CS_fsm_reg[7]_0 (grp_decode_fu_519_n_465),
        .\ap_CS_fsm_reg[7]_1 (grp_decode_fu_519_n_466),
        .\ap_CS_fsm_reg[7]_2 (grp_decode_fu_519_n_467),
        .\ap_CS_fsm_reg[8]_0 ({grp_decode_fu_519_n_116,grp_decode_fu_519_n_117}),
        .\ap_CS_fsm_reg[8]_1 ({grp_decode_fu_519_n_413,grp_decode_fu_519_n_414,grp_decode_fu_519_n_415,grp_decode_fu_519_n_416,grp_decode_fu_519_n_417,grp_decode_fu_519_n_418}),
        .\ap_CS_fsm_reg[8]_2 ({grp_decode_fu_519_n_419,grp_decode_fu_519_n_420,grp_decode_fu_519_n_421,grp_decode_fu_519_n_422,grp_decode_fu_519_n_423,grp_decode_fu_519_n_424,grp_decode_fu_519_n_425,grp_decode_fu_519_n_426}),
        .\ap_CS_fsm_reg[8]_3 ({grp_decode_fu_519_n_427,grp_decode_fu_519_n_428,grp_decode_fu_519_n_429,grp_decode_fu_519_n_430,grp_decode_fu_519_n_431,grp_decode_fu_519_n_432,grp_decode_fu_519_n_433,grp_decode_fu_519_n_434}),
        .\ap_CS_fsm_reg[9]_0 (grp_decode_fu_519_dec_del_dltx_address1),
        .\ap_CS_fsm_reg[9]_1 (dec_al20),
        .\ap_CS_fsm_reg[9]_2 (grp_decode_fu_519_n_588),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\apl1_11_reg_3075_reg[15]_0 (grp_decode_fu_519_dec_ah1_o),
        .\apl1_reg_2932_reg[15]_0 (grp_decode_fu_519_dec_al1_o),
        .\apl2_8_reg_3069_reg[14]_0 (grp_decode_fu_519_dec_ah2_o),
        .\apl2_reg_2926_reg[14]_0 (grp_decode_fu_519_dec_al2_o),
        .d0({grp_decode_fu_519_n_517,grp_decode_fu_519_n_518,grp_decode_fu_519_n_519,grp_decode_fu_519_n_520,grp_decode_fu_519_n_521,grp_decode_fu_519_n_522,grp_decode_fu_519_n_523,grp_decode_fu_519_n_524,grp_decode_fu_519_n_525,grp_decode_fu_519_n_526,grp_decode_fu_519_n_527,grp_decode_fu_519_n_528,grp_decode_fu_519_n_529,grp_decode_fu_519_n_530,grp_decode_fu_519_n_531,grp_decode_fu_519_n_532,grp_decode_fu_519_n_533,grp_decode_fu_519_n_534,grp_decode_fu_519_n_535,grp_decode_fu_519_n_536,grp_decode_fu_519_n_537,grp_decode_fu_519_n_538,grp_decode_fu_519_n_539,grp_decode_fu_519_n_540,grp_decode_fu_519_n_541,grp_decode_fu_519_n_542,grp_decode_fu_519_n_543,grp_decode_fu_519_n_544,grp_decode_fu_519_n_545,grp_decode_fu_519_n_546,grp_decode_fu_519_n_547,grp_decode_fu_519_n_548}),
        .dec_del_dhx_ce0(dec_del_dhx_ce0),
        .dec_del_dhx_ce1(dec_del_dhx_ce1),
        .\dec_del_dhx_load_3_reg_3087_reg[13]_0 (dec_del_dhx_q0),
        .\dec_del_dhx_load_5_reg_3092_reg[13]_0 (grp_decode_fu_519_dec_del_dhx_d1),
        .\dec_del_dhx_load_5_reg_3092_reg[13]_1 (dec_del_dhx_q1),
        .dec_del_dltx_ce0(dec_del_dltx_ce0),
        .dec_del_dltx_ce1(dec_del_dltx_ce1),
        .\dec_del_dltx_load_3_reg_2938_reg[15]_0 (dec_del_dltx_q0),
        .\dec_del_dltx_load_5_reg_2943_reg[15]_0 (dec_del_dltx_q1),
        .\dec_deth_reg[3] (ilb_table_U_n_133),
        .\dec_deth_reg[3]_0 (ilb_table_U_n_134),
        .\dec_deth_reg[3]_1 (ilb_table_U_n_135),
        .\dec_deth_reg[9] (ilb_table_U_n_132),
        .\dec_detl_reg[13] ({ilb_table_q0[10:3],ilb_table_q0[1]}),
        .\dec_detl_reg[3] (ilb_table_U_n_127),
        .\dec_detl_reg[3]_0 (ilb_table_U_n_129),
        .\dec_detl_reg[5] (ilb_table_U_n_128),
        .\dec_detl_reg[7] (ilb_table_U_n_130),
        .\dec_detl_reg[9] (ilb_table_U_n_131),
        .\dec_nbh_reg[13] ({ilb_table_U_n_157,ilb_table_U_n_158,ilb_table_U_n_159,ilb_table_U_n_160}),
        .\dec_nbh_reg[14] (grp_decode_fu_519_dec_nbh_o),
        .\dec_nbh_reg[14]_0 (dec_nbh),
        .grp_decode_fu_519_ap_start_reg(grp_decode_fu_519_ap_start_reg),
        .grp_decode_fu_519_ilb_table_address0(grp_decode_fu_519_ilb_table_address0),
        .\i_16_fu_322_reg[2]_0 (dec_nbh0),
        .\idx204_fu_330_reg[1]_0 ({grp_decode_fu_519_n_591,grp_decode_fu_519_n_592,grp_decode_fu_519_n_593,grp_decode_fu_519_n_594,grp_decode_fu_519_n_595,grp_decode_fu_519_n_596,grp_decode_fu_519_n_597,grp_decode_fu_519_n_598,grp_decode_fu_519_n_599,grp_decode_fu_519_n_600,grp_decode_fu_519_n_601,grp_decode_fu_519_n_602}),
        .\idx_fu_330_reg[1] ({grp_decode_fu_519_n_45,grp_decode_fu_519_n_46,grp_decode_fu_519_n_47,grp_decode_fu_519_n_48,grp_decode_fu_519_n_49,grp_decode_fu_519_n_50,grp_decode_fu_519_n_51,grp_decode_fu_519_n_52,grp_decode_fu_519_n_53,grp_decode_fu_519_n_54,grp_decode_fu_519_n_55,grp_decode_fu_519_n_56}),
        .\lshr_ln_reg_2785_reg[1]_0 (trunc_ln225_reg_1124[7:6]),
        .p_0_in(p_0_in__1),
        .q0(accumc_q0),
        .q00(q00__3),
        .\q0[10]_i_3 (wl_code_table_U_n_70),
        .\q0[10]_i_4 (wl_code_table_U_n_74),
        .\q0[10]_i_5 (wl_code_table_U_n_72),
        .\q0[10]_i_6 (wl_code_table_U_n_73),
        .\q0[10]_i_7 (wl_code_table_U_n_69),
        .\q0[10]_i_7_0 (wl_code_table_U_n_71),
        .\q0_reg[10] ({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state5,ap_CS_fsm_state3__0,ap_CS_fsm_state2__0}),
        .\q0_reg[10]_0 ({grp_encode_fu_453_nbh_o_ap_vld,grp_encode_fu_453_nbl_o_ap_vld,grp_encode_fu_453_wl_code_table_ce0,grp_encode_fu_453_h_ce1}),
        .\q0_reg[31] (dec_del_bph_U_n_96),
        .\q0_reg[31]_0 (i_22_fu_208),
        .\q0_reg[31]_1 (i_24_fu_216_reg),
        .\q0_reg[31]_2 (accumd_q0),
        .\q0_reg[31]_3 (accumc_we01),
        .\q1_reg[8] (grp_encode_fu_453_h_address1),
        .\q1_reg[8]_0 (idx_fu_330_reg),
        .ram_reg_0_7_30_30_i_2__1(wd3_6_fu_1472_p4),
        .ram_reg_0_7_30_30_i_2__2(wd3_9_fu_2270_p4),
        .ram_reg_bram_0(i_fu_204),
        .ram_reg_bram_0_0(dec_del_dltx_U_n_88),
        .\reg_754_reg[15]_0 ({dec_del_dltx_U_n_72,dec_del_dltx_U_n_73,dec_del_dltx_U_n_74,dec_del_dltx_U_n_75,dec_del_dltx_U_n_76,dec_del_dltx_U_n_77,dec_del_dltx_U_n_78,dec_del_dltx_U_n_79,dec_del_dltx_U_n_80,dec_del_dltx_U_n_81,dec_del_dltx_U_n_82,dec_del_dltx_U_n_83,dec_del_dltx_U_n_84,dec_del_dltx_U_n_85,dec_del_dltx_U_n_86,dec_del_dltx_U_n_87}),
        .\reg_765_reg[13]_0 (dec_del_dhx_d0),
        .\reg_765_reg[13]_1 ({dec_del_dhx_U_n_68,dec_del_dhx_U_n_69,dec_del_dhx_U_n_70,dec_del_dhx_U_n_71,dec_del_dhx_U_n_72,dec_del_dhx_U_n_73,dec_del_dhx_U_n_74,dec_del_dhx_U_n_75,dec_del_dhx_U_n_76,dec_del_dhx_U_n_77,dec_del_dhx_U_n_78,dec_del_dhx_U_n_79,dec_del_dhx_U_n_80,dec_del_dhx_U_n_81}),
        .\sext_ln477_2_reg_2989_reg[15]_0 (dec_ah1),
        .\sext_ln477_reg_2838_reg[15]_0 (dec_al1),
        .\sext_ln479_5_reg_2994_reg[14]_0 (dec_ah2),
        .\sext_ln479_reg_2843_reg[14]_0 (dec_al2),
        .sext_ln618_fu_1709_p1(sext_ln618_fu_1709_p1),
        .\trunc_ln15_reg_2828_reg[0]_0 ({grp_decode_fu_519_dec_detl_o[14:9],grp_decode_fu_519_dec_detl_o[7:3]}),
        .\trunc_ln15_reg_2828_reg[3]_0 (trunc_ln15_reg_2828),
        .\trunc_ln15_reg_2828_reg[3]_1 (select_ln515_fu_1036_p3__0),
        .\trunc_ln345_reg_2848_reg[28]_0 (add_ln354_fu_1389_p2),
        .\trunc_ln522_2_reg_2961_reg[0]_0 ({grp_decode_fu_519_dec_deth_o[14:9],grp_decode_fu_519_dec_deth_o[3]}),
        .\trunc_ln522_2_reg_2961_reg[3]_0 (trunc_ln522_2_reg_2961),
        .\xa1_2_fu_338_reg[43]_0 (grp_decode_fu_519_xout1),
        .\xa2_2_fu_334_reg[35]_0 (xa2_2_fu_334_reg),
        .\xa2_2_fu_334_reg[43]_0 (grp_decode_fu_519_xout2[31:20]),
        .\xout2_reg[27] ({accumd_U_n_96,accumd_U_n_97}));
  FDRE #(
    .INIT(1'b0)) 
    grp_decode_fu_519_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_decode_fu_519_n_588),
        .Q(grp_decode_fu_519_ap_start_reg),
        .R(ap_rst));
  bd_0_hls_inst_0_adpcm_main_encode grp_encode_fu_453
       (.A(delay_dltx_q0),
        .ADDRARDADDR(grp_encode_fu_453_tqmf_address1),
        .ADDRBWRADDR(tqmf_address0),
        .CEA2(delay_bph_ce0),
        .CEB2(delay_bpl_ce0),
        .D(q00),
        .DINADIN(grp_encode_fu_453_delay_dltx_d1),
        .DINBDIN(delay_dltx_d0),
        .DOUTADOUT(tqmf_q1),
        .DOUTBDOUT(tqmf_q0),
        .DSP_ALU_INST({grp_decode_fu_519_n_45,grp_decode_fu_519_n_46,grp_decode_fu_519_n_47,grp_decode_fu_519_n_48,grp_decode_fu_519_n_49,grp_decode_fu_519_n_50,grp_decode_fu_519_n_51,grp_decode_fu_519_n_52,grp_decode_fu_519_n_53,grp_decode_fu_519_n_54,grp_decode_fu_519_n_55,grp_decode_fu_519_n_56}),
        .DSP_ALU_INST_0(wl_code_table_ce0),
        .DSP_ALU_INST_1(deth),
        .DSP_ALU_INST_2(q00__0),
        .DSP_A_B_DATA_INST(rh1),
        .DSP_A_B_DATA_INST_0(rlt1),
        .DSP_A_B_DATA_INST_1({h_q1[14],h_q1[12:2]}),
        .DSP_A_B_DATA_INST_2(rh2),
        .DSP_A_B_DATA_INST_3(rlt2),
        .DSP_A_B_DATA_INST_4(ph2),
        .DSP_A_B_DATA_INST_5(plt2),
        .DSP_A_B_DATA_INST_6(ph1),
        .DSP_A_B_DATA_INST_7(plt1),
        .E(h_ce1),
        .O({tqmf_U_n_138,sext_ln244_fu_875_p1[35:33]}),
        .Q(detl),
        .S({ilb_table_U_n_44,ilb_table_U_n_45,ilb_table_U_n_46}),
        .SR(grp_encode_fu_453_n_420),
        .WEA(tqmf_we1),
        .WEBWE(tqmf_we0),
        .\add_ln290_reg_3221_reg[31]_0 (add_ln290_reg_3221),
        .\add_ln314_reg_3339_reg[0]_0 (grp_encode_fu_453_nbh_o),
        .\add_ln314_reg_3339_reg[1]_0 (encoded_d0[7:6]),
        .\add_ln317_reg_3380_reg[31]_0 (add_ln317_reg_3380),
        .\ap_CS_fsm_reg[10]_0 (p_0_out),
        .\ap_CS_fsm_reg[14]_0 (nbl0),
        .\ap_CS_fsm_reg[15]_0 (detl0),
        .\ap_CS_fsm_reg[17]_0 (grp_encode_fu_453_n_413),
        .\ap_CS_fsm_reg[17]_1 (grp_encode_fu_453_n_414),
        .\ap_CS_fsm_reg[18]_0 ({grp_encode_fu_453_n_278,grp_encode_fu_453_n_279}),
        .\ap_CS_fsm_reg[18]_1 ({grp_encode_fu_453_n_344,grp_encode_fu_453_n_345,grp_encode_fu_453_n_346,grp_encode_fu_453_n_347,grp_encode_fu_453_n_348,grp_encode_fu_453_n_349}),
        .\ap_CS_fsm_reg[18]_2 ({grp_encode_fu_453_n_350,grp_encode_fu_453_n_351,grp_encode_fu_453_n_352,grp_encode_fu_453_n_353,grp_encode_fu_453_n_354,grp_encode_fu_453_n_355,grp_encode_fu_453_n_356,grp_encode_fu_453_n_357}),
        .\ap_CS_fsm_reg[18]_3 ({grp_encode_fu_453_n_358,grp_encode_fu_453_n_359,grp_encode_fu_453_n_360,grp_encode_fu_453_n_361,grp_encode_fu_453_n_362,grp_encode_fu_453_n_363,grp_encode_fu_453_n_364,grp_encode_fu_453_n_365}),
        .\ap_CS_fsm_reg[19]_0 (al10),
        .\ap_CS_fsm_reg[20]_0 (delay_dltx_we0),
        .\ap_CS_fsm_reg[21]_0 (delay_dltx_address0),
        .\ap_CS_fsm_reg[22]_0 ({grp_encode_fu_453_n_78,grp_encode_fu_453_delay_dltx_address1,grp_encode_fu_453_n_80}),
        .\ap_CS_fsm_reg[23]_0 (grp_encode_fu_453_n_404),
        .\ap_CS_fsm_reg[23]_1 (grp_encode_fu_453_n_405),
        .\ap_CS_fsm_reg[26]_0 (nbh0),
        .\ap_CS_fsm_reg[27]_0 (deth0),
        .\ap_CS_fsm_reg[29]_0 (grp_encode_fu_453_n_406),
        .\ap_CS_fsm_reg[30]_0 ({grp_encode_fu_453_n_280,grp_encode_fu_453_n_281}),
        .\ap_CS_fsm_reg[30]_1 ({grp_encode_fu_453_n_366,grp_encode_fu_453_n_367,grp_encode_fu_453_n_368,grp_encode_fu_453_n_369,grp_encode_fu_453_n_370,grp_encode_fu_453_n_371}),
        .\ap_CS_fsm_reg[30]_2 ({grp_encode_fu_453_n_372,grp_encode_fu_453_n_373,grp_encode_fu_453_n_374,grp_encode_fu_453_n_375,grp_encode_fu_453_n_376,grp_encode_fu_453_n_377,grp_encode_fu_453_n_378,grp_encode_fu_453_n_379}),
        .\ap_CS_fsm_reg[30]_3 ({grp_encode_fu_453_n_380,grp_encode_fu_453_n_381,grp_encode_fu_453_n_382,grp_encode_fu_453_n_383,grp_encode_fu_453_n_384,grp_encode_fu_453_n_385,grp_encode_fu_453_n_386,grp_encode_fu_453_n_387}),
        .\ap_CS_fsm_reg[31]_0 ({grp_encode_fu_453_ah1_o_ap_vld,ap_CS_fsm_state31,grp_encode_fu_453_nbh_o_ap_vld,grp_encode_fu_453_al1_o_ap_vld,ap_CS_fsm_state19_2,grp_encode_fu_453_nbl_o_ap_vld,grp_encode_fu_453_wl_code_table_ce0,ap_CS_fsm_state7_1,grp_encode_fu_453_h_ce1}),
        .\ap_CS_fsm_reg[31]_1 (grp_encode_fu_453_delay_dhx_address1),
        .\ap_CS_fsm_reg[31]_2 (ah10),
        .\ap_CS_fsm_reg[32]_0 (delay_dhx_address0),
        .\ap_CS_fsm_reg[33]_0 (delay_dhx_we0),
        .\ap_CS_fsm_reg[34]_0 ({ap_NS_fsm[7],ap_NS_fsm[5]}),
        .\ap_CS_fsm_reg[6]_0 (grp_encode_fu_453_n_462),
        .\ap_CS_fsm_reg[7]_0 (p_0_in__0),
        .\ap_CS_fsm_reg[7]_1 (rh10),
        .\ap_CS_fsm_reg[7]_2 (rlt10),
        .\ap_CS_fsm_reg[7]_3 (grp_encode_fu_453_n_460),
        .\ap_CS_fsm_reg[7]_4 (grp_encode_fu_453_n_461),
        .\ap_CS_fsm_reg[8]_0 (grp_encode_fu_453_n_412),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\apl1_4_reg_3422_reg[15]_0 (grp_encode_fu_453_ah1_o),
        .\apl1_reg_3279_reg[15]_0 (grp_encode_fu_453_al1_o),
        .\apl2_3_reg_3416_reg[14]_0 (grp_encode_fu_453_ah2_o),
        .\apl2_reg_3273_reg[14]_0 (grp_encode_fu_453_al2_o),
        .delay_dhx_ce0(delay_dhx_ce0),
        .delay_dhx_ce1(delay_dhx_ce1),
        .\delay_dhx_load_3_reg_3428_reg[13]_0 (delay_dhx_q0),
        .\delay_dhx_load_5_reg_3433_reg[13]_0 (grp_encode_fu_453_delay_dhx_d1),
        .\delay_dhx_load_5_reg_3433_reg[13]_1 (delay_dhx_q1),
        .delay_dltx_ce0(delay_dltx_ce0),
        .delay_dltx_ce1(delay_dltx_ce1),
        .\delay_dltx_load_5_reg_3290_reg[15]_0 (delay_dltx_q1),
        .\deth_reg[3] (ilb_table_U_n_77),
        .\deth_reg[3]_0 (ilb_table_U_n_78),
        .\deth_reg[3]_1 (ilb_table_U_n_79),
        .\deth_reg[9] (ilb_table_U_n_76),
        .\detl_reg[13] ({ilb_table_q0[10:3],ilb_table_q0[1]}),
        .\detl_reg[3] (ilb_table_U_n_62),
        .\detl_reg[3]_0 (ilb_table_U_n_73),
        .\detl_reg[5] (ilb_table_U_n_72),
        .\detl_reg[7] (ilb_table_U_n_74),
        .\detl_reg[9] (ilb_table_U_n_75),
        .encoded_ce0(encoded_ce0),
        .encoded_d0(encoded_d0[5:0]),
        .encoded_we0(encoded_we0),
        .grp_decode_fu_519_ilb_table_address0(grp_decode_fu_519_ilb_table_address0),
        .grp_encode_fu_453_ap_start_reg(grp_encode_fu_453_ap_start_reg),
        .\i_25_fu_220_reg[5] (i_24_fu_216_reg),
        .\idx_fu_330_reg[2]_0 (idx_fu_330_reg),
        .\idx_fu_330_reg[4]_0 (grp_encode_fu_453_h_address1),
        .\nbh_reg[10] ({ilb_table_U_n_101,ilb_table_U_n_102,ilb_table_U_n_103,ilb_table_U_n_104}),
        .p_0_in(p_0_in),
        .\q0_reg[0] (wl_code_table_U_n_47),
        .\q0_reg[0]_0 (wl_code_table_U_n_44),
        .\q0_reg[0]_1 (wl_code_table_U_n_48),
        .\q0_reg[0]_2 (wl_code_table_U_n_45),
        .\q0_reg[0]_3 (wl_code_table_U_n_49),
        .\q0_reg[0]_4 (wl_code_table_U_n_46),
        .\q0_reg[11] ({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3__0,ap_CS_fsm_state2__0}),
        .\q0_reg[11]_0 (trunc_ln225_reg_1124[5:2]),
        .\q0_reg[31] (dec_del_bph_U_n_96),
        .\q0_reg[31]_0 (i_22_fu_208),
        .ram_reg_0_7_30_30_i_2(wd3_1_fu_1914_p4),
        .ram_reg_0_7_30_30_i_2__0(wd3_4_fu_2782_p4),
        .ram_reg_bram_0(i_23_fu_212_reg),
        .ram_reg_bram_0_0(tqmf_we01),
        .ram_reg_bram_0_1(i_fu_204),
        .ram_reg_bram_0_2(dec_del_dltx_U_n_88),
        .\reg_817_reg[15]_0 ({delay_dltx_U_n_72,delay_dltx_U_n_73,delay_dltx_U_n_74,delay_dltx_U_n_75,delay_dltx_U_n_76,delay_dltx_U_n_77,delay_dltx_U_n_78,delay_dltx_U_n_79,delay_dltx_U_n_80,delay_dltx_U_n_81,delay_dltx_U_n_82,delay_dltx_U_n_83,delay_dltx_U_n_84,delay_dltx_U_n_85,delay_dltx_U_n_86,delay_dltx_U_n_87}),
        .\reg_828_reg[13]_0 (delay_dhx_d0),
        .\reg_828_reg[13]_1 ({delay_dhx_U_n_68,delay_dhx_U_n_69,delay_dhx_U_n_70,delay_dhx_U_n_71,delay_dhx_U_n_72,delay_dhx_U_n_73,delay_dhx_U_n_74,delay_dhx_U_n_75,delay_dhx_U_n_76,delay_dhx_U_n_77,delay_dhx_U_n_78,delay_dhx_U_n_79,delay_dhx_U_n_80,delay_dhx_U_n_81}),
        .sext_ln244_fu_875_p1(sext_ln244_fu_875_p1[32:2]),
        .\sext_ln477_1_reg_3365_reg[15]_0 (ah1),
        .\sext_ln477_reg_3104_reg[15]_0 (al1),
        .\sext_ln479_2_reg_3370_reg[14]_0 (ah2),
        .\sext_ln479_reg_3109_reg[14]_0 (al2),
        .sext_ln618_fu_2367_p1(sext_ln618_fu_2367_p1),
        .tqmf_ce0(tqmf_ce0),
        .tqmf_ce1(tqmf_ce1),
        .\trunc_ln225_reg_1124_reg[3] ({grp_encode_fu_453_n_41,grp_encode_fu_453_n_42,grp_encode_fu_453_n_43,grp_encode_fu_453_n_44,grp_encode_fu_453_n_45,grp_encode_fu_453_n_46,grp_encode_fu_453_n_47,grp_encode_fu_453_n_48,grp_encode_fu_453_n_49,grp_encode_fu_453_n_50,grp_encode_fu_453_n_51,grp_encode_fu_453_n_52,grp_encode_fu_453_n_53}),
        .\trunc_ln225_reg_1124_reg[5] ({grp_encode_fu_453_n_469,grp_encode_fu_453_n_470,grp_encode_fu_453_n_471,grp_encode_fu_453_n_472,grp_encode_fu_453_n_473,grp_encode_fu_453_n_474,grp_encode_fu_453_n_475,grp_encode_fu_453_n_476,grp_encode_fu_453_n_477,grp_encode_fu_453_n_478,grp_encode_fu_453_n_479}),
        .\trunc_ln285_reg_3114_reg[28]_0 (add_ln294_fu_1831_p2),
        .\trunc_ln304_reg_3331_reg[28]_0 (add_ln321_fu_2709_p2),
        .\trunc_ln522_1_reg_3355_reg[0]_0 ({grp_encode_fu_453_deth_o[14:9],grp_encode_fu_453_deth_o[3]}),
        .\trunc_ln522_1_reg_3355_reg[3]_0 (trunc_ln522_1_reg_3355),
        .\trunc_ln_reg_3201_reg[0]_0 ({grp_encode_fu_453_detl_o[14:9],grp_encode_fu_453_detl_o[7:3]}),
        .\trunc_ln_reg_3201_reg[3]_0 (trunc_ln_reg_3201),
        .\trunc_ln_reg_3201_reg[3]_1 (select_ln515_fu_1560_p3__0));
  FDRE #(
    .INIT(1'b0)) 
    grp_encode_fu_453_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_encode_fu_453_n_462),
        .Q(grp_encode_fu_453_ap_start_reg),
        .R(ap_rst));
  bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R h_U
       (.D({grp_decode_fu_519_n_591,grp_decode_fu_519_n_592,grp_decode_fu_519_n_593,grp_decode_fu_519_n_594,grp_decode_fu_519_n_595,grp_decode_fu_519_n_596,grp_decode_fu_519_n_597,grp_decode_fu_519_n_598,grp_decode_fu_519_n_599,grp_decode_fu_519_n_600,grp_decode_fu_519_n_601,grp_decode_fu_519_n_602}),
        .E(h_ce1),
        .Q({h_q1[14],h_q1[12:2]}),
        .ap_clk(ap_clk));
  LUT1 #(
    .INIT(2'h1)) 
    \i_22_fu_208[0]_i_1 
       (.I0(i_22_fu_208[0]),
        .O(add_ln436_fu_823_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_22_fu_208[1]_i_1 
       (.I0(i_22_fu_208[0]),
        .I1(i_22_fu_208[1]),
        .O(add_ln436_fu_823_p2[1]));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_22_fu_208[2]_i_1 
       (.I0(ap_CS_fsm_state2__0),
        .I1(i_fu_204[1]),
        .I2(i_fu_204[0]),
        .I3(i_fu_204[2]),
        .O(ap_NS_fsm14_out));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_22_fu_208[2]_i_3 
       (.I0(i_22_fu_208[1]),
        .I1(i_22_fu_208[0]),
        .I2(i_22_fu_208[2]),
        .O(add_ln436_fu_823_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_22_fu_208_reg[0] 
       (.C(ap_clk),
        .CE(dec_del_bph_U_n_96),
        .D(add_ln436_fu_823_p2[0]),
        .Q(i_22_fu_208[0]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_22_fu_208_reg[1] 
       (.C(ap_clk),
        .CE(dec_del_bph_U_n_96),
        .D(add_ln436_fu_823_p2[1]),
        .Q(i_22_fu_208[1]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_22_fu_208_reg[2] 
       (.C(ap_clk),
        .CE(dec_del_bph_U_n_96),
        .D(add_ln436_fu_823_p2[2]),
        .Q(i_22_fu_208[2]),
        .R(ap_NS_fsm14_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_23_fu_212[0]_i_1 
       (.I0(i_23_fu_212_reg[0]),
        .O(add_ln445_fu_856_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_23_fu_212[1]_i_1 
       (.I0(i_23_fu_212_reg[0]),
        .I1(i_23_fu_212_reg[1]),
        .O(add_ln445_fu_856_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_23_fu_212[2]_i_1 
       (.I0(i_23_fu_212_reg[1]),
        .I1(i_23_fu_212_reg[0]),
        .I2(i_23_fu_212_reg[2]),
        .O(add_ln445_fu_856_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \i_23_fu_212[3]_i_1 
       (.I0(i_23_fu_212_reg[0]),
        .I1(i_23_fu_212_reg[1]),
        .I2(i_23_fu_212_reg[3]),
        .I3(i_23_fu_212_reg[2]),
        .O(add_ln445_fu_856_p2[3]));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_23_fu_212[4]_i_1 
       (.I0(ap_CS_fsm_state3__0),
        .I1(i_22_fu_208[1]),
        .I2(i_22_fu_208[0]),
        .I3(i_22_fu_208[2]),
        .O(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \i_23_fu_212[4]_i_3 
       (.I0(i_23_fu_212_reg[2]),
        .I1(i_23_fu_212_reg[4]),
        .I2(i_23_fu_212_reg[1]),
        .I3(i_23_fu_212_reg[0]),
        .I4(i_23_fu_212_reg[3]),
        .O(add_ln445_fu_856_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_23_fu_212_reg[0] 
       (.C(ap_clk),
        .CE(tqmf_we01),
        .D(add_ln445_fu_856_p2[0]),
        .Q(i_23_fu_212_reg[0]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_23_fu_212_reg[1] 
       (.C(ap_clk),
        .CE(tqmf_we01),
        .D(add_ln445_fu_856_p2[1]),
        .Q(i_23_fu_212_reg[1]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_23_fu_212_reg[2] 
       (.C(ap_clk),
        .CE(tqmf_we01),
        .D(add_ln445_fu_856_p2[2]),
        .Q(i_23_fu_212_reg[2]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_23_fu_212_reg[3] 
       (.C(ap_clk),
        .CE(tqmf_we01),
        .D(add_ln445_fu_856_p2[3]),
        .Q(i_23_fu_212_reg[3]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_23_fu_212_reg[4] 
       (.C(ap_clk),
        .CE(tqmf_we01),
        .D(add_ln445_fu_856_p2[4]),
        .Q(i_23_fu_212_reg[4]),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_24_fu_216[0]_i_1 
       (.I0(i_24_fu_216_reg[0]),
        .O(add_ln451_fu_886_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_24_fu_216[1]_i_1 
       (.I0(i_24_fu_216_reg[0]),
        .I1(i_24_fu_216_reg[1]),
        .O(add_ln451_fu_886_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_24_fu_216[2]_i_1 
       (.I0(i_24_fu_216_reg[1]),
        .I1(i_24_fu_216_reg[0]),
        .I2(i_24_fu_216_reg[2]),
        .O(add_ln451_fu_886_p2[2]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \i_24_fu_216[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(i_23_fu_212_reg[1]),
        .I2(i_23_fu_212_reg[3]),
        .I3(i_23_fu_212_reg[4]),
        .I4(i_23_fu_212_reg[2]),
        .I5(i_23_fu_212_reg[0]),
        .O(ap_NS_fsm12_out));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \i_24_fu_216[3]_i_3 
       (.I0(i_24_fu_216_reg[2]),
        .I1(i_24_fu_216_reg[3]),
        .I2(i_24_fu_216_reg[0]),
        .I3(i_24_fu_216_reg[1]),
        .O(add_ln451_fu_886_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_24_fu_216_reg[0] 
       (.C(ap_clk),
        .CE(accumc_we01),
        .D(add_ln451_fu_886_p2[0]),
        .Q(i_24_fu_216_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_24_fu_216_reg[1] 
       (.C(ap_clk),
        .CE(accumc_we01),
        .D(add_ln451_fu_886_p2[1]),
        .Q(i_24_fu_216_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_24_fu_216_reg[2] 
       (.C(ap_clk),
        .CE(accumc_we01),
        .D(add_ln451_fu_886_p2[2]),
        .Q(i_24_fu_216_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_24_fu_216_reg[3] 
       (.C(ap_clk),
        .CE(accumc_we01),
        .D(add_ln451_fu_886_p2[3]),
        .Q(i_24_fu_216_reg[3]),
        .R(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_25_fu_220[0]_i_1 
       (.I0(in_data_address0[1]),
        .O(\i_25_fu_220[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_25_fu_220[1]_i_1 
       (.I0(in_data_address0[2]),
        .I1(in_data_address0[1]),
        .O(add_ln217_fu_917_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_25_fu_220[2]_i_1 
       (.I0(in_data_address0[2]),
        .I1(in_data_address0[1]),
        .I2(in_data_address0[3]),
        .O(add_ln217_fu_917_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_25_fu_220[3]_i_1 
       (.I0(in_data_address0[3]),
        .I1(in_data_address0[1]),
        .I2(in_data_address0[2]),
        .I3(in_data_address0[4]),
        .O(add_ln217_fu_917_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_25_fu_220[4]_i_1 
       (.I0(in_data_address0[4]),
        .I1(in_data_address0[2]),
        .I2(in_data_address0[1]),
        .I3(in_data_address0[3]),
        .I4(in_data_address0[5]),
        .O(add_ln217_fu_917_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_25_fu_220[5]_i_2 
       (.I0(\i_25_fu_220[5]_i_4_n_40 ),
        .I1(in_data_ce1),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFF0000)) 
    \i_25_fu_220[5]_i_3 
       (.I0(in_data_address0[2]),
        .I1(in_data_address0[1]),
        .I2(in_data_address0[3]),
        .I3(in_data_address0[4]),
        .I4(in_data_address0[6]),
        .I5(in_data_address0[5]),
        .O(add_ln217_fu_917_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \i_25_fu_220[5]_i_4 
       (.I0(in_data_address0[4]),
        .I1(in_data_address0[6]),
        .I2(in_data_address0[1]),
        .I3(in_data_address0[2]),
        .I4(in_data_address0[5]),
        .I5(in_data_address0[3]),
        .O(\i_25_fu_220[5]_i_4_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\i_25_fu_220[0]_i_1_n_40 ),
        .Q(in_data_address0[1]),
        .R(grp_encode_fu_453_n_420));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln217_fu_917_p2[1]),
        .Q(in_data_address0[2]),
        .R(grp_encode_fu_453_n_420));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln217_fu_917_p2[2]),
        .Q(in_data_address0[3]),
        .R(grp_encode_fu_453_n_420));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln217_fu_917_p2[3]),
        .Q(in_data_address0[4]),
        .R(grp_encode_fu_453_n_420));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln217_fu_917_p2[4]),
        .Q(in_data_address0[5]),
        .R(grp_encode_fu_453_n_420));
  FDRE #(
    .INIT(1'b0)) 
    \i_25_fu_220_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln217_fu_917_p2[5]),
        .Q(in_data_address0[6]),
        .R(grp_encode_fu_453_n_420));
  LUT1 #(
    .INIT(2'h1)) 
    \i_26_fu_224[0]_i_1 
       (.I0(i_26_fu_224_reg[0]),
        .O(\i_26_fu_224[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_26_fu_224[1]_i_1 
       (.I0(i_26_fu_224_reg[1]),
        .I1(i_26_fu_224_reg[0]),
        .O(add_ln223_fu_975_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_26_fu_224[2]_i_1 
       (.I0(i_26_fu_224_reg[1]),
        .I1(i_26_fu_224_reg[0]),
        .I2(i_26_fu_224_reg[2]),
        .O(add_ln223_fu_975_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_26_fu_224[3]_i_1 
       (.I0(i_26_fu_224_reg[2]),
        .I1(i_26_fu_224_reg[0]),
        .I2(i_26_fu_224_reg[1]),
        .I3(i_26_fu_224_reg[3]),
        .O(add_ln223_fu_975_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_26_fu_224[4]_i_1 
       (.I0(i_26_fu_224_reg[3]),
        .I1(i_26_fu_224_reg[1]),
        .I2(i_26_fu_224_reg[0]),
        .I3(i_26_fu_224_reg[2]),
        .I4(i_26_fu_224_reg[4]),
        .O(add_ln223_fu_975_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_26_fu_224[5]_i_1 
       (.I0(in_data_ce1),
        .I1(\i_25_fu_220[5]_i_4_n_40 ),
        .O(\i_26_fu_224[5]_i_1_n_40 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFF0000)) 
    \i_26_fu_224[5]_i_2 
       (.I0(i_26_fu_224_reg[1]),
        .I1(i_26_fu_224_reg[0]),
        .I2(i_26_fu_224_reg[2]),
        .I3(i_26_fu_224_reg[3]),
        .I4(i_26_fu_224_reg[5]),
        .I5(i_26_fu_224_reg[4]),
        .O(add_ln223_fu_975_p2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_26_fu_224[0]_i_1_n_40 ),
        .Q(i_26_fu_224_reg[0]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln223_fu_975_p2[1]),
        .Q(i_26_fu_224_reg[1]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln223_fu_975_p2[2]),
        .Q(i_26_fu_224_reg[2]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln223_fu_975_p2[3]),
        .Q(i_26_fu_224_reg[3]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln223_fu_975_p2[4]),
        .Q(i_26_fu_224_reg[4]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_26_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln223_fu_975_p2[5]),
        .Q(i_26_fu_224_reg[5]),
        .R(\i_26_fu_224[5]_i_1_n_40 ));
  FDRE \i_38_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[1]),
        .Q(i_38_reg_1076[0]),
        .R(1'b0));
  FDRE \i_38_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[2]),
        .Q(i_38_reg_1076[1]),
        .R(1'b0));
  FDRE \i_38_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[3]),
        .Q(i_38_reg_1076[2]),
        .R(1'b0));
  FDRE \i_38_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[4]),
        .Q(i_38_reg_1076[3]),
        .R(1'b0));
  FDRE \i_38_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[5]),
        .Q(i_38_reg_1076[4]),
        .R(1'b0));
  FDRE \i_38_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(in_data_ce1),
        .D(in_data_address0[6]),
        .Q(i_38_reg_1076[5]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[0]),
        .Q(decoded_address1[1]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[1]),
        .Q(decoded_address1[2]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[2]),
        .Q(decoded_address1[3]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[3]),
        .Q(decoded_address1[4]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[4]),
        .Q(decoded_address1[5]),
        .R(1'b0));
  FDRE \i_39_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_26_fu_224_reg[5]),
        .Q(decoded_address1[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_204[0]_i_1 
       (.I0(i_fu_204[0]),
        .O(add_ln427_fu_790_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_204[1]_i_1 
       (.I0(i_fu_204[0]),
        .I1(i_fu_204[1]),
        .O(add_ln427_fu_790_p2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_204[2]_i_1 
       (.I0(\ap_CS_fsm_reg_n_40_[0] ),
        .I1(ap_start),
        .O(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_204[2]_i_3 
       (.I0(i_fu_204[1]),
        .I1(i_fu_204[0]),
        .I2(i_fu_204[2]),
        .O(add_ln427_fu_790_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(dec_del_dltx_U_n_88),
        .D(add_ln427_fu_790_p2[0]),
        .Q(i_fu_204[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(dec_del_dltx_U_n_88),
        .D(add_ln427_fu_790_p2[1]),
        .Q(i_fu_204[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(dec_del_dltx_U_n_88),
        .D(add_ln427_fu_790_p2[2]),
        .Q(i_fu_204[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[0] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[0]),
        .Q(il[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[1] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[1]),
        .Q(il[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[2] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[2]),
        .Q(il[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[3] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[3]),
        .Q(il[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[4] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[4]),
        .Q(il[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \il_reg[5] 
       (.C(ap_clk),
        .CE(detl0),
        .D(encoded_d0[5]),
        .Q(il[5]),
        .R(1'b0));
  bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R ilb_table_U
       (.D(grp_encode_fu_453_detl_o[8]),
        .DI({sext_ln512_fu_1516_p1[14:12],ilb_table_U_n_43}),
        .E(ilb_table_ce0),
        .Q(nbl),
        .S({ilb_table_U_n_44,ilb_table_U_n_45,ilb_table_U_n_46}),
        .ap_clk(ap_clk),
        .\dec_deth_reg[8] (trunc_ln522_2_reg_2961),
        .\dec_detl_reg[3] (trunc_ln15_reg_2828),
        .\dec_nbh_reg[14] ({ilb_table_U_n_157,ilb_table_U_n_158,ilb_table_U_n_159,ilb_table_U_n_160}),
        .\dec_nbh_reg[9] ({ilb_table_U_n_109,ilb_table_U_n_110,ilb_table_U_n_111}),
        .\dec_nbh_reg[9]_i_3_0 (dec_nbh),
        .\dec_nbl_reg[14] ({sext_ln512_fu_992_p1[14:12],ilb_table_U_n_108}),
        .\dec_nbl_reg[14]_0 ({ilb_table_U_n_154,ilb_table_U_n_155,ilb_table_U_n_156}),
        .\deth_reg[8] (trunc_ln522_1_reg_3355),
        .\detl_reg[3] (trunc_ln_reg_3201),
        .\nbh_reg[14] ({ilb_table_U_n_101,ilb_table_U_n_102,ilb_table_U_n_103,ilb_table_U_n_104}),
        .\nbh_reg[9]_i_3_0 (nbh),
        .\nbl_reg[14] ({ilb_table_U_n_98,ilb_table_U_n_99,ilb_table_U_n_100}),
        .\q0_reg[0]_0 (ilb_table_U_n_78),
        .\q0_reg[0]_1 (ilb_table_U_n_134),
        .\q0_reg[10]_0 ({ilb_table_q0[10:3],ilb_table_q0[1]}),
        .\q0_reg[10]_1 (ilb_table_U_n_73),
        .\q0_reg[10]_2 (ilb_table_U_n_129),
        .\q0_reg[10]_3 (p_0_out),
        .\q0_reg[4]_0 (ilb_table_U_n_72),
        .\q0_reg[4]_1 (ilb_table_U_n_128),
        .\q0_reg[5]_0 (ilb_table_U_n_130),
        .\q0_reg[6]_0 (ilb_table_U_n_76),
        .\q0_reg[6]_1 (ilb_table_U_n_77),
        .\q0_reg[6]_2 (ilb_table_U_n_131),
        .\q0_reg[6]_3 (ilb_table_U_n_132),
        .\q0_reg[6]_4 (ilb_table_U_n_133),
        .\q0_reg[7]_0 (ilb_table_U_n_74),
        .\q0_reg[8]_0 (ilb_table_U_n_62),
        .\q0_reg[8]_1 (ilb_table_U_n_75),
        .\q0_reg[8]_2 (ilb_table_U_n_127),
        .sext_ln512_fu_1516_p1(sext_ln512_fu_1516_p1[11:0]),
        .sext_ln512_fu_992_p1(sext_ln512_fu_992_p1[11:0]),
        .sext_ln618_fu_1709_p1(sext_ln618_fu_1709_p1),
        .sext_ln618_fu_2367_p1(sext_ln618_fu_2367_p1),
        .\trunc_ln15_reg_2828_reg[0] (grp_decode_fu_519_dec_detl_o[8]),
        .\trunc_ln15_reg_2828_reg[3]_i_12_0 (dec_nbl),
        .\trunc_ln522_1_reg_3355_reg[0] (grp_encode_fu_453_deth_o[8:4]),
        .\trunc_ln522_1_reg_3355_reg[1] (ilb_table_U_n_79),
        .\trunc_ln522_2_reg_2961_reg[0] (grp_decode_fu_519_dec_deth_o[8:4]),
        .\trunc_ln522_2_reg_2961_reg[1] (ilb_table_U_n_135));
  FDRE \in_data_load_1_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[0]),
        .Q(in_data_load_1_reg_1106[0]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[10]),
        .Q(in_data_load_1_reg_1106[10]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[11]),
        .Q(in_data_load_1_reg_1106[11]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[12]),
        .Q(in_data_load_1_reg_1106[12]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[13]),
        .Q(in_data_load_1_reg_1106[13]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[14]),
        .Q(in_data_load_1_reg_1106[14]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[15]),
        .Q(in_data_load_1_reg_1106[15]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[16]),
        .Q(in_data_load_1_reg_1106[16]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[17]),
        .Q(in_data_load_1_reg_1106[17]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[18]),
        .Q(in_data_load_1_reg_1106[18]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[19]),
        .Q(in_data_load_1_reg_1106[19]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[1]),
        .Q(in_data_load_1_reg_1106[1]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[20]),
        .Q(in_data_load_1_reg_1106[20]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[21]),
        .Q(in_data_load_1_reg_1106[21]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[22]),
        .Q(in_data_load_1_reg_1106[22]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[23]),
        .Q(in_data_load_1_reg_1106[23]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[24]),
        .Q(in_data_load_1_reg_1106[24]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[25]),
        .Q(in_data_load_1_reg_1106[25]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[26]),
        .Q(in_data_load_1_reg_1106[26]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[27]),
        .Q(in_data_load_1_reg_1106[27]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[28]),
        .Q(in_data_load_1_reg_1106[28]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[29]),
        .Q(in_data_load_1_reg_1106[29]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[2]),
        .Q(in_data_load_1_reg_1106[2]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[30]),
        .Q(in_data_load_1_reg_1106[30]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[31]),
        .Q(in_data_load_1_reg_1106[31]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[3]),
        .Q(in_data_load_1_reg_1106[3]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[4]),
        .Q(in_data_load_1_reg_1106[4]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[5]),
        .Q(in_data_load_1_reg_1106[5]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[6]),
        .Q(in_data_load_1_reg_1106[6]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[7]),
        .Q(in_data_load_1_reg_1106[7]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[8]),
        .Q(in_data_load_1_reg_1106[8]),
        .R(1'b0));
  FDRE \in_data_load_1_reg_1106_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q0[9]),
        .Q(in_data_load_1_reg_1106[9]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[0]),
        .Q(in_data_load_reg_1101[0]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[10]),
        .Q(in_data_load_reg_1101[10]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[11]),
        .Q(in_data_load_reg_1101[11]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[12]),
        .Q(in_data_load_reg_1101[12]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[13]),
        .Q(in_data_load_reg_1101[13]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[14]),
        .Q(in_data_load_reg_1101[14]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[15]),
        .Q(in_data_load_reg_1101[15]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[16]),
        .Q(in_data_load_reg_1101[16]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[17]),
        .Q(in_data_load_reg_1101[17]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[18]),
        .Q(in_data_load_reg_1101[18]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[19]),
        .Q(in_data_load_reg_1101[19]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[1]),
        .Q(in_data_load_reg_1101[1]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[20]),
        .Q(in_data_load_reg_1101[20]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[21]),
        .Q(in_data_load_reg_1101[21]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[22]),
        .Q(in_data_load_reg_1101[22]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[23]),
        .Q(in_data_load_reg_1101[23]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[24]),
        .Q(in_data_load_reg_1101[24]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[25]),
        .Q(in_data_load_reg_1101[25]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[26]),
        .Q(in_data_load_reg_1101[26]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[27]),
        .Q(in_data_load_reg_1101[27]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[28]),
        .Q(in_data_load_reg_1101[28]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[29]),
        .Q(in_data_load_reg_1101[29]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[2]),
        .Q(in_data_load_reg_1101[2]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[30]),
        .Q(in_data_load_reg_1101[30]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[31]),
        .Q(in_data_load_reg_1101[31]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[3]),
        .Q(in_data_load_reg_1101[3]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[4]),
        .Q(in_data_load_reg_1101[4]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[5]),
        .Q(in_data_load_reg_1101[5]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[6]),
        .Q(in_data_load_reg_1101[6]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[7]),
        .Q(in_data_load_reg_1101[7]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[8]),
        .Q(in_data_load_reg_1101[8]),
        .R(1'b0));
  FDRE \in_data_load_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_data_q1[9]),
        .Q(in_data_load_reg_1101[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[0] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[0]),
        .Q(nbh[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[10] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[10]),
        .Q(nbh[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[11] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[11]),
        .Q(nbh[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[12] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[12]),
        .Q(nbh[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[13] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[13]),
        .Q(nbh[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[14] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[14]),
        .Q(nbh[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[1] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[1]),
        .Q(nbh[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[2] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[2]),
        .Q(nbh[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[3] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[3]),
        .Q(nbh[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[4] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[4]),
        .Q(nbh[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[5] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[5]),
        .Q(nbh[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[6] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[6]),
        .Q(nbh[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[7] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[7]),
        .Q(nbh[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[8] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[8]),
        .Q(nbh[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbh_reg[9] 
       (.C(ap_clk),
        .CE(nbh0),
        .D(grp_encode_fu_453_nbh_o[9]),
        .Q(nbh[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[0] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[0]),
        .Q(nbl[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[10] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[10]),
        .Q(nbl[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[11] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[11]),
        .Q(nbl[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[12] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[12]),
        .Q(nbl[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[13] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[13]),
        .Q(nbl[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[14] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[14]),
        .Q(nbl[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[1] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[1]),
        .Q(nbl[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[2] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[2]),
        .Q(nbl[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[3] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[3]),
        .Q(nbl[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[4] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[4]),
        .Q(nbl[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[5] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[5]),
        .Q(nbl[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[6] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[6]),
        .Q(nbl[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[7] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[7]),
        .Q(nbl[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[8] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[8]),
        .Q(nbl[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \nbl_reg[9] 
       (.C(ap_clk),
        .CE(nbl0),
        .D(grp_encode_fu_453_nbl_o[9]),
        .Q(nbl[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[0] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[0]),
        .Q(ph1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[10] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[10]),
        .Q(ph1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[11] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[11]),
        .Q(ph1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[12] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[12]),
        .Q(ph1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[13] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[13]),
        .Q(ph1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[14] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[14]),
        .Q(ph1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[15] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[15]),
        .Q(ph1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[16] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[16]),
        .Q(ph1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[17] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[17]),
        .Q(ph1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[18] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[18]),
        .Q(ph1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[19] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[19]),
        .Q(ph1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[1] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[1]),
        .Q(ph1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[20] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[20]),
        .Q(ph1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[21] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[21]),
        .Q(ph1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[22] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[22]),
        .Q(ph1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[23] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[23]),
        .Q(ph1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[24] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[24]),
        .Q(ph1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[25] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[25]),
        .Q(ph1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[26] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[26]),
        .Q(ph1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[27] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[27]),
        .Q(ph1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[28] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[28]),
        .Q(ph1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[29] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[29]),
        .Q(ph1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[2] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[2]),
        .Q(ph1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[30] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[30]),
        .Q(ph1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[31] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[31]),
        .Q(ph1[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[3] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[3]),
        .Q(ph1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[4] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[4]),
        .Q(ph1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[5] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[5]),
        .Q(ph1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[6] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[6]),
        .Q(ph1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[7] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[7]),
        .Q(ph1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[8] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[8]),
        .Q(ph1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph1_reg[9] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln317_reg_3380[9]),
        .Q(ph1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[0] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[0]),
        .Q(ph2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[10] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[10]),
        .Q(ph2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[11] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[11]),
        .Q(ph2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[12] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[12]),
        .Q(ph2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[13] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[13]),
        .Q(ph2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[14] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[14]),
        .Q(ph2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[15] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[15]),
        .Q(ph2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[16] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[16]),
        .Q(ph2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[17] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[17]),
        .Q(ph2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[18] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[18]),
        .Q(ph2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[19] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[19]),
        .Q(ph2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[1] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[1]),
        .Q(ph2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[20] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[20]),
        .Q(ph2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[21] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[21]),
        .Q(ph2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[22] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[22]),
        .Q(ph2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[23] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[23]),
        .Q(ph2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[24] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[24]),
        .Q(ph2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[25] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[25]),
        .Q(ph2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[26] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[26]),
        .Q(ph2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[27] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[27]),
        .Q(ph2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[28] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[28]),
        .Q(ph2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[29] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[29]),
        .Q(ph2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[2] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[2]),
        .Q(ph2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[30] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[30]),
        .Q(ph2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[31] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[31]),
        .Q(ph2[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[3] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[3]),
        .Q(ph2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[4] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[4]),
        .Q(ph2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[5] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[5]),
        .Q(ph2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[6] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[6]),
        .Q(ph2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[7] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[7]),
        .Q(ph2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[8] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[8]),
        .Q(ph2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \ph2_reg[9] 
       (.C(ap_clk),
        .CE(rh10),
        .D(ph1[9]),
        .Q(ph2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[0] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[0]),
        .Q(plt1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[10] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[10]),
        .Q(plt1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[11] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[11]),
        .Q(plt1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[12] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[12]),
        .Q(plt1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[13] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[13]),
        .Q(plt1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[14] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[14]),
        .Q(plt1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[15] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[15]),
        .Q(plt1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[16] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[16]),
        .Q(plt1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[17] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[17]),
        .Q(plt1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[18] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[18]),
        .Q(plt1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[19] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[19]),
        .Q(plt1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[1] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[1]),
        .Q(plt1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[20] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[20]),
        .Q(plt1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[21] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[21]),
        .Q(plt1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[22] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[22]),
        .Q(plt1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[23] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[23]),
        .Q(plt1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[24] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[24]),
        .Q(plt1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[25] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[25]),
        .Q(plt1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[26] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[26]),
        .Q(plt1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[27] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[27]),
        .Q(plt1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[28] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[28]),
        .Q(plt1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[29] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[29]),
        .Q(plt1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[2] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[2]),
        .Q(plt1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[30] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[30]),
        .Q(plt1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[31] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[31]),
        .Q(plt1[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[3] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[3]),
        .Q(plt1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[4] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[4]),
        .Q(plt1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[5] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[5]),
        .Q(plt1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[6] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[6]),
        .Q(plt1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[7] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[7]),
        .Q(plt1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[8] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[8]),
        .Q(plt1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt1_reg[9] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln290_reg_3221[9]),
        .Q(plt1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[0] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[0]),
        .Q(plt2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[10] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[10]),
        .Q(plt2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[11] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[11]),
        .Q(plt2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[12] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[12]),
        .Q(plt2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[13] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[13]),
        .Q(plt2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[14] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[14]),
        .Q(plt2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[15] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[15]),
        .Q(plt2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[16] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[16]),
        .Q(plt2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[17] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[17]),
        .Q(plt2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[18] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[18]),
        .Q(plt2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[19] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[19]),
        .Q(plt2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[1] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[1]),
        .Q(plt2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[20] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[20]),
        .Q(plt2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[21] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[21]),
        .Q(plt2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[22] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[22]),
        .Q(plt2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[23] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[23]),
        .Q(plt2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[24] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[24]),
        .Q(plt2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[25] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[25]),
        .Q(plt2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[26] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[26]),
        .Q(plt2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[27] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[27]),
        .Q(plt2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[28] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[28]),
        .Q(plt2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[29] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[29]),
        .Q(plt2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[2] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[2]),
        .Q(plt2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[30] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[30]),
        .Q(plt2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[31] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[31]),
        .Q(plt2[31]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[3] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[3]),
        .Q(plt2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[4] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[4]),
        .Q(plt2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[5] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[5]),
        .Q(plt2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[6] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[6]),
        .Q(plt2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[7] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[7]),
        .Q(plt2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[8] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[8]),
        .Q(plt2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \plt2_reg[9] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(plt1[9]),
        .Q(plt2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[0] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[0]),
        .Q(rh1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[10] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[10]),
        .Q(rh1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[11] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[11]),
        .Q(rh1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[12] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[12]),
        .Q(rh1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[13] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[13]),
        .Q(rh1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[14] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[14]),
        .Q(rh1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[15] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[15]),
        .Q(rh1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[16] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[16]),
        .Q(rh1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[17] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[17]),
        .Q(rh1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[18] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[18]),
        .Q(rh1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[19] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[19]),
        .Q(rh1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[1] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[1]),
        .Q(rh1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[20] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[20]),
        .Q(rh1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[21] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[21]),
        .Q(rh1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[22] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[22]),
        .Q(rh1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[23] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[23]),
        .Q(rh1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[24] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[24]),
        .Q(rh1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[25] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[25]),
        .Q(rh1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[26] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[26]),
        .Q(rh1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[27] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[27]),
        .Q(rh1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[28] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[28]),
        .Q(rh1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[29] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[29]),
        .Q(rh1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[2] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[2]),
        .Q(rh1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[30] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[30]),
        .Q(rh1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[3] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[3]),
        .Q(rh1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[4] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[4]),
        .Q(rh1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[5] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[5]),
        .Q(rh1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[6] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[6]),
        .Q(rh1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[7] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[7]),
        .Q(rh1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[8] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[8]),
        .Q(rh1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh1_reg[9] 
       (.C(ap_clk),
        .CE(rh10),
        .D(add_ln321_fu_2709_p2[9]),
        .Q(rh1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[0] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[0]),
        .Q(rh2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[10] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[10]),
        .Q(rh2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[11] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[11]),
        .Q(rh2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[12] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[12]),
        .Q(rh2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[13] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[13]),
        .Q(rh2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[14] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[14]),
        .Q(rh2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[15] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[15]),
        .Q(rh2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[16] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[16]),
        .Q(rh2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[17] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[17]),
        .Q(rh2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[18] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[18]),
        .Q(rh2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[19] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[19]),
        .Q(rh2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[1] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[1]),
        .Q(rh2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[20] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[20]),
        .Q(rh2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[21] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[21]),
        .Q(rh2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[22] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[22]),
        .Q(rh2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[23] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[23]),
        .Q(rh2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[24] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[24]),
        .Q(rh2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[25] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[25]),
        .Q(rh2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[26] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[26]),
        .Q(rh2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[27] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[27]),
        .Q(rh2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[28] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[28]),
        .Q(rh2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[29] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[29]),
        .Q(rh2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[2] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[2]),
        .Q(rh2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[30] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[30]),
        .Q(rh2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[3] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[3]),
        .Q(rh2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[4] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[4]),
        .Q(rh2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[5] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[5]),
        .Q(rh2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[6] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[6]),
        .Q(rh2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[7] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[7]),
        .Q(rh2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[8] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[8]),
        .Q(rh2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rh2_reg[9] 
       (.C(ap_clk),
        .CE(rh10),
        .D(rh1[9]),
        .Q(rh2[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[0] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[0]),
        .Q(rlt1[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[10] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[10]),
        .Q(rlt1[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[11] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[11]),
        .Q(rlt1[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[12] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[12]),
        .Q(rlt1[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[13] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[13]),
        .Q(rlt1[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[14] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[14]),
        .Q(rlt1[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[15] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[15]),
        .Q(rlt1[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[16] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[16]),
        .Q(rlt1[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[17] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[17]),
        .Q(rlt1[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[18] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[18]),
        .Q(rlt1[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[19] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[19]),
        .Q(rlt1[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[1] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[1]),
        .Q(rlt1[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[20] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[20]),
        .Q(rlt1[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[21] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[21]),
        .Q(rlt1[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[22] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[22]),
        .Q(rlt1[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[23] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[23]),
        .Q(rlt1[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[24] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[24]),
        .Q(rlt1[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[25] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[25]),
        .Q(rlt1[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[26] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[26]),
        .Q(rlt1[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[27] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[27]),
        .Q(rlt1[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[28] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[28]),
        .Q(rlt1[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[29] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[29]),
        .Q(rlt1[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[2] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[2]),
        .Q(rlt1[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[30] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[30]),
        .Q(rlt1[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[3] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[3]),
        .Q(rlt1[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[4] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[4]),
        .Q(rlt1[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[5] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[5]),
        .Q(rlt1[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[6] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[6]),
        .Q(rlt1[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[7] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[7]),
        .Q(rlt1[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[8] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[8]),
        .Q(rlt1[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt1_reg[9] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(add_ln294_fu_1831_p2[9]),
        .Q(rlt1[9]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[0] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[0]),
        .Q(rlt2[0]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[10] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[10]),
        .Q(rlt2[10]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[11] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[11]),
        .Q(rlt2[11]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[12] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[12]),
        .Q(rlt2[12]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[13] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[13]),
        .Q(rlt2[13]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[14] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[14]),
        .Q(rlt2[14]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[15] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[15]),
        .Q(rlt2[15]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[16] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[16]),
        .Q(rlt2[16]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[17] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[17]),
        .Q(rlt2[17]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[18] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[18]),
        .Q(rlt2[18]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[19] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[19]),
        .Q(rlt2[19]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[1] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[1]),
        .Q(rlt2[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[20] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[20]),
        .Q(rlt2[20]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[21] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[21]),
        .Q(rlt2[21]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[22] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[22]),
        .Q(rlt2[22]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[23] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[23]),
        .Q(rlt2[23]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[24] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[24]),
        .Q(rlt2[24]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[25] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[25]),
        .Q(rlt2[25]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[26] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[26]),
        .Q(rlt2[26]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[27] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[27]),
        .Q(rlt2[27]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[28] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[28]),
        .Q(rlt2[28]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[29] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[29]),
        .Q(rlt2[29]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[2] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[2]),
        .Q(rlt2[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[30] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[30]),
        .Q(rlt2[30]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[3] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[3]),
        .Q(rlt2[3]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[4] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[4]),
        .Q(rlt2[4]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[5] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[5]),
        .Q(rlt2[5]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[6] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[6]),
        .Q(rlt2[6]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[7] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[7]),
        .Q(rlt2[7]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[8] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[8]),
        .Q(rlt2[8]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \rlt2_reg[9] 
       (.C(ap_clk),
        .CE(rlt10),
        .D(rlt1[9]),
        .Q(rlt2[9]),
        .R(ap_NS_fsm15_out));
  bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W tqmf_U
       (.ADDRARDADDR(grp_encode_fu_453_tqmf_address1),
        .ADDRBWRADDR(tqmf_address0),
        .DOUTADOUT(tqmf_q1),
        .DOUTBDOUT(tqmf_q0),
        .E(tqmf_we01),
        .O(tqmf_U_n_138),
        .Q(in_data_load_reg_1101),
        .WEA(tqmf_we1),
        .WEBWE(tqmf_we0),
        .ap_clk(ap_clk),
        .\i_23_fu_212_reg[0] (i_23_fu_212_reg),
        .\i_23_fu_212_reg[0]_0 (ap_CS_fsm_state4),
        .ram_reg_bram_0_0(ap_CS_fsm_state7_1),
        .ram_reg_bram_0_1(in_data_load_1_reg_1106),
        .sext_ln244_fu_875_p1(sext_ln244_fu_875_p1),
        .tqmf_ce0(tqmf_ce0),
        .tqmf_ce1(tqmf_ce1));
  FDRE \trunc_ln225_reg_1124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[2]),
        .Q(trunc_ln225_reg_1124[2]),
        .R(1'b0));
  FDRE \trunc_ln225_reg_1124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[3]),
        .Q(trunc_ln225_reg_1124[3]),
        .R(1'b0));
  FDRE \trunc_ln225_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[4]),
        .Q(trunc_ln225_reg_1124[4]),
        .R(1'b0));
  FDRE \trunc_ln225_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[5]),
        .Q(trunc_ln225_reg_1124[5]),
        .R(1'b0));
  FDRE \trunc_ln225_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[6]),
        .Q(trunc_ln225_reg_1124[6]),
        .R(1'b0));
  FDRE \trunc_ln225_reg_1124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(encoded_q0[7]),
        .Q(trunc_ln225_reg_1124[7]),
        .R(1'b0));
  bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R wl_code_table_U
       (.D(grp_encode_fu_453_nbl_o),
        .DI(ilb_table_U_n_43),
        .E(wl_code_table_ce0),
        .ap_clk(ap_clk),
        .\dec_nbl_reg[0] (ilb_table_U_n_108),
        .\dec_nbl_reg[0]_0 ({ilb_table_U_n_154,ilb_table_U_n_155,ilb_table_U_n_156}),
        .\nbl_reg[0] ({ilb_table_U_n_98,ilb_table_U_n_99,ilb_table_U_n_100}),
        .\q0_reg[11]_0 (select_ln515_fu_1560_p3__0),
        .\q0_reg[11]_1 (wl_code_table_U_n_44),
        .\q0_reg[11]_10 (wl_code_table_U_n_72),
        .\q0_reg[11]_11 (wl_code_table_U_n_73),
        .\q0_reg[11]_12 (wl_code_table_U_n_74),
        .\q0_reg[11]_13 (grp_decode_fu_519_dec_nbl_o),
        .\q0_reg[11]_2 (wl_code_table_U_n_45),
        .\q0_reg[11]_3 (wl_code_table_U_n_46),
        .\q0_reg[11]_4 (wl_code_table_U_n_47),
        .\q0_reg[11]_5 (wl_code_table_U_n_48),
        .\q0_reg[11]_6 (wl_code_table_U_n_49),
        .\q0_reg[11]_7 (select_ln515_fu_1036_p3__0),
        .\q0_reg[11]_8 (wl_code_table_U_n_70),
        .\q0_reg[11]_9 (wl_code_table_U_n_71),
        .\q0_reg[12]_0 ({grp_encode_fu_453_n_469,grp_encode_fu_453_n_470,grp_encode_fu_453_n_471,grp_encode_fu_453_n_472,grp_encode_fu_453_n_473,grp_encode_fu_453_n_474,grp_encode_fu_453_n_475,grp_encode_fu_453_n_476,grp_encode_fu_453_n_477,grp_encode_fu_453_n_478,grp_encode_fu_453_n_479}),
        .sext_ln512_fu_1516_p1(sext_ln512_fu_1516_p1),
        .sext_ln512_fu_992_p1(sext_ln512_fu_992_p1),
        .\trunc_ln15_reg_2828[2]_i_8_0 (wl_code_table_U_n_69));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[0] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[0]),
        .Q(decoded_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[10] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[10]),
        .Q(decoded_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[11] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[11]),
        .Q(decoded_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[12] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[12]),
        .Q(decoded_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[13] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[13]),
        .Q(decoded_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[14] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[14]),
        .Q(decoded_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[15] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[15]),
        .Q(decoded_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[16] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[16]),
        .Q(decoded_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[17] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[17]),
        .Q(decoded_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[18] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[18]),
        .Q(decoded_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[19] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[19]),
        .Q(decoded_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[1] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[1]),
        .Q(decoded_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[20] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[20]),
        .Q(decoded_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[21] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[21]),
        .Q(decoded_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[22] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[22]),
        .Q(decoded_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[23] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[23]),
        .Q(decoded_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[24] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[24]),
        .Q(decoded_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[25] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[25]),
        .Q(decoded_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[26] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[26]),
        .Q(decoded_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[27] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[27]),
        .Q(decoded_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[28] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[28]),
        .Q(decoded_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[29] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[29]),
        .Q(decoded_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[2] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[2]),
        .Q(decoded_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[30] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[30]),
        .Q(decoded_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[31] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[31]),
        .Q(decoded_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[3] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[3]),
        .Q(decoded_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[4] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[4]),
        .Q(decoded_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[5] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[5]),
        .Q(decoded_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[6] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[6]),
        .Q(decoded_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[7] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[7]),
        .Q(decoded_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[8] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[8]),
        .Q(decoded_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout1_reg[9] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout1[9]),
        .Q(decoded_d1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[0] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[0]),
        .Q(decoded_d0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[10] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[10]),
        .Q(decoded_d0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[11] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[11]),
        .Q(decoded_d0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[12] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[12]),
        .Q(decoded_d0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[13] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[13]),
        .Q(decoded_d0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[14] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[14]),
        .Q(decoded_d0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[15] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[15]),
        .Q(decoded_d0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[16] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[16]),
        .Q(decoded_d0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[17] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[17]),
        .Q(decoded_d0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[18] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[18]),
        .Q(decoded_d0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[19] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[19]),
        .Q(decoded_d0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[1] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[1]),
        .Q(decoded_d0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[20] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[20]),
        .Q(decoded_d0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[21] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[21]),
        .Q(decoded_d0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[22] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[22]),
        .Q(decoded_d0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[23] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[23]),
        .Q(decoded_d0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[24] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[24]),
        .Q(decoded_d0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[25] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[25]),
        .Q(decoded_d0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[26] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[26]),
        .Q(decoded_d0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[27] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[27]),
        .Q(decoded_d0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[28] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[28]),
        .Q(decoded_d0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[29] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[29]),
        .Q(decoded_d0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[2] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[2]),
        .Q(decoded_d0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[30] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[30]),
        .Q(decoded_d0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[31] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[31]),
        .Q(decoded_d0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[3] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[3]),
        .Q(decoded_d0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[4] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[4]),
        .Q(decoded_d0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[5] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[5]),
        .Q(decoded_d0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[6] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[6]),
        .Q(decoded_d0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[7] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[7]),
        .Q(decoded_d0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[8] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[8]),
        .Q(decoded_d0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xout2_reg[9] 
       (.C(ap_clk),
        .CE(xout20),
        .D(grp_decode_fu_519_xout2[9]),
        .Q(decoded_d0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adpcm_main_accumc_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W
   (E,
    q0,
    Q,
    \i_24_fu_216_reg[0] ,
    CEB2,
    ap_clk,
    d0,
    p_0_in,
    accumd_address0);
  output [0:0]E;
  output [31:0]q0;
  input [3:0]Q;
  input [0:0]\i_24_fu_216_reg[0] ;
  input CEB2;
  input ap_clk;
  input [31:0]d0;
  input p_0_in;
  input [3:0]accumd_address0;

  wire CEB2;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]accumd_address0;
  wire ap_clk;
  wire [31:0]d0;
  wire [0:0]\i_24_fu_216_reg[0] ;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;

  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_24_fu_216[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\i_24_fu_216_reg[0] ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[27]),
        .O(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[28]),
        .O(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[29]),
        .O(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[30]),
        .O(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[31]),
        .O(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "adpcm_main_accumc_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0
   (q0,
    DI,
    D,
    CO,
    S,
    q00,
    xa2_2_fu_334_reg,
    CEB2,
    ap_clk,
    d0,
    p_0_in,
    accumd_address0);
  output [31:0]q0;
  output [2:0]DI;
  output [19:0]D;
  output [0:0]CO;
  output [1:0]S;
  output [31:0]q00;
  input [33:0]xa2_2_fu_334_reg;
  input CEB2;
  input ap_clk;
  input [31:0]d0;
  input p_0_in;
  input [3:0]accumd_address0;

  wire CEB2;
  wire [0:0]CO;
  wire [19:0]D;
  wire [2:0]DI;
  wire [1:0]S;
  wire [3:0]accumd_address0;
  wire ap_clk;
  wire [31:0]d0;
  wire [33:2]\grp_decode_fu_519/sub_ln396_fu_2636_p2 ;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [33:0]xa2_2_fu_334_reg;
  wire \xout2[11]_i_10_n_40 ;
  wire \xout2[11]_i_11_n_40 ;
  wire \xout2[11]_i_12_n_40 ;
  wire \xout2[11]_i_13_n_40 ;
  wire \xout2[11]_i_14_n_40 ;
  wire \xout2[11]_i_15_n_40 ;
  wire \xout2[11]_i_16_n_40 ;
  wire \xout2[11]_i_17_n_40 ;
  wire \xout2[11]_i_18_n_40 ;
  wire \xout2[11]_i_3_n_40 ;
  wire \xout2[11]_i_4_n_40 ;
  wire \xout2[11]_i_5_n_40 ;
  wire \xout2[11]_i_6_n_40 ;
  wire \xout2[11]_i_7_n_40 ;
  wire \xout2[11]_i_8_n_40 ;
  wire \xout2[11]_i_9_n_40 ;
  wire \xout2[19]_i_10_n_40 ;
  wire \xout2[19]_i_11_n_40 ;
  wire \xout2[19]_i_12_n_40 ;
  wire \xout2[19]_i_13_n_40 ;
  wire \xout2[19]_i_14_n_40 ;
  wire \xout2[19]_i_15_n_40 ;
  wire \xout2[19]_i_16_n_40 ;
  wire \xout2[19]_i_17_n_40 ;
  wire \xout2[19]_i_18_n_40 ;
  wire \xout2[19]_i_3_n_40 ;
  wire \xout2[19]_i_4_n_40 ;
  wire \xout2[19]_i_5_n_40 ;
  wire \xout2[19]_i_6_n_40 ;
  wire \xout2[19]_i_7_n_40 ;
  wire \xout2[19]_i_8_n_40 ;
  wire \xout2[19]_i_9_n_40 ;
  wire \xout2[27]_i_11_n_40 ;
  wire \xout2[27]_i_12_n_40 ;
  wire \xout2[27]_i_13_n_40 ;
  wire \xout2[3]_i_10_n_40 ;
  wire \xout2[3]_i_11_n_40 ;
  wire \xout2[3]_i_13_n_40 ;
  wire \xout2[3]_i_14_n_40 ;
  wire \xout2[3]_i_15_n_40 ;
  wire \xout2[3]_i_16_n_40 ;
  wire \xout2[3]_i_17_n_40 ;
  wire \xout2[3]_i_18_n_40 ;
  wire \xout2[3]_i_19_n_40 ;
  wire \xout2[3]_i_20_n_40 ;
  wire \xout2[3]_i_21_n_40 ;
  wire \xout2[3]_i_22_n_40 ;
  wire \xout2[3]_i_23_n_40 ;
  wire \xout2[3]_i_24_n_40 ;
  wire \xout2[3]_i_25_n_40 ;
  wire \xout2[3]_i_26_n_40 ;
  wire \xout2[3]_i_27_n_40 ;
  wire \xout2[3]_i_28_n_40 ;
  wire \xout2[3]_i_29_n_40 ;
  wire \xout2[3]_i_30_n_40 ;
  wire \xout2[3]_i_31_n_40 ;
  wire \xout2[3]_i_32_n_40 ;
  wire \xout2[3]_i_33_n_40 ;
  wire \xout2[3]_i_34_n_40 ;
  wire \xout2[3]_i_35_n_40 ;
  wire \xout2[3]_i_4_n_40 ;
  wire \xout2[3]_i_5_n_40 ;
  wire \xout2[3]_i_6_n_40 ;
  wire \xout2[3]_i_7_n_40 ;
  wire \xout2[3]_i_8_n_40 ;
  wire \xout2[3]_i_9_n_40 ;
  wire \xout2_reg[11]_i_1_n_40 ;
  wire \xout2_reg[11]_i_1_n_41 ;
  wire \xout2_reg[11]_i_1_n_42 ;
  wire \xout2_reg[11]_i_1_n_43 ;
  wire \xout2_reg[11]_i_1_n_44 ;
  wire \xout2_reg[11]_i_1_n_45 ;
  wire \xout2_reg[11]_i_1_n_46 ;
  wire \xout2_reg[11]_i_1_n_47 ;
  wire \xout2_reg[11]_i_2_n_40 ;
  wire \xout2_reg[11]_i_2_n_41 ;
  wire \xout2_reg[11]_i_2_n_42 ;
  wire \xout2_reg[11]_i_2_n_43 ;
  wire \xout2_reg[11]_i_2_n_44 ;
  wire \xout2_reg[11]_i_2_n_45 ;
  wire \xout2_reg[11]_i_2_n_46 ;
  wire \xout2_reg[11]_i_2_n_47 ;
  wire \xout2_reg[19]_i_1_n_41 ;
  wire \xout2_reg[19]_i_1_n_42 ;
  wire \xout2_reg[19]_i_1_n_43 ;
  wire \xout2_reg[19]_i_1_n_44 ;
  wire \xout2_reg[19]_i_1_n_45 ;
  wire \xout2_reg[19]_i_1_n_46 ;
  wire \xout2_reg[19]_i_1_n_47 ;
  wire \xout2_reg[19]_i_2_n_40 ;
  wire \xout2_reg[19]_i_2_n_41 ;
  wire \xout2_reg[19]_i_2_n_42 ;
  wire \xout2_reg[19]_i_2_n_43 ;
  wire \xout2_reg[19]_i_2_n_44 ;
  wire \xout2_reg[19]_i_2_n_45 ;
  wire \xout2_reg[19]_i_2_n_46 ;
  wire \xout2_reg[19]_i_2_n_47 ;
  wire \xout2_reg[27]_i_2_n_46 ;
  wire \xout2_reg[27]_i_2_n_47 ;
  wire \xout2_reg[3]_i_12_n_40 ;
  wire \xout2_reg[3]_i_12_n_41 ;
  wire \xout2_reg[3]_i_12_n_42 ;
  wire \xout2_reg[3]_i_12_n_43 ;
  wire \xout2_reg[3]_i_12_n_44 ;
  wire \xout2_reg[3]_i_12_n_45 ;
  wire \xout2_reg[3]_i_12_n_46 ;
  wire \xout2_reg[3]_i_12_n_47 ;
  wire \xout2_reg[3]_i_1_n_40 ;
  wire \xout2_reg[3]_i_1_n_41 ;
  wire \xout2_reg[3]_i_1_n_42 ;
  wire \xout2_reg[3]_i_1_n_43 ;
  wire \xout2_reg[3]_i_1_n_44 ;
  wire \xout2_reg[3]_i_1_n_45 ;
  wire \xout2_reg[3]_i_1_n_46 ;
  wire \xout2_reg[3]_i_1_n_47 ;
  wire \xout2_reg[3]_i_2_n_40 ;
  wire \xout2_reg[3]_i_2_n_41 ;
  wire \xout2_reg[3]_i_2_n_42 ;
  wire \xout2_reg[3]_i_2_n_43 ;
  wire \xout2_reg[3]_i_2_n_44 ;
  wire \xout2_reg[3]_i_2_n_45 ;
  wire \xout2_reg[3]_i_2_n_46 ;
  wire \xout2_reg[3]_i_2_n_47 ;
  wire \xout2_reg[3]_i_3_n_40 ;
  wire \xout2_reg[3]_i_3_n_41 ;
  wire \xout2_reg[3]_i_3_n_42 ;
  wire \xout2_reg[3]_i_3_n_43 ;
  wire \xout2_reg[3]_i_3_n_44 ;
  wire \xout2_reg[3]_i_3_n_45 ;
  wire \xout2_reg[3]_i_3_n_46 ;
  wire \xout2_reg[3]_i_3_n_47 ;
  wire [7:2]\NLW_xout2_reg[27]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_xout2_reg[27]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xout2_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_xout2_reg[3]_i_12_O_UNCONNECTED ;
  wire [7:0]\NLW_xout2_reg[3]_i_2_O_UNCONNECTED ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[16]),
        .O(q00[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[17]),
        .O(q00[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[18]),
        .O(q00[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[19]),
        .O(q00[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[20]),
        .O(q00[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[21]),
        .O(q00[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[22]),
        .O(q00[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_23_23
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[23]),
        .O(q00[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_24_24
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[24]),
        .O(q00[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_25_25
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[25]),
        .O(q00[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_26_26
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[26]),
        .O(q00[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_27_27
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[27]),
        .O(q00[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_28_28
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[28]),
        .O(q00[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_29_29
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[29]),
        .O(q00[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_30_30
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[30]),
        .O(q00[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_31_31
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[31]),
        .O(q00[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "352" *) 
  (* RTL_RAM_NAME = "accumd_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "10" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(accumd_address0[0]),
        .A1(accumd_address0[1]),
        .A2(accumd_address0[2]),
        .A3(accumd_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_10 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [18]),
        .I1(xa2_2_fu_334_reg[16]),
        .O(\xout2[11]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_11 
       (.I0(q0[20]),
        .I1(q0[22]),
        .O(\xout2[11]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_12 
       (.I0(q0[19]),
        .I1(q0[21]),
        .O(\xout2[11]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_13 
       (.I0(q0[18]),
        .I1(q0[20]),
        .O(\xout2[11]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_14 
       (.I0(q0[17]),
        .I1(q0[19]),
        .O(\xout2[11]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_15 
       (.I0(q0[16]),
        .I1(q0[18]),
        .O(\xout2[11]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_16 
       (.I0(q0[15]),
        .I1(q0[17]),
        .O(\xout2[11]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_17 
       (.I0(q0[14]),
        .I1(q0[16]),
        .O(\xout2[11]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[11]_i_18 
       (.I0(q0[13]),
        .I1(q0[15]),
        .O(\xout2[11]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_3 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [25]),
        .I1(xa2_2_fu_334_reg[23]),
        .O(\xout2[11]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_4 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [24]),
        .I1(xa2_2_fu_334_reg[22]),
        .O(\xout2[11]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_5 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [23]),
        .I1(xa2_2_fu_334_reg[21]),
        .O(\xout2[11]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_6 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [22]),
        .I1(xa2_2_fu_334_reg[20]),
        .O(\xout2[11]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_7 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [21]),
        .I1(xa2_2_fu_334_reg[19]),
        .O(\xout2[11]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_8 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [20]),
        .I1(xa2_2_fu_334_reg[18]),
        .O(\xout2[11]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[11]_i_9 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [19]),
        .I1(xa2_2_fu_334_reg[17]),
        .O(\xout2[11]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_10 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [26]),
        .I1(xa2_2_fu_334_reg[24]),
        .O(\xout2[19]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_11 
       (.I0(q0[28]),
        .I1(q0[30]),
        .O(\xout2[19]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_12 
       (.I0(q0[27]),
        .I1(q0[29]),
        .O(\xout2[19]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_13 
       (.I0(q0[26]),
        .I1(q0[28]),
        .O(\xout2[19]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_14 
       (.I0(q0[25]),
        .I1(q0[27]),
        .O(\xout2[19]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_15 
       (.I0(q0[24]),
        .I1(q0[26]),
        .O(\xout2[19]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_16 
       (.I0(q0[23]),
        .I1(q0[25]),
        .O(\xout2[19]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_17 
       (.I0(q0[22]),
        .I1(q0[24]),
        .O(\xout2[19]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[19]_i_18 
       (.I0(q0[21]),
        .I1(q0[23]),
        .O(\xout2[19]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_3 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [33]),
        .I1(xa2_2_fu_334_reg[31]),
        .O(\xout2[19]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_4 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [32]),
        .I1(xa2_2_fu_334_reg[30]),
        .O(\xout2[19]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_5 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [31]),
        .I1(xa2_2_fu_334_reg[29]),
        .O(\xout2[19]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_6 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [30]),
        .I1(xa2_2_fu_334_reg[28]),
        .O(\xout2[19]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_7 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [29]),
        .I1(xa2_2_fu_334_reg[27]),
        .O(\xout2[19]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_8 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [28]),
        .I1(xa2_2_fu_334_reg[26]),
        .O(\xout2[19]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[19]_i_9 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [27]),
        .I1(xa2_2_fu_334_reg[25]),
        .O(\xout2[19]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[27]_i_10 
       (.I0(DI[0]),
        .I1(xa2_2_fu_334_reg[32]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_11 
       (.I0(q0[30]),
        .I1(q0[31]),
        .O(\xout2[27]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_12 
       (.I0(q0[31]),
        .I1(q0[30]),
        .O(\xout2[27]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_13 
       (.I0(q0[31]),
        .I1(q0[29]),
        .O(\xout2[27]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[27]_i_9 
       (.I0(DI[1]),
        .I1(xa2_2_fu_334_reg[33]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_10 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [11]),
        .I1(xa2_2_fu_334_reg[9]),
        .O(\xout2[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_11 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [10]),
        .I1(xa2_2_fu_334_reg[8]),
        .O(\xout2[3]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_13 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [9]),
        .I1(xa2_2_fu_334_reg[7]),
        .O(\xout2[3]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_14 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [8]),
        .I1(xa2_2_fu_334_reg[6]),
        .O(\xout2[3]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_15 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [7]),
        .I1(xa2_2_fu_334_reg[5]),
        .O(\xout2[3]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_16 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [6]),
        .I1(xa2_2_fu_334_reg[4]),
        .O(\xout2[3]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_17 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [5]),
        .I1(xa2_2_fu_334_reg[3]),
        .O(\xout2[3]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_18 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [4]),
        .I1(xa2_2_fu_334_reg[2]),
        .O(\xout2[3]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_19 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [3]),
        .I1(xa2_2_fu_334_reg[1]),
        .O(\xout2[3]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_20 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [2]),
        .I1(xa2_2_fu_334_reg[0]),
        .O(\xout2[3]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_21 
       (.I0(q0[12]),
        .I1(q0[14]),
        .O(\xout2[3]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_22 
       (.I0(q0[11]),
        .I1(q0[13]),
        .O(\xout2[3]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_23 
       (.I0(q0[10]),
        .I1(q0[12]),
        .O(\xout2[3]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_24 
       (.I0(q0[9]),
        .I1(q0[11]),
        .O(\xout2[3]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_25 
       (.I0(q0[8]),
        .I1(q0[10]),
        .O(\xout2[3]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_26 
       (.I0(q0[7]),
        .I1(q0[9]),
        .O(\xout2[3]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_27 
       (.I0(q0[6]),
        .I1(q0[8]),
        .O(\xout2[3]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_28 
       (.I0(q0[5]),
        .I1(q0[7]),
        .O(\xout2[3]_i_28_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xout2[3]_i_29 
       (.I0(q0[0]),
        .O(\xout2[3]_i_29_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_30 
       (.I0(q0[4]),
        .I1(q0[6]),
        .O(\xout2[3]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_31 
       (.I0(q0[3]),
        .I1(q0[5]),
        .O(\xout2[3]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_32 
       (.I0(q0[2]),
        .I1(q0[4]),
        .O(\xout2[3]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_33 
       (.I0(q0[1]),
        .I1(q0[3]),
        .O(\xout2[3]_i_33_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[3]_i_34 
       (.I0(q0[0]),
        .I1(q0[2]),
        .O(\xout2[3]_i_34_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xout2[3]_i_35 
       (.I0(q0[1]),
        .O(\xout2[3]_i_35_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_4 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [17]),
        .I1(xa2_2_fu_334_reg[15]),
        .O(\xout2[3]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_5 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [16]),
        .I1(xa2_2_fu_334_reg[14]),
        .O(\xout2[3]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_6 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [15]),
        .I1(xa2_2_fu_334_reg[13]),
        .O(\xout2[3]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_7 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [14]),
        .I1(xa2_2_fu_334_reg[12]),
        .O(\xout2[3]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_8 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [13]),
        .I1(xa2_2_fu_334_reg[11]),
        .O(\xout2[3]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout2[3]_i_9 
       (.I0(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [12]),
        .I1(xa2_2_fu_334_reg[10]),
        .O(\xout2[3]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[11]_i_1 
       (.CI(\xout2_reg[3]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[11]_i_1_n_40 ,\xout2_reg[11]_i_1_n_41 ,\xout2_reg[11]_i_1_n_42 ,\xout2_reg[11]_i_1_n_43 ,\xout2_reg[11]_i_1_n_44 ,\xout2_reg[11]_i_1_n_45 ,\xout2_reg[11]_i_1_n_46 ,\xout2_reg[11]_i_1_n_47 }),
        .DI(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [25:18]),
        .O(D[11:4]),
        .S({\xout2[11]_i_3_n_40 ,\xout2[11]_i_4_n_40 ,\xout2[11]_i_5_n_40 ,\xout2[11]_i_6_n_40 ,\xout2[11]_i_7_n_40 ,\xout2[11]_i_8_n_40 ,\xout2[11]_i_9_n_40 ,\xout2[11]_i_10_n_40 }));
  CARRY8 \xout2_reg[11]_i_2 
       (.CI(\xout2_reg[3]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[11]_i_2_n_40 ,\xout2_reg[11]_i_2_n_41 ,\xout2_reg[11]_i_2_n_42 ,\xout2_reg[11]_i_2_n_43 ,\xout2_reg[11]_i_2_n_44 ,\xout2_reg[11]_i_2_n_45 ,\xout2_reg[11]_i_2_n_46 ,\xout2_reg[11]_i_2_n_47 }),
        .DI(q0[20:13]),
        .O(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [24:17]),
        .S({\xout2[11]_i_11_n_40 ,\xout2[11]_i_12_n_40 ,\xout2[11]_i_13_n_40 ,\xout2[11]_i_14_n_40 ,\xout2[11]_i_15_n_40 ,\xout2[11]_i_16_n_40 ,\xout2[11]_i_17_n_40 ,\xout2[11]_i_18_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[19]_i_1 
       (.CI(\xout2_reg[11]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({CO,\xout2_reg[19]_i_1_n_41 ,\xout2_reg[19]_i_1_n_42 ,\xout2_reg[19]_i_1_n_43 ,\xout2_reg[19]_i_1_n_44 ,\xout2_reg[19]_i_1_n_45 ,\xout2_reg[19]_i_1_n_46 ,\xout2_reg[19]_i_1_n_47 }),
        .DI(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [33:26]),
        .O(D[19:12]),
        .S({\xout2[19]_i_3_n_40 ,\xout2[19]_i_4_n_40 ,\xout2[19]_i_5_n_40 ,\xout2[19]_i_6_n_40 ,\xout2[19]_i_7_n_40 ,\xout2[19]_i_8_n_40 ,\xout2[19]_i_9_n_40 ,\xout2[19]_i_10_n_40 }));
  CARRY8 \xout2_reg[19]_i_2 
       (.CI(\xout2_reg[11]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[19]_i_2_n_40 ,\xout2_reg[19]_i_2_n_41 ,\xout2_reg[19]_i_2_n_42 ,\xout2_reg[19]_i_2_n_43 ,\xout2_reg[19]_i_2_n_44 ,\xout2_reg[19]_i_2_n_45 ,\xout2_reg[19]_i_2_n_46 ,\xout2_reg[19]_i_2_n_47 }),
        .DI(q0[28:21]),
        .O(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [32:25]),
        .S({\xout2[19]_i_11_n_40 ,\xout2[19]_i_12_n_40 ,\xout2[19]_i_13_n_40 ,\xout2[19]_i_14_n_40 ,\xout2[19]_i_15_n_40 ,\xout2[19]_i_16_n_40 ,\xout2[19]_i_17_n_40 ,\xout2[19]_i_18_n_40 }));
  CARRY8 \xout2_reg[27]_i_2 
       (.CI(\xout2_reg[19]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xout2_reg[27]_i_2_CO_UNCONNECTED [7:4],DI[2],\NLW_xout2_reg[27]_i_2_CO_UNCONNECTED [2],\xout2_reg[27]_i_2_n_46 ,\xout2_reg[27]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,q0[30],q0[31],q0[29]}),
        .O({\NLW_xout2_reg[27]_i_2_O_UNCONNECTED [7:3],DI[1:0],\grp_decode_fu_519/sub_ln396_fu_2636_p2 [33]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\xout2[27]_i_11_n_40 ,\xout2[27]_i_12_n_40 ,\xout2[27]_i_13_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[3]_i_1 
       (.CI(\xout2_reg[3]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[3]_i_1_n_40 ,\xout2_reg[3]_i_1_n_41 ,\xout2_reg[3]_i_1_n_42 ,\xout2_reg[3]_i_1_n_43 ,\xout2_reg[3]_i_1_n_44 ,\xout2_reg[3]_i_1_n_45 ,\xout2_reg[3]_i_1_n_46 ,\xout2_reg[3]_i_1_n_47 }),
        .DI(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [17:10]),
        .O({D[3:0],\NLW_xout2_reg[3]_i_1_O_UNCONNECTED [3:0]}),
        .S({\xout2[3]_i_4_n_40 ,\xout2[3]_i_5_n_40 ,\xout2[3]_i_6_n_40 ,\xout2[3]_i_7_n_40 ,\xout2[3]_i_8_n_40 ,\xout2[3]_i_9_n_40 ,\xout2[3]_i_10_n_40 ,\xout2[3]_i_11_n_40 }));
  CARRY8 \xout2_reg[3]_i_12 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[3]_i_12_n_40 ,\xout2_reg[3]_i_12_n_41 ,\xout2_reg[3]_i_12_n_42 ,\xout2_reg[3]_i_12_n_43 ,\xout2_reg[3]_i_12_n_44 ,\xout2_reg[3]_i_12_n_45 ,\xout2_reg[3]_i_12_n_46 ,\xout2_reg[3]_i_12_n_47 }),
        .DI({q0[4:0],1'b0,\xout2[3]_i_29_n_40 ,1'b0}),
        .O({\grp_decode_fu_519/sub_ln396_fu_2636_p2 [8:2],\NLW_xout2_reg[3]_i_12_O_UNCONNECTED [0]}),
        .S({\xout2[3]_i_30_n_40 ,\xout2[3]_i_31_n_40 ,\xout2[3]_i_32_n_40 ,\xout2[3]_i_33_n_40 ,\xout2[3]_i_34_n_40 ,\xout2[3]_i_35_n_40 ,q0[0],1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[3]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[3]_i_2_n_40 ,\xout2_reg[3]_i_2_n_41 ,\xout2_reg[3]_i_2_n_42 ,\xout2_reg[3]_i_2_n_43 ,\xout2_reg[3]_i_2_n_44 ,\xout2_reg[3]_i_2_n_45 ,\xout2_reg[3]_i_2_n_46 ,\xout2_reg[3]_i_2_n_47 }),
        .DI(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [9:2]),
        .O(\NLW_xout2_reg[3]_i_2_O_UNCONNECTED [7:0]),
        .S({\xout2[3]_i_13_n_40 ,\xout2[3]_i_14_n_40 ,\xout2[3]_i_15_n_40 ,\xout2[3]_i_16_n_40 ,\xout2[3]_i_17_n_40 ,\xout2[3]_i_18_n_40 ,\xout2[3]_i_19_n_40 ,\xout2[3]_i_20_n_40 }));
  CARRY8 \xout2_reg[3]_i_3 
       (.CI(\xout2_reg[3]_i_12_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[3]_i_3_n_40 ,\xout2_reg[3]_i_3_n_41 ,\xout2_reg[3]_i_3_n_42 ,\xout2_reg[3]_i_3_n_43 ,\xout2_reg[3]_i_3_n_44 ,\xout2_reg[3]_i_3_n_45 ,\xout2_reg[3]_i_3_n_46 ,\xout2_reg[3]_i_3_n_47 }),
        .DI(q0[12:5]),
        .O(\grp_decode_fu_519/sub_ln396_fu_2636_p2 [16:9]),
        .S({\xout2[3]_i_21_n_40 ,\xout2[3]_i_22_n_40 ,\xout2[3]_i_23_n_40 ,\xout2[3]_i_24_n_40 ,\xout2[3]_i_25_n_40 ,\xout2[3]_i_26_n_40 ,\xout2[3]_i_27_n_40 ,\xout2[3]_i_28_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_decode" *) 
module bd_0_hls_inst_0_adpcm_main_decode
   (E,
    CEB2,
    CEA2,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[23]_0 ,
    \idx_fu_330_reg[1] ,
    \xa2_2_fu_334_reg[35]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[19]_0 ,
    \dec_nbh_reg[14] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[18]_0 ,
    \add_ln367_reg_3004_reg[31]_0 ,
    grp_decode_fu_519_ilb_table_address0,
    DINADIN,
    \add_ln350_reg_2874_reg[31]_0 ,
    \trunc_ln15_reg_2828_reg[3]_0 ,
    \dec_del_dhx_load_5_reg_3092_reg[13]_0 ,
    \trunc_ln522_2_reg_2961_reg[3]_0 ,
    \apl1_reg_2932_reg[15]_0 ,
    \apl2_reg_2926_reg[14]_0 ,
    \trunc_ln15_reg_2828_reg[0]_0 ,
    \apl1_11_reg_3075_reg[15]_0 ,
    \apl2_8_reg_3069_reg[14]_0 ,
    \trunc_ln522_2_reg_2961_reg[0]_0 ,
    \trunc_ln345_reg_2848_reg[28]_0 ,
    \add_ln367_reg_3004_reg[30]_0 ,
    \xa1_2_fu_338_reg[43]_0 ,
    \xa2_2_fu_334_reg[43]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    \ap_CS_fsm_reg[18]_1 ,
    \ap_CS_fsm_reg[18]_2 ,
    \ap_CS_fsm_reg[18]_3 ,
    p_0_in,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[13]_0 ,
    dec_del_dltx_ce0,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \i_16_fu_322_reg[2]_0 ,
    \ap_CS_fsm_reg[20]_0 ,
    dec_del_dhx_ce0,
    \ap_CS_fsm_reg[10]_3 ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[17]_2 ,
    accumd_address0,
    \ap_CS_fsm_reg[10]_4 ,
    dec_del_dltx_ce1,
    WEBWE,
    dec_del_dhx_ce1,
    \ap_CS_fsm_reg[10]_5 ,
    DINBDIN,
    \reg_765_reg[13]_0 ,
    d0,
    \add_ln379_reg_3102_reg[31]_0 ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[19]_1 ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[10]_6 ,
    \ap_CS_fsm_reg[9]_2 ,
    WEA,
    \ap_CS_fsm_reg[10]_7 ,
    \idx204_fu_330_reg[1]_0 ,
    ap_clk,
    Q,
    A,
    DSP_ALU_INST,
    \dec_del_dltx_load_3_reg_2938_reg[15]_0 ,
    D,
    \dec_del_dhx_load_3_reg_3087_reg[13]_0 ,
    DSP_ALU_INST_0,
    q00,
    grp_decode_fu_519_ap_start_reg,
    \dec_nbh_reg[14]_0 ,
    sext_ln618_fu_1709_p1,
    ram_reg_0_7_30_30_i_2__1,
    \sext_ln477_reg_2838_reg[15]_0 ,
    ram_reg_0_7_30_30_i_2__2,
    \sext_ln477_2_reg_2989_reg[15]_0 ,
    q0,
    \q0[10]_i_5 ,
    \q0[10]_i_7 ,
    \q0[10]_i_4 ,
    \q0[10]_i_6 ,
    \q0[10]_i_3 ,
    \q0[10]_i_7_0 ,
    DSP_A_B_DATA_INST,
    \sext_ln479_5_reg_2994_reg[14]_0 ,
    \sext_ln479_reg_2843_reg[14]_0 ,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    \dec_detl_reg[13] ,
    \dec_deth_reg[3] ,
    \dec_deth_reg[3]_0 ,
    \dec_detl_reg[9] ,
    \dec_detl_reg[7] ,
    \dec_detl_reg[5] ,
    \dec_deth_reg[9] ,
    \dec_deth_reg[3]_1 ,
    S,
    \dec_nbh_reg[13] ,
    CO,
    DI,
    \xout2_reg[27] ,
    \q0_reg[31] ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \q1_reg[8] ,
    \q1_reg[8]_0 ,
    ram_reg_bram_0,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    ram_reg_bram_0_0,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    \dec_detl_reg[3] ,
    \dec_detl_reg[3]_0 ,
    ap_rst,
    \reg_754_reg[15]_0 ,
    \dec_del_dltx_load_5_reg_2943_reg[15]_0 ,
    \trunc_ln15_reg_2828_reg[3]_1 ,
    \reg_765_reg[13]_1 ,
    \dec_del_dhx_load_5_reg_3092_reg[13]_1 ,
    DSP_A_B_DATA_INST_8,
    \lshr_ln_reg_2785_reg[1]_0 );
  output [0:0]E;
  output CEB2;
  output CEA2;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[23]_0 ;
  output [11:0]\idx_fu_330_reg[1] ;
  output [33:0]\xa2_2_fu_334_reg[35]_0 ;
  output [2:0]ADDRARDADDR;
  output [3:0]\ap_CS_fsm_reg[19]_0 ;
  output [14:0]\dec_nbh_reg[14] ;
  output [2:0]\ap_CS_fsm_reg[9]_0 ;
  output [1:0]\ap_CS_fsm_reg[8]_0 ;
  output [1:0]\ap_CS_fsm_reg[18]_0 ;
  output [31:0]\add_ln367_reg_3004_reg[31]_0 ;
  output [4:0]grp_decode_fu_519_ilb_table_address0;
  output [15:0]DINADIN;
  output [31:0]\add_ln350_reg_2874_reg[31]_0 ;
  output [3:0]\trunc_ln15_reg_2828_reg[3]_0 ;
  output [13:0]\dec_del_dhx_load_5_reg_3092_reg[13]_0 ;
  output [3:0]\trunc_ln522_2_reg_2961_reg[3]_0 ;
  output [15:0]\apl1_reg_2932_reg[15]_0 ;
  output [14:0]\apl2_reg_2926_reg[14]_0 ;
  output [10:0]\trunc_ln15_reg_2828_reg[0]_0 ;
  output [15:0]\apl1_11_reg_3075_reg[15]_0 ;
  output [14:0]\apl2_8_reg_3069_reg[14]_0 ;
  output [6:0]\trunc_ln522_2_reg_2961_reg[0]_0 ;
  output [30:0]\trunc_ln345_reg_2848_reg[28]_0 ;
  output [30:0]\add_ln367_reg_3004_reg[30]_0 ;
  output [31:0]\xa1_2_fu_338_reg[43]_0 ;
  output [11:0]\xa2_2_fu_334_reg[43]_0 ;
  output [5:0]\ap_CS_fsm_reg[8]_1 ;
  output [7:0]\ap_CS_fsm_reg[8]_2 ;
  output [7:0]\ap_CS_fsm_reg[8]_3 ;
  output [5:0]\ap_CS_fsm_reg[18]_1 ;
  output [7:0]\ap_CS_fsm_reg[18]_2 ;
  output [7:0]\ap_CS_fsm_reg[18]_3 ;
  output p_0_in;
  output \ap_CS_fsm_reg[10]_1 ;
  output [0:0]\ap_CS_fsm_reg[13]_0 ;
  output dec_del_dltx_ce0;
  output [2:0]ADDRBWRADDR;
  output [0:0]\ap_CS_fsm_reg[10]_2 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output [0:0]\i_16_fu_322_reg[2]_0 ;
  output [2:0]\ap_CS_fsm_reg[20]_0 ;
  output dec_del_dhx_ce0;
  output [0:0]\ap_CS_fsm_reg[10]_3 ;
  output \ap_CS_fsm_reg[17]_0 ;
  output \ap_CS_fsm_reg[17]_1 ;
  output \ap_CS_fsm_reg[17]_2 ;
  output [3:0]accumd_address0;
  output [1:0]\ap_CS_fsm_reg[10]_4 ;
  output dec_del_dltx_ce1;
  output [0:0]WEBWE;
  output dec_del_dhx_ce1;
  output [0:0]\ap_CS_fsm_reg[10]_5 ;
  output [15:0]DINBDIN;
  output [13:0]\reg_765_reg[13]_0 ;
  output [31:0]d0;
  output [31:0]\add_ln379_reg_3102_reg[31]_0 ;
  output [0:0]\ap_CS_fsm_reg[25]_0 ;
  output [0:0]\ap_CS_fsm_reg[9]_1 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[19]_1 ;
  output [0:0]\ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[10]_6 ;
  output \ap_CS_fsm_reg[9]_2 ;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[10]_7 ;
  output [11:0]\idx204_fu_330_reg[1]_0 ;
  input ap_clk;
  input [11:0]Q;
  input [12:0]A;
  input [11:0]DSP_ALU_INST;
  input [15:0]\dec_del_dltx_load_3_reg_2938_reg[15]_0 ;
  input [31:0]D;
  input [13:0]\dec_del_dhx_load_3_reg_3087_reg[13]_0 ;
  input [31:0]DSP_ALU_INST_0;
  input [31:0]q00;
  input grp_decode_fu_519_ap_start_reg;
  input [14:0]\dec_nbh_reg[14]_0 ;
  input [14:0]sext_ln618_fu_1709_p1;
  input [23:0]ram_reg_0_7_30_30_i_2__1;
  input [15:0]\sext_ln477_reg_2838_reg[15]_0 ;
  input [23:0]ram_reg_0_7_30_30_i_2__2;
  input [15:0]\sext_ln477_2_reg_2989_reg[15]_0 ;
  input [31:0]q0;
  input \q0[10]_i_5 ;
  input \q0[10]_i_7 ;
  input \q0[10]_i_4 ;
  input \q0[10]_i_6 ;
  input \q0[10]_i_3 ;
  input \q0[10]_i_7_0 ;
  input [11:0]DSP_A_B_DATA_INST;
  input [14:0]\sext_ln479_5_reg_2994_reg[14]_0 ;
  input [14:0]\sext_ln479_reg_2843_reg[14]_0 ;
  input [30:0]DSP_A_B_DATA_INST_0;
  input [30:0]DSP_A_B_DATA_INST_1;
  input [30:0]DSP_A_B_DATA_INST_2;
  input [30:0]DSP_A_B_DATA_INST_3;
  input [31:0]DSP_A_B_DATA_INST_4;
  input [31:0]DSP_A_B_DATA_INST_5;
  input [31:0]DSP_A_B_DATA_INST_6;
  input [31:0]DSP_A_B_DATA_INST_7;
  input [8:0]\dec_detl_reg[13] ;
  input \dec_deth_reg[3] ;
  input \dec_deth_reg[3]_0 ;
  input \dec_detl_reg[9] ;
  input \dec_detl_reg[7] ;
  input \dec_detl_reg[5] ;
  input \dec_deth_reg[9] ;
  input \dec_deth_reg[3]_1 ;
  input [2:0]S;
  input [3:0]\dec_nbh_reg[13] ;
  input [0:0]CO;
  input [2:0]DI;
  input [1:0]\xout2_reg[27] ;
  input \q0_reg[31] ;
  input [5:0]\q0_reg[10] ;
  input [3:0]\q0_reg[10]_0 ;
  input [1:0]\q1_reg[8] ;
  input [1:0]\q1_reg[8]_0 ;
  input [2:0]ram_reg_bram_0;
  input [2:0]\q0_reg[31]_0 ;
  input [3:0]\q0_reg[31]_1 ;
  input ram_reg_bram_0_0;
  input [31:0]\q0_reg[31]_2 ;
  input [0:0]\q0_reg[31]_3 ;
  input \dec_detl_reg[3] ;
  input \dec_detl_reg[3]_0 ;
  input ap_rst;
  input [15:0]\reg_754_reg[15]_0 ;
  input [15:0]\dec_del_dltx_load_5_reg_2943_reg[15]_0 ;
  input [3:0]\trunc_ln15_reg_2828_reg[3]_1 ;
  input [13:0]\reg_765_reg[13]_1 ;
  input [13:0]\dec_del_dhx_load_5_reg_3092_reg[13]_1 ;
  input [5:0]DSP_A_B_DATA_INST_8;
  input [1:0]\lshr_ln_reg_2785_reg[1]_0 ;

  wire [12:0]A;
  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire CEA2;
  wire CEB2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [2:0]DI;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [11:0]DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [11:0]DSP_A_B_DATA_INST;
  wire [30:0]DSP_A_B_DATA_INST_0;
  wire [30:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [30:0]DSP_A_B_DATA_INST_3;
  wire [31:0]DSP_A_B_DATA_INST_4;
  wire [31:0]DSP_A_B_DATA_INST_5;
  wire [31:0]DSP_A_B_DATA_INST_6;
  wire [31:0]DSP_A_B_DATA_INST_7;
  wire [5:0]DSP_A_B_DATA_INST_8;
  wire [0:0]E;
  wire [11:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]accumd_address0;
  wire [31:0]add_ln347_fu_1160_p2;
  wire [31:0]add_ln347_reg_2868;
  wire \add_ln347_reg_2868[15]_i_2_n_40 ;
  wire \add_ln347_reg_2868[23]_i_2_n_40 ;
  wire \add_ln347_reg_2868[23]_i_3_n_40 ;
  wire \add_ln347_reg_2868[23]_i_4_n_40 ;
  wire \add_ln347_reg_2868[23]_i_5_n_40 ;
  wire \add_ln347_reg_2868[23]_i_6_n_40 ;
  wire \add_ln347_reg_2868[23]_i_7_n_40 ;
  wire \add_ln347_reg_2868[23]_i_8_n_40 ;
  wire \add_ln347_reg_2868[23]_i_9_n_40 ;
  wire \add_ln347_reg_2868[31]_i_2_n_40 ;
  wire \add_ln347_reg_2868[31]_i_3_n_40 ;
  wire \add_ln347_reg_2868[31]_i_4_n_40 ;
  wire \add_ln347_reg_2868[31]_i_5_n_40 ;
  wire \add_ln347_reg_2868[31]_i_6_n_40 ;
  wire \add_ln347_reg_2868[31]_i_7_n_40 ;
  wire \add_ln347_reg_2868[31]_i_8_n_40 ;
  wire \add_ln347_reg_2868[31]_i_9_n_40 ;
  wire [31:0]add_ln350_fu_1195_p2;
  wire \add_ln350_reg_2874[15]_i_2_n_40 ;
  wire \add_ln350_reg_2874[23]_i_2_n_40 ;
  wire \add_ln350_reg_2874[23]_i_3_n_40 ;
  wire \add_ln350_reg_2874[23]_i_4_n_40 ;
  wire \add_ln350_reg_2874[23]_i_5_n_40 ;
  wire \add_ln350_reg_2874[23]_i_6_n_40 ;
  wire \add_ln350_reg_2874[23]_i_7_n_40 ;
  wire \add_ln350_reg_2874[23]_i_8_n_40 ;
  wire \add_ln350_reg_2874[23]_i_9_n_40 ;
  wire \add_ln350_reg_2874[31]_i_2_n_40 ;
  wire \add_ln350_reg_2874[31]_i_3_n_40 ;
  wire \add_ln350_reg_2874[31]_i_4_n_40 ;
  wire \add_ln350_reg_2874[31]_i_5_n_40 ;
  wire \add_ln350_reg_2874[31]_i_6_n_40 ;
  wire \add_ln350_reg_2874[31]_i_7_n_40 ;
  wire \add_ln350_reg_2874[31]_i_8_n_40 ;
  wire \add_ln350_reg_2874[31]_i_9_n_40 ;
  wire [31:0]\add_ln350_reg_2874_reg[31]_0 ;
  wire [31:0]add_ln367_fu_1974_p2;
  wire \add_ln367_reg_3004[15]_i_2_n_40 ;
  wire \add_ln367_reg_3004[15]_i_3_n_40 ;
  wire \add_ln367_reg_3004[15]_i_4_n_40 ;
  wire \add_ln367_reg_3004[23]_i_2_n_40 ;
  wire \add_ln367_reg_3004[23]_i_3_n_40 ;
  wire \add_ln367_reg_3004[23]_i_4_n_40 ;
  wire \add_ln367_reg_3004[23]_i_5_n_40 ;
  wire \add_ln367_reg_3004[23]_i_6_n_40 ;
  wire \add_ln367_reg_3004[23]_i_7_n_40 ;
  wire \add_ln367_reg_3004[23]_i_8_n_40 ;
  wire \add_ln367_reg_3004[23]_i_9_n_40 ;
  wire \add_ln367_reg_3004[31]_i_2_n_40 ;
  wire \add_ln367_reg_3004[31]_i_3_n_40 ;
  wire \add_ln367_reg_3004[31]_i_4_n_40 ;
  wire \add_ln367_reg_3004[31]_i_5_n_40 ;
  wire \add_ln367_reg_3004[31]_i_6_n_40 ;
  wire \add_ln367_reg_3004[31]_i_7_n_40 ;
  wire \add_ln367_reg_3004[31]_i_8_n_40 ;
  wire \add_ln367_reg_3004[31]_i_9_n_40 ;
  wire [30:0]\add_ln367_reg_3004_reg[30]_0 ;
  wire [31:0]\add_ln367_reg_3004_reg[31]_0 ;
  wire [31:0]add_ln371_reg_3081;
  wire \add_ln371_reg_3081[15]_i_2_n_40 ;
  wire \add_ln371_reg_3081[15]_i_3_n_40 ;
  wire \add_ln371_reg_3081[15]_i_4_n_40 ;
  wire \add_ln371_reg_3081[15]_i_5_n_40 ;
  wire \add_ln371_reg_3081[15]_i_6_n_40 ;
  wire \add_ln371_reg_3081[15]_i_7_n_40 ;
  wire \add_ln371_reg_3081[15]_i_8_n_40 ;
  wire \add_ln371_reg_3081[15]_i_9_n_40 ;
  wire \add_ln371_reg_3081[23]_i_2_n_40 ;
  wire \add_ln371_reg_3081[23]_i_3_n_40 ;
  wire \add_ln371_reg_3081[23]_i_4_n_40 ;
  wire \add_ln371_reg_3081[23]_i_5_n_40 ;
  wire \add_ln371_reg_3081[23]_i_6_n_40 ;
  wire \add_ln371_reg_3081[23]_i_7_n_40 ;
  wire \add_ln371_reg_3081[23]_i_8_n_40 ;
  wire \add_ln371_reg_3081[23]_i_9_n_40 ;
  wire \add_ln371_reg_3081[31]_i_2_n_40 ;
  wire \add_ln371_reg_3081[31]_i_3_n_40 ;
  wire \add_ln371_reg_3081[31]_i_4_n_40 ;
  wire \add_ln371_reg_3081[31]_i_5_n_40 ;
  wire \add_ln371_reg_3081[31]_i_6_n_40 ;
  wire \add_ln371_reg_3081[31]_i_7_n_40 ;
  wire \add_ln371_reg_3081[31]_i_8_n_40 ;
  wire \add_ln371_reg_3081[31]_i_9_n_40 ;
  wire \add_ln371_reg_3081[7]_i_2_n_40 ;
  wire \add_ln371_reg_3081[7]_i_3_n_40 ;
  wire \add_ln371_reg_3081[7]_i_4_n_40 ;
  wire \add_ln371_reg_3081[7]_i_5_n_40 ;
  wire \add_ln371_reg_3081[7]_i_6_n_40 ;
  wire \add_ln371_reg_3081[7]_i_7_n_40 ;
  wire \add_ln371_reg_3081[7]_i_8_n_40 ;
  wire \add_ln371_reg_3081[7]_i_9_n_40 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_40 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_41 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_42 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_43 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_44 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_45 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_46 ;
  wire \add_ln371_reg_3081_reg[15]_i_1_n_47 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_40 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_41 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_42 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_43 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_44 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_45 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_46 ;
  wire \add_ln371_reg_3081_reg[23]_i_1_n_47 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_41 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_42 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_43 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_44 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_45 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_46 ;
  wire \add_ln371_reg_3081_reg[31]_i_1_n_47 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_40 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_41 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_42 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_43 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_44 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_45 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_46 ;
  wire \add_ln371_reg_3081_reg[7]_i_1_n_47 ;
  wire [31:0]add_ln379_reg_3102;
  wire [31:0]\add_ln379_reg_3102_reg[31]_0 ;
  wire [3:1]add_ln405_fu_2718_p2;
  wire [2:0]add_ln464_4_fu_1657_p2;
  wire [2:0]add_ln464_fu_825_p2;
  wire \ap_CS_fsm[13]_i_1__0_n_40 ;
  wire \ap_CS_fsm[14]_i_1_n_40 ;
  wire \ap_CS_fsm[16]_i_1__0_n_40 ;
  wire \ap_CS_fsm[18]_i_1__0_n_40 ;
  wire \ap_CS_fsm[1]_i_2__0_n_40 ;
  wire \ap_CS_fsm[1]_i_3__0_n_40 ;
  wire \ap_CS_fsm[1]_i_4__0_n_40 ;
  wire \ap_CS_fsm[2]_i_1__0_n_40 ;
  wire \ap_CS_fsm[6]_i_1__0_n_40 ;
  wire \ap_CS_fsm[9]_i_1__0_n_40 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire [0:0]\ap_CS_fsm_reg[10]_2 ;
  wire [0:0]\ap_CS_fsm_reg[10]_3 ;
  wire [1:0]\ap_CS_fsm_reg[10]_4 ;
  wire [0:0]\ap_CS_fsm_reg[10]_5 ;
  wire \ap_CS_fsm_reg[10]_6 ;
  wire [0:0]\ap_CS_fsm_reg[10]_7 ;
  wire [0:0]\ap_CS_fsm_reg[13]_0 ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[17]_2 ;
  wire [1:0]\ap_CS_fsm_reg[18]_0 ;
  wire [5:0]\ap_CS_fsm_reg[18]_1 ;
  wire [7:0]\ap_CS_fsm_reg[18]_2 ;
  wire [7:0]\ap_CS_fsm_reg[18]_3 ;
  wire [3:0]\ap_CS_fsm_reg[19]_0 ;
  wire [0:0]\ap_CS_fsm_reg[19]_1 ;
  wire [2:0]\ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire [0:0]\ap_CS_fsm_reg[25]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire [1:0]\ap_CS_fsm_reg[8]_0 ;
  wire [5:0]\ap_CS_fsm_reg[8]_1 ;
  wire [7:0]\ap_CS_fsm_reg[8]_2 ;
  wire [7:0]\ap_CS_fsm_reg[8]_3 ;
  wire [2:0]\ap_CS_fsm_reg[9]_0 ;
  wire [0:0]\ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg_n_40_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [27:1]ap_NS_fsm;
  wire ap_NS_fsm111_out;
  wire ap_clk;
  wire ap_rst;
  wire [17:5]apl1_11_fu_2176_p2;
  wire [17:0]apl1_11_reg_3075;
  wire \apl1_11_reg_3075[0]_i_10_n_40 ;
  wire \apl1_11_reg_3075[0]_i_2_n_40 ;
  wire \apl1_11_reg_3075[0]_i_3_n_40 ;
  wire \apl1_11_reg_3075[0]_i_4_n_40 ;
  wire \apl1_11_reg_3075[0]_i_5_n_40 ;
  wire \apl1_11_reg_3075[0]_i_6_n_40 ;
  wire \apl1_11_reg_3075[0]_i_7_n_40 ;
  wire \apl1_11_reg_3075[0]_i_8_n_40 ;
  wire \apl1_11_reg_3075[0]_i_9_n_40 ;
  wire \apl1_11_reg_3075[12]_i_10_n_40 ;
  wire \apl1_11_reg_3075[12]_i_4_n_40 ;
  wire \apl1_11_reg_3075[12]_i_5_n_40 ;
  wire \apl1_11_reg_3075[12]_i_6_n_40 ;
  wire \apl1_11_reg_3075[12]_i_7_n_40 ;
  wire \apl1_11_reg_3075[17]_i_10_n_40 ;
  wire \apl1_11_reg_3075[17]_i_11_n_40 ;
  wire \apl1_11_reg_3075[17]_i_12_n_40 ;
  wire \apl1_11_reg_3075[17]_i_13_n_40 ;
  wire \apl1_11_reg_3075[17]_i_3_n_40 ;
  wire \apl1_11_reg_3075[17]_i_4_n_40 ;
  wire \apl1_11_reg_3075[17]_i_5_n_40 ;
  wire \apl1_11_reg_3075[17]_i_6_n_40 ;
  wire \apl1_11_reg_3075[17]_i_7_n_40 ;
  wire \apl1_11_reg_3075[17]_i_8_n_40 ;
  wire \apl1_11_reg_3075[17]_i_9_n_40 ;
  wire \apl1_11_reg_3075[4]_i_2_n_40 ;
  wire \apl1_11_reg_3075[4]_i_3_n_40 ;
  wire \apl1_11_reg_3075[4]_i_4_n_40 ;
  wire \apl1_11_reg_3075[4]_i_5_n_40 ;
  wire \apl1_11_reg_3075[4]_i_6_n_40 ;
  wire \apl1_11_reg_3075[4]_i_7_n_40 ;
  wire \apl1_11_reg_3075[4]_i_8_n_40 ;
  wire \apl1_11_reg_3075[4]_i_9_n_40 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_40 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_41 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_42 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_43 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_44 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_45 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_46 ;
  wire \apl1_11_reg_3075_reg[0]_i_1_n_47 ;
  wire [15:0]\apl1_11_reg_3075_reg[15]_0 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_40 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_42 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_43 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_44 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_45 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_46 ;
  wire \apl1_11_reg_3075_reg[17]_i_2_n_47 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_40 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_41 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_42 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_43 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_44 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_45 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_46 ;
  wire \apl1_11_reg_3075_reg[4]_i_1_n_47 ;
  wire [17:5]apl1_fu_1383_p2;
  wire [17:0]apl1_reg_2932;
  wire \apl1_reg_2932[0]_i_10_n_40 ;
  wire \apl1_reg_2932[0]_i_2_n_40 ;
  wire \apl1_reg_2932[0]_i_3_n_40 ;
  wire \apl1_reg_2932[0]_i_4_n_40 ;
  wire \apl1_reg_2932[0]_i_5_n_40 ;
  wire \apl1_reg_2932[0]_i_6_n_40 ;
  wire \apl1_reg_2932[0]_i_7_n_40 ;
  wire \apl1_reg_2932[0]_i_8_n_40 ;
  wire \apl1_reg_2932[0]_i_9_n_40 ;
  wire \apl1_reg_2932[12]_i_10_n_40 ;
  wire \apl1_reg_2932[12]_i_4_n_40 ;
  wire \apl1_reg_2932[12]_i_5_n_40 ;
  wire \apl1_reg_2932[12]_i_6_n_40 ;
  wire \apl1_reg_2932[12]_i_7_n_40 ;
  wire \apl1_reg_2932[17]_i_10_n_40 ;
  wire \apl1_reg_2932[17]_i_11_n_40 ;
  wire \apl1_reg_2932[17]_i_12_n_40 ;
  wire \apl1_reg_2932[17]_i_13_n_40 ;
  wire \apl1_reg_2932[17]_i_3_n_40 ;
  wire \apl1_reg_2932[17]_i_4_n_40 ;
  wire \apl1_reg_2932[17]_i_5_n_40 ;
  wire \apl1_reg_2932[17]_i_6_n_40 ;
  wire \apl1_reg_2932[17]_i_7_n_40 ;
  wire \apl1_reg_2932[17]_i_8_n_40 ;
  wire \apl1_reg_2932[17]_i_9_n_40 ;
  wire \apl1_reg_2932[4]_i_2_n_40 ;
  wire \apl1_reg_2932[4]_i_3_n_40 ;
  wire \apl1_reg_2932[4]_i_4_n_40 ;
  wire \apl1_reg_2932[4]_i_5_n_40 ;
  wire \apl1_reg_2932[4]_i_6_n_40 ;
  wire \apl1_reg_2932[4]_i_7_n_40 ;
  wire \apl1_reg_2932[4]_i_8_n_40 ;
  wire \apl1_reg_2932[4]_i_9_n_40 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_40 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_41 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_42 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_43 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_44 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_45 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_46 ;
  wire \apl1_reg_2932_reg[0]_i_1_n_47 ;
  wire [15:0]\apl1_reg_2932_reg[15]_0 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_40 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_42 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_43 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_44 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_45 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_46 ;
  wire \apl1_reg_2932_reg[17]_i_2_n_47 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_40 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_41 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_42 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_43 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_44 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_45 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_46 ;
  wire \apl1_reg_2932_reg[4]_i_1_n_47 ;
  wire [16:0]apl2_8_fu_2132_p2;
  wire [16:0]apl2_8_reg_3069;
  wire \apl2_8_reg_3069[15]_i_10_n_40 ;
  wire \apl2_8_reg_3069[15]_i_16_n_40 ;
  wire \apl2_8_reg_3069[15]_i_17_n_40 ;
  wire \apl2_8_reg_3069[15]_i_18_n_40 ;
  wire \apl2_8_reg_3069[15]_i_19_n_40 ;
  wire \apl2_8_reg_3069[15]_i_20_n_40 ;
  wire \apl2_8_reg_3069[15]_i_22_n_40 ;
  wire \apl2_8_reg_3069[15]_i_24_n_40 ;
  wire \apl2_8_reg_3069[15]_i_26_n_40 ;
  wire \apl2_8_reg_3069[15]_i_8_n_40 ;
  wire \apl2_8_reg_3069[15]_i_9_n_40 ;
  wire \apl2_8_reg_3069[7]_i_13_n_40 ;
  wire \apl2_8_reg_3069[7]_i_14_n_40 ;
  wire \apl2_8_reg_3069[7]_i_15_n_40 ;
  wire \apl2_8_reg_3069[7]_i_16_n_40 ;
  wire \apl2_8_reg_3069[7]_i_17_n_40 ;
  wire \apl2_8_reg_3069[7]_i_18_n_40 ;
  wire \apl2_8_reg_3069[7]_i_19_n_40 ;
  wire \apl2_8_reg_3069[7]_i_20_n_40 ;
  wire \apl2_8_reg_3069[7]_i_21_n_40 ;
  wire \apl2_8_reg_3069[7]_i_22_n_40 ;
  wire \apl2_8_reg_3069[7]_i_23_n_40 ;
  wire \apl2_8_reg_3069[7]_i_24_n_40 ;
  wire \apl2_8_reg_3069[7]_i_25_n_40 ;
  wire \apl2_8_reg_3069[7]_i_26_n_40 ;
  wire \apl2_8_reg_3069[7]_i_27_n_40 ;
  wire \apl2_8_reg_3069[7]_i_28_n_40 ;
  wire \apl2_8_reg_3069[7]_i_29_n_40 ;
  wire \apl2_8_reg_3069[7]_i_30_n_40 ;
  wire \apl2_8_reg_3069[7]_i_31_n_40 ;
  wire \apl2_8_reg_3069[7]_i_32_n_40 ;
  wire \apl2_8_reg_3069[7]_i_33_n_40 ;
  wire [14:0]\apl2_8_reg_3069_reg[14]_0 ;
  wire \apl2_8_reg_3069_reg[15]_i_2_n_42 ;
  wire \apl2_8_reg_3069_reg[15]_i_2_n_44 ;
  wire \apl2_8_reg_3069_reg[15]_i_2_n_45 ;
  wire \apl2_8_reg_3069_reg[15]_i_2_n_46 ;
  wire \apl2_8_reg_3069_reg[15]_i_2_n_47 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_40 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_41 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_42 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_43 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_44 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_45 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_46 ;
  wire \apl2_8_reg_3069_reg[7]_i_3_n_47 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_40 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_41 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_42 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_43 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_44 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_45 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_46 ;
  wire \apl2_8_reg_3069_reg[7]_i_4_n_47 ;
  wire [16:0]apl2_fu_1339_p2;
  wire [16:0]apl2_reg_2926;
  wire \apl2_reg_2926[15]_i_10_n_40 ;
  wire \apl2_reg_2926[15]_i_16_n_40 ;
  wire \apl2_reg_2926[15]_i_17_n_40 ;
  wire \apl2_reg_2926[15]_i_18_n_40 ;
  wire \apl2_reg_2926[15]_i_19_n_40 ;
  wire \apl2_reg_2926[15]_i_20_n_40 ;
  wire \apl2_reg_2926[15]_i_22_n_40 ;
  wire \apl2_reg_2926[15]_i_24_n_40 ;
  wire \apl2_reg_2926[15]_i_26_n_40 ;
  wire \apl2_reg_2926[15]_i_8_n_40 ;
  wire \apl2_reg_2926[15]_i_9_n_40 ;
  wire \apl2_reg_2926[7]_i_13_n_40 ;
  wire \apl2_reg_2926[7]_i_14_n_40 ;
  wire \apl2_reg_2926[7]_i_15_n_40 ;
  wire \apl2_reg_2926[7]_i_16_n_40 ;
  wire \apl2_reg_2926[7]_i_17_n_40 ;
  wire \apl2_reg_2926[7]_i_18_n_40 ;
  wire \apl2_reg_2926[7]_i_19_n_40 ;
  wire \apl2_reg_2926[7]_i_20_n_40 ;
  wire \apl2_reg_2926[7]_i_21_n_40 ;
  wire \apl2_reg_2926[7]_i_22_n_40 ;
  wire \apl2_reg_2926[7]_i_23_n_40 ;
  wire \apl2_reg_2926[7]_i_24_n_40 ;
  wire \apl2_reg_2926[7]_i_25_n_40 ;
  wire \apl2_reg_2926[7]_i_26_n_40 ;
  wire \apl2_reg_2926[7]_i_27_n_40 ;
  wire \apl2_reg_2926[7]_i_28_n_40 ;
  wire \apl2_reg_2926[7]_i_29_n_40 ;
  wire \apl2_reg_2926[7]_i_30_n_40 ;
  wire \apl2_reg_2926[7]_i_31_n_40 ;
  wire \apl2_reg_2926[7]_i_32_n_40 ;
  wire \apl2_reg_2926[7]_i_33_n_40 ;
  wire [14:0]\apl2_reg_2926_reg[14]_0 ;
  wire \apl2_reg_2926_reg[15]_i_2_n_42 ;
  wire \apl2_reg_2926_reg[15]_i_2_n_44 ;
  wire \apl2_reg_2926_reg[15]_i_2_n_45 ;
  wire \apl2_reg_2926_reg[15]_i_2_n_46 ;
  wire \apl2_reg_2926_reg[15]_i_2_n_47 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_40 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_41 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_42 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_43 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_44 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_45 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_46 ;
  wire \apl2_reg_2926_reg[7]_i_3_n_47 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_40 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_41 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_42 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_43 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_44 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_45 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_46 ;
  wire \apl2_reg_2926_reg[7]_i_4_n_47 ;
  wire [31:0]d0;
  wire [0:0]data1;
  wire \dec_ah1[0]_i_2_n_40 ;
  wire \dec_ah1[10]_i_2_n_40 ;
  wire \dec_ah1[10]_i_3_n_40 ;
  wire \dec_ah1[10]_i_4_n_40 ;
  wire \dec_ah1[11]_i_2_n_40 ;
  wire \dec_ah1[11]_i_3_n_40 ;
  wire \dec_ah1[12]_i_2_n_40 ;
  wire \dec_ah1[12]_i_3_n_40 ;
  wire \dec_ah1[13]_i_2_n_40 ;
  wire \dec_ah1[13]_i_3_n_40 ;
  wire \dec_ah1[13]_i_4_n_40 ;
  wire \dec_ah1[13]_i_5_n_40 ;
  wire \dec_ah1[14]_i_2_n_40 ;
  wire \dec_ah1[14]_i_3_n_40 ;
  wire \dec_ah1[14]_i_4_n_40 ;
  wire \dec_ah1[14]_i_5_n_40 ;
  wire \dec_ah1[15]_i_11_n_40 ;
  wire \dec_ah1[15]_i_12_n_40 ;
  wire \dec_ah1[15]_i_14_n_40 ;
  wire \dec_ah1[15]_i_15_n_40 ;
  wire \dec_ah1[15]_i_16_n_40 ;
  wire \dec_ah1[15]_i_17_n_40 ;
  wire \dec_ah1[15]_i_18_n_40 ;
  wire \dec_ah1[15]_i_19_n_40 ;
  wire \dec_ah1[15]_i_20_n_40 ;
  wire \dec_ah1[15]_i_21_n_40 ;
  wire \dec_ah1[15]_i_22_n_40 ;
  wire \dec_ah1[15]_i_23_n_40 ;
  wire \dec_ah1[15]_i_24_n_40 ;
  wire \dec_ah1[15]_i_25_n_40 ;
  wire \dec_ah1[15]_i_26_n_40 ;
  wire \dec_ah1[15]_i_27_n_40 ;
  wire \dec_ah1[15]_i_28_n_40 ;
  wire \dec_ah1[15]_i_29_n_40 ;
  wire \dec_ah1[15]_i_30_n_40 ;
  wire \dec_ah1[15]_i_31_n_40 ;
  wire \dec_ah1[15]_i_32_n_40 ;
  wire \dec_ah1[15]_i_33_n_40 ;
  wire \dec_ah1[15]_i_34_n_40 ;
  wire \dec_ah1[15]_i_35_n_40 ;
  wire \dec_ah1[15]_i_36_n_40 ;
  wire \dec_ah1[15]_i_37_n_40 ;
  wire \dec_ah1[15]_i_38_n_40 ;
  wire \dec_ah1[15]_i_39_n_40 ;
  wire \dec_ah1[15]_i_3_n_40 ;
  wire \dec_ah1[15]_i_40_n_40 ;
  wire \dec_ah1[15]_i_41_n_40 ;
  wire \dec_ah1[15]_i_42_n_40 ;
  wire \dec_ah1[15]_i_43_n_40 ;
  wire \dec_ah1[15]_i_44_n_40 ;
  wire \dec_ah1[15]_i_45_n_40 ;
  wire \dec_ah1[15]_i_46_n_40 ;
  wire \dec_ah1[15]_i_47_n_40 ;
  wire \dec_ah1[15]_i_48_n_40 ;
  wire \dec_ah1[15]_i_49_n_40 ;
  wire \dec_ah1[15]_i_50_n_40 ;
  wire \dec_ah1[15]_i_51_n_40 ;
  wire \dec_ah1[15]_i_52_n_40 ;
  wire \dec_ah1[15]_i_53_n_40 ;
  wire \dec_ah1[15]_i_54_n_40 ;
  wire \dec_ah1[15]_i_55_n_40 ;
  wire \dec_ah1[15]_i_6_n_40 ;
  wire \dec_ah1[15]_i_7_n_40 ;
  wire \dec_ah1[15]_i_8_n_40 ;
  wire \dec_ah1[15]_i_9_n_40 ;
  wire \dec_ah1[1]_i_2_n_40 ;
  wire \dec_ah1[1]_i_3_n_40 ;
  wire \dec_ah1[2]_i_2_n_40 ;
  wire \dec_ah1[2]_i_3_n_40 ;
  wire \dec_ah1[3]_i_2_n_40 ;
  wire \dec_ah1[3]_i_3_n_40 ;
  wire \dec_ah1[4]_i_2_n_40 ;
  wire \dec_ah1[4]_i_3_n_40 ;
  wire \dec_ah1[5]_i_2_n_40 ;
  wire \dec_ah1[5]_i_3_n_40 ;
  wire \dec_ah1[5]_i_4_n_40 ;
  wire \dec_ah1[6]_i_2_n_40 ;
  wire \dec_ah1[6]_i_3_n_40 ;
  wire \dec_ah1[6]_i_4_n_40 ;
  wire \dec_ah1[7]_i_2_n_40 ;
  wire \dec_ah1[7]_i_3_n_40 ;
  wire \dec_ah1[7]_i_4_n_40 ;
  wire \dec_ah1[8]_i_2_n_40 ;
  wire \dec_ah1[8]_i_3_n_40 ;
  wire \dec_ah1[8]_i_4_n_40 ;
  wire \dec_ah1[9]_i_2_n_40 ;
  wire \dec_ah1[9]_i_3_n_40 ;
  wire \dec_ah1[9]_i_4_n_40 ;
  wire \dec_ah1_reg[15]_i_10_n_40 ;
  wire \dec_ah1_reg[15]_i_10_n_41 ;
  wire \dec_ah1_reg[15]_i_10_n_42 ;
  wire \dec_ah1_reg[15]_i_10_n_43 ;
  wire \dec_ah1_reg[15]_i_10_n_44 ;
  wire \dec_ah1_reg[15]_i_10_n_45 ;
  wire \dec_ah1_reg[15]_i_10_n_46 ;
  wire \dec_ah1_reg[15]_i_10_n_47 ;
  wire \dec_ah1_reg[15]_i_13_n_40 ;
  wire \dec_ah1_reg[15]_i_13_n_41 ;
  wire \dec_ah1_reg[15]_i_13_n_42 ;
  wire \dec_ah1_reg[15]_i_13_n_43 ;
  wire \dec_ah1_reg[15]_i_13_n_44 ;
  wire \dec_ah1_reg[15]_i_13_n_45 ;
  wire \dec_ah1_reg[15]_i_13_n_46 ;
  wire \dec_ah1_reg[15]_i_13_n_47 ;
  wire \dec_ah1_reg[15]_i_4_n_47 ;
  wire \dec_ah1_reg[15]_i_5_n_47 ;
  wire \dec_ah2[14]_i_10_n_40 ;
  wire \dec_ah2[14]_i_11_n_40 ;
  wire \dec_ah2[14]_i_12_n_40 ;
  wire \dec_ah2[14]_i_13_n_40 ;
  wire \dec_ah2[14]_i_14_n_40 ;
  wire \dec_ah2[14]_i_15_n_40 ;
  wire \dec_ah2[14]_i_16_n_40 ;
  wire \dec_ah2[14]_i_17_n_40 ;
  wire \dec_ah2[14]_i_18_n_40 ;
  wire \dec_ah2[14]_i_19_n_40 ;
  wire \dec_ah2[14]_i_20_n_40 ;
  wire \dec_ah2[14]_i_21_n_40 ;
  wire \dec_ah2[14]_i_22_n_40 ;
  wire \dec_ah2[14]_i_23_n_40 ;
  wire \dec_ah2[14]_i_24_n_40 ;
  wire \dec_ah2[14]_i_25_n_40 ;
  wire \dec_ah2[14]_i_5_n_40 ;
  wire \dec_ah2[14]_i_6_n_40 ;
  wire \dec_ah2[14]_i_7_n_40 ;
  wire \dec_ah2[14]_i_8_n_40 ;
  wire \dec_ah2[14]_i_9_n_40 ;
  wire \dec_ah2_reg[14]_i_2_n_47 ;
  wire \dec_ah2_reg[14]_i_3_n_45 ;
  wire \dec_ah2_reg[14]_i_3_n_46 ;
  wire \dec_ah2_reg[14]_i_3_n_47 ;
  wire \dec_ah2_reg[14]_i_4_n_40 ;
  wire \dec_ah2_reg[14]_i_4_n_41 ;
  wire \dec_ah2_reg[14]_i_4_n_42 ;
  wire \dec_ah2_reg[14]_i_4_n_43 ;
  wire \dec_ah2_reg[14]_i_4_n_44 ;
  wire \dec_ah2_reg[14]_i_4_n_45 ;
  wire \dec_ah2_reg[14]_i_4_n_46 ;
  wire \dec_ah2_reg[14]_i_4_n_47 ;
  wire \dec_al1[0]_i_2_n_40 ;
  wire \dec_al1[10]_i_2_n_40 ;
  wire \dec_al1[10]_i_3_n_40 ;
  wire \dec_al1[10]_i_4_n_40 ;
  wire \dec_al1[11]_i_2_n_40 ;
  wire \dec_al1[11]_i_3_n_40 ;
  wire \dec_al1[12]_i_2_n_40 ;
  wire \dec_al1[12]_i_3_n_40 ;
  wire \dec_al1[13]_i_2_n_40 ;
  wire \dec_al1[13]_i_3_n_40 ;
  wire \dec_al1[13]_i_4_n_40 ;
  wire \dec_al1[14]_i_2_n_40 ;
  wire \dec_al1[14]_i_3_n_40 ;
  wire \dec_al1[14]_i_4_n_40 ;
  wire \dec_al1[14]_i_5_n_40 ;
  wire \dec_al1[15]_i_10_n_40 ;
  wire \dec_al1[15]_i_12_n_40 ;
  wire \dec_al1[15]_i_13_n_40 ;
  wire \dec_al1[15]_i_15_n_40 ;
  wire \dec_al1[15]_i_16_n_40 ;
  wire \dec_al1[15]_i_17_n_40 ;
  wire \dec_al1[15]_i_18_n_40 ;
  wire \dec_al1[15]_i_19_n_40 ;
  wire \dec_al1[15]_i_20_n_40 ;
  wire \dec_al1[15]_i_21_n_40 ;
  wire \dec_al1[15]_i_22_n_40 ;
  wire \dec_al1[15]_i_23_n_40 ;
  wire \dec_al1[15]_i_24_n_40 ;
  wire \dec_al1[15]_i_25_n_40 ;
  wire \dec_al1[15]_i_26_n_40 ;
  wire \dec_al1[15]_i_27_n_40 ;
  wire \dec_al1[15]_i_28_n_40 ;
  wire \dec_al1[15]_i_29_n_40 ;
  wire \dec_al1[15]_i_30_n_40 ;
  wire \dec_al1[15]_i_31_n_40 ;
  wire \dec_al1[15]_i_32_n_40 ;
  wire \dec_al1[15]_i_33_n_40 ;
  wire \dec_al1[15]_i_34_n_40 ;
  wire \dec_al1[15]_i_35_n_40 ;
  wire \dec_al1[15]_i_36_n_40 ;
  wire \dec_al1[15]_i_37_n_40 ;
  wire \dec_al1[15]_i_38_n_40 ;
  wire \dec_al1[15]_i_39_n_40 ;
  wire \dec_al1[15]_i_3_n_40 ;
  wire \dec_al1[15]_i_40_n_40 ;
  wire \dec_al1[15]_i_41_n_40 ;
  wire \dec_al1[15]_i_42_n_40 ;
  wire \dec_al1[15]_i_43_n_40 ;
  wire \dec_al1[15]_i_44_n_40 ;
  wire \dec_al1[15]_i_45_n_40 ;
  wire \dec_al1[15]_i_46_n_40 ;
  wire \dec_al1[15]_i_47_n_40 ;
  wire \dec_al1[15]_i_48_n_40 ;
  wire \dec_al1[15]_i_49_n_40 ;
  wire \dec_al1[15]_i_50_n_40 ;
  wire \dec_al1[15]_i_51_n_40 ;
  wire \dec_al1[15]_i_52_n_40 ;
  wire \dec_al1[15]_i_53_n_40 ;
  wire \dec_al1[15]_i_54_n_40 ;
  wire \dec_al1[15]_i_55_n_40 ;
  wire \dec_al1[15]_i_6_n_40 ;
  wire \dec_al1[15]_i_7_n_40 ;
  wire \dec_al1[15]_i_8_n_40 ;
  wire \dec_al1[15]_i_9_n_40 ;
  wire \dec_al1[1]_i_2_n_40 ;
  wire \dec_al1[1]_i_3_n_40 ;
  wire \dec_al1[2]_i_2_n_40 ;
  wire \dec_al1[2]_i_3_n_40 ;
  wire \dec_al1[3]_i_2_n_40 ;
  wire \dec_al1[3]_i_3_n_40 ;
  wire \dec_al1[4]_i_2_n_40 ;
  wire \dec_al1[4]_i_3_n_40 ;
  wire \dec_al1[5]_i_2_n_40 ;
  wire \dec_al1[5]_i_3_n_40 ;
  wire \dec_al1[5]_i_4_n_40 ;
  wire \dec_al1[6]_i_2_n_40 ;
  wire \dec_al1[6]_i_3_n_40 ;
  wire \dec_al1[6]_i_4_n_40 ;
  wire \dec_al1[7]_i_2_n_40 ;
  wire \dec_al1[7]_i_3_n_40 ;
  wire \dec_al1[7]_i_4_n_40 ;
  wire \dec_al1[8]_i_2_n_40 ;
  wire \dec_al1[8]_i_3_n_40 ;
  wire \dec_al1[8]_i_4_n_40 ;
  wire \dec_al1[9]_i_2_n_40 ;
  wire \dec_al1[9]_i_3_n_40 ;
  wire \dec_al1[9]_i_4_n_40 ;
  wire \dec_al1_reg[15]_i_11_n_40 ;
  wire \dec_al1_reg[15]_i_11_n_41 ;
  wire \dec_al1_reg[15]_i_11_n_42 ;
  wire \dec_al1_reg[15]_i_11_n_43 ;
  wire \dec_al1_reg[15]_i_11_n_44 ;
  wire \dec_al1_reg[15]_i_11_n_45 ;
  wire \dec_al1_reg[15]_i_11_n_46 ;
  wire \dec_al1_reg[15]_i_11_n_47 ;
  wire \dec_al1_reg[15]_i_14_n_40 ;
  wire \dec_al1_reg[15]_i_14_n_41 ;
  wire \dec_al1_reg[15]_i_14_n_42 ;
  wire \dec_al1_reg[15]_i_14_n_43 ;
  wire \dec_al1_reg[15]_i_14_n_44 ;
  wire \dec_al1_reg[15]_i_14_n_45 ;
  wire \dec_al1_reg[15]_i_14_n_46 ;
  wire \dec_al1_reg[15]_i_14_n_47 ;
  wire \dec_al1_reg[15]_i_4_n_47 ;
  wire \dec_al1_reg[15]_i_5_n_47 ;
  wire \dec_al2[14]_i_10_n_40 ;
  wire \dec_al2[14]_i_11_n_40 ;
  wire \dec_al2[14]_i_12_n_40 ;
  wire \dec_al2[14]_i_13_n_40 ;
  wire \dec_al2[14]_i_14_n_40 ;
  wire \dec_al2[14]_i_15_n_40 ;
  wire \dec_al2[14]_i_16_n_40 ;
  wire \dec_al2[14]_i_17_n_40 ;
  wire \dec_al2[14]_i_18_n_40 ;
  wire \dec_al2[14]_i_19_n_40 ;
  wire \dec_al2[14]_i_20_n_40 ;
  wire \dec_al2[14]_i_21_n_40 ;
  wire \dec_al2[14]_i_22_n_40 ;
  wire \dec_al2[14]_i_23_n_40 ;
  wire \dec_al2[14]_i_24_n_40 ;
  wire \dec_al2[14]_i_25_n_40 ;
  wire \dec_al2[14]_i_5_n_40 ;
  wire \dec_al2[14]_i_6_n_40 ;
  wire \dec_al2[14]_i_7_n_40 ;
  wire \dec_al2[14]_i_8_n_40 ;
  wire \dec_al2[14]_i_9_n_40 ;
  wire \dec_al2_reg[14]_i_2_n_47 ;
  wire \dec_al2_reg[14]_i_3_n_45 ;
  wire \dec_al2_reg[14]_i_3_n_46 ;
  wire \dec_al2_reg[14]_i_3_n_47 ;
  wire \dec_al2_reg[14]_i_4_n_40 ;
  wire \dec_al2_reg[14]_i_4_n_41 ;
  wire \dec_al2_reg[14]_i_4_n_42 ;
  wire \dec_al2_reg[14]_i_4_n_43 ;
  wire \dec_al2_reg[14]_i_4_n_44 ;
  wire \dec_al2_reg[14]_i_4_n_45 ;
  wire \dec_al2_reg[14]_i_4_n_46 ;
  wire \dec_al2_reg[14]_i_4_n_47 ;
  wire [2:0]dec_del_bph_addr_reg_3036;
  wire [2:0]dec_del_bpl_addr_reg_2900;
  wire dec_del_dhx_ce0;
  wire dec_del_dhx_ce1;
  wire [13:0]dec_del_dhx_load_3_reg_3087;
  wire [13:0]\dec_del_dhx_load_3_reg_3087_reg[13]_0 ;
  wire [13:0]dec_del_dhx_load_5_reg_3092;
  wire [13:0]\dec_del_dhx_load_5_reg_3092_reg[13]_0 ;
  wire [13:0]\dec_del_dhx_load_5_reg_3092_reg[13]_1 ;
  wire dec_del_dltx_ce0;
  wire dec_del_dltx_ce1;
  wire [15:0]dec_del_dltx_load_3_reg_2938;
  wire [15:0]\dec_del_dltx_load_3_reg_2938_reg[15]_0 ;
  wire [15:0]dec_del_dltx_load_5_reg_2943;
  wire [15:0]\dec_del_dltx_load_5_reg_2943_reg[15]_0 ;
  wire \dec_deth[10]_i_2_n_40 ;
  wire \dec_deth[11]_i_2_n_40 ;
  wire \dec_deth[3]_i_2_n_40 ;
  wire \dec_deth_reg[3] ;
  wire \dec_deth_reg[3]_0 ;
  wire \dec_deth_reg[3]_1 ;
  wire \dec_deth_reg[9] ;
  wire \dec_detl[10]_i_2_n_40 ;
  wire \dec_detl[11]_i_2_n_40 ;
  wire \dec_detl[4]_i_2_n_40 ;
  wire \dec_detl[4]_i_3_n_40 ;
  wire \dec_detl[6]_i_2_n_40 ;
  wire \dec_detl[6]_i_3_n_40 ;
  wire \dec_detl[7]_i_2_n_40 ;
  wire \dec_detl[7]_i_3_n_40 ;
  wire [8:0]\dec_detl_reg[13] ;
  wire \dec_detl_reg[3] ;
  wire \dec_detl_reg[3]_0 ;
  wire \dec_detl_reg[5] ;
  wire \dec_detl_reg[7] ;
  wire \dec_detl_reg[9] ;
  wire \dec_nbh[9]_i_6_n_40 ;
  wire \dec_nbh[9]_i_7_n_40 ;
  wire \dec_nbh[9]_i_9_n_40 ;
  wire [3:0]\dec_nbh_reg[13] ;
  wire [14:0]\dec_nbh_reg[14] ;
  wire [14:0]\dec_nbh_reg[14]_0 ;
  wire \dec_nbh_reg[9]_i_2_n_40 ;
  wire \dec_nbh_reg[9]_i_2_n_41 ;
  wire \dec_nbh_reg[9]_i_2_n_42 ;
  wire \dec_nbh_reg[9]_i_2_n_43 ;
  wire \dec_nbh_reg[9]_i_2_n_44 ;
  wire \dec_nbh_reg[9]_i_2_n_45 ;
  wire \dec_nbh_reg[9]_i_2_n_46 ;
  wire \dec_nbh_reg[9]_i_2_n_47 ;
  wire \dec_rlt1[15]_i_2_n_40 ;
  wire \dec_rlt1[15]_i_3_n_40 ;
  wire \dec_rlt1[15]_i_4_n_40 ;
  wire \dec_rlt1[15]_i_5_n_40 ;
  wire \dec_rlt1[15]_i_6_n_40 ;
  wire \dec_rlt1[15]_i_7_n_40 ;
  wire \dec_rlt1[15]_i_8_n_40 ;
  wire \dec_rlt1[15]_i_9_n_40 ;
  wire \dec_rlt1[23]_i_10_n_40 ;
  wire \dec_rlt1[23]_i_2_n_40 ;
  wire \dec_rlt1[23]_i_3_n_40 ;
  wire \dec_rlt1[23]_i_4_n_40 ;
  wire \dec_rlt1[23]_i_5_n_40 ;
  wire \dec_rlt1[23]_i_6_n_40 ;
  wire \dec_rlt1[23]_i_7_n_40 ;
  wire \dec_rlt1[23]_i_8_n_40 ;
  wire \dec_rlt1[23]_i_9_n_40 ;
  wire \dec_rlt1[30]_i_3_n_40 ;
  wire \dec_rlt1[30]_i_4_n_40 ;
  wire \dec_rlt1[30]_i_5_n_40 ;
  wire \dec_rlt1[30]_i_6_n_40 ;
  wire \dec_rlt1[30]_i_7_n_40 ;
  wire \dec_rlt1[30]_i_8_n_40 ;
  wire \dec_rlt1[30]_i_9_n_40 ;
  wire \dec_rlt1[7]_i_2_n_40 ;
  wire \dec_rlt1[7]_i_3_n_40 ;
  wire \dec_rlt1[7]_i_4_n_40 ;
  wire \dec_rlt1[7]_i_5_n_40 ;
  wire \dec_rlt1[7]_i_6_n_40 ;
  wire \dec_rlt1[7]_i_7_n_40 ;
  wire \dec_rlt1[7]_i_8_n_40 ;
  wire \dec_rlt1[7]_i_9_n_40 ;
  wire \dec_rlt1_reg[15]_i_1_n_40 ;
  wire \dec_rlt1_reg[15]_i_1_n_41 ;
  wire \dec_rlt1_reg[15]_i_1_n_42 ;
  wire \dec_rlt1_reg[15]_i_1_n_43 ;
  wire \dec_rlt1_reg[15]_i_1_n_44 ;
  wire \dec_rlt1_reg[15]_i_1_n_45 ;
  wire \dec_rlt1_reg[15]_i_1_n_46 ;
  wire \dec_rlt1_reg[15]_i_1_n_47 ;
  wire \dec_rlt1_reg[23]_i_1_n_40 ;
  wire \dec_rlt1_reg[23]_i_1_n_41 ;
  wire \dec_rlt1_reg[23]_i_1_n_42 ;
  wire \dec_rlt1_reg[23]_i_1_n_43 ;
  wire \dec_rlt1_reg[23]_i_1_n_44 ;
  wire \dec_rlt1_reg[23]_i_1_n_45 ;
  wire \dec_rlt1_reg[23]_i_1_n_46 ;
  wire \dec_rlt1_reg[23]_i_1_n_47 ;
  wire \dec_rlt1_reg[30]_i_2_n_42 ;
  wire \dec_rlt1_reg[30]_i_2_n_43 ;
  wire \dec_rlt1_reg[30]_i_2_n_44 ;
  wire \dec_rlt1_reg[30]_i_2_n_45 ;
  wire \dec_rlt1_reg[30]_i_2_n_46 ;
  wire \dec_rlt1_reg[30]_i_2_n_47 ;
  wire \dec_rlt1_reg[7]_i_1_n_40 ;
  wire \dec_rlt1_reg[7]_i_1_n_41 ;
  wire \dec_rlt1_reg[7]_i_1_n_42 ;
  wire \dec_rlt1_reg[7]_i_1_n_43 ;
  wire \dec_rlt1_reg[7]_i_1_n_44 ;
  wire \dec_rlt1_reg[7]_i_1_n_45 ;
  wire \dec_rlt1_reg[7]_i_1_n_46 ;
  wire \dec_rlt1_reg[7]_i_1_n_47 ;
  wire [3:0]grp_decode_fu_519_accumd_address0;
  wire grp_decode_fu_519_ap_done;
  wire grp_decode_fu_519_ap_ready;
  wire grp_decode_fu_519_ap_start_reg;
  wire grp_decode_fu_519_dec_deth_o_ap_vld;
  wire grp_decode_fu_519_dec_detl_o_ap_vld;
  wire grp_decode_fu_519_dec_nbl_o_ap_vld;
  wire [4:1]grp_decode_fu_519_h_address1;
  wire grp_decode_fu_519_h_ce1;
  wire [4:0]grp_decode_fu_519_ilb_table_address0;
  wire grp_decode_fu_519_wl_code_table_ce0;
  wire grp_decode_fu_519_xout2_ap_vld;
  wire [46:0]grp_fu_643_p2;
  wire [31:0]grp_fu_659_p1;
  wire [30:0]grp_fu_667_p0;
  wire [46:15]grp_fu_675_p2;
  wire [2:0]grp_fu_700_p2;
  wire grp_fu_722_p30;
  wire [2:0]grp_fu_742_p2;
  wire [4:2]h_address1;
  wire \i_012_fu_342[0]_i_1_n_40 ;
  wire [3:0]i_012_fu_342_reg;
  wire [2:0]i_13_fu_310;
  wire i_13_fu_3100;
  wire \i_15_fu_350[0]_i_1_n_40 ;
  wire [3:0]i_15_fu_350_reg;
  wire [2:0]i_16_fu_322;
  wire [0:0]\i_16_fu_322_reg[2]_0 ;
  wire [2:0]i_18_fu_326;
  wire i_18_fu_32602_out;
  wire [2:0]i_23_fu_819_p2;
  wire [2:0]i_27_fu_1651_p2;
  wire [3:1]i_31_fu_2482_p2;
  wire [3:1]i_33_fu_2693_p2;
  wire [2:0]i_fu_306;
  wire icmp_ln535_2_fu_1980_p2;
  wire \icmp_ln535_2_reg_3011_reg_n_40_[0] ;
  wire \icmp_ln535_reg_2880_reg_n_40_[0] ;
  wire [2:0]idx198_fu_314;
  wire [4:1]idx204_fu_330_reg;
  wire [11:0]\idx204_fu_330_reg[1]_0 ;
  wire [3:0]idx213_fu_346_reg;
  wire [2:0]idx_fu_298;
  wire [11:0]\idx_fu_330_reg[1] ;
  wire [1:0]lshr_ln_reg_2785;
  wire [1:0]\lshr_ln_reg_2785_reg[1]_0 ;
  wire mul_14s_15ns_29_1_1_U75_n_40;
  wire mul_14s_15ns_29_1_1_U75_n_41;
  wire mul_14s_15ns_29_1_1_U75_n_42;
  wire mul_14s_15ns_29_1_1_U75_n_43;
  wire mul_14s_15ns_29_1_1_U75_n_44;
  wire mul_14s_15ns_29_1_1_U75_n_45;
  wire mul_14s_15ns_29_1_1_U75_n_46;
  wire mul_14s_15ns_29_1_1_U75_n_47;
  wire mul_14s_15ns_29_1_1_U75_n_48;
  wire mul_14s_15ns_29_1_1_U75_n_49;
  wire mul_14s_15ns_29_1_1_U75_n_50;
  wire mul_14s_15ns_29_1_1_U75_n_51;
  wire mul_14s_15ns_29_1_1_U75_n_52;
  wire mul_14s_15ns_29_1_1_U75_n_53;
  wire mul_14s_32s_46_1_1_U62_n_40;
  wire mul_14s_32s_46_1_1_U62_n_41;
  wire mul_14s_32s_46_1_1_U62_n_42;
  wire mul_14s_32s_46_1_1_U62_n_43;
  wire mul_14s_32s_46_1_1_U62_n_44;
  wire mul_14s_32s_46_1_1_U62_n_45;
  wire mul_14s_32s_46_1_1_U62_n_46;
  wire mul_14s_32s_46_1_1_U62_n_47;
  wire mul_14s_32s_46_1_1_U62_n_48;
  wire mul_14s_32s_46_1_1_U62_n_49;
  wire mul_14s_32s_46_1_1_U62_n_50;
  wire mul_14s_32s_46_1_1_U62_n_51;
  wire mul_14s_32s_46_1_1_U62_n_52;
  wire mul_14s_32s_46_1_1_U62_n_53;
  wire mul_14s_32s_46_1_1_U62_n_54;
  wire mul_14s_32s_46_1_1_U62_n_55;
  wire mul_14s_32s_46_1_1_U62_n_56;
  wire mul_14s_32s_46_1_1_U62_n_57;
  wire mul_14s_32s_46_1_1_U62_n_58;
  wire mul_14s_32s_46_1_1_U62_n_59;
  wire mul_14s_32s_46_1_1_U62_n_60;
  wire mul_14s_32s_46_1_1_U62_n_61;
  wire mul_14s_32s_46_1_1_U62_n_62;
  wire mul_14s_32s_46_1_1_U62_n_63;
  wire mul_14s_32s_46_1_1_U62_n_64;
  wire mul_14s_32s_46_1_1_U62_n_65;
  wire mul_14s_32s_46_1_1_U62_n_66;
  wire mul_14s_32s_46_1_1_U62_n_67;
  wire mul_14s_32s_46_1_1_U62_n_68;
  wire mul_14s_32s_46_1_1_U62_n_69;
  wire mul_14s_32s_46_1_1_U62_n_70;
  wire mul_14s_32s_46_1_1_U62_n_71;
  wire mul_14s_32s_46_1_1_U62_n_72;
  wire mul_14s_32s_46_1_1_U62_n_73;
  wire mul_14s_32s_46_1_1_U62_n_74;
  wire mul_14s_32s_46_1_1_U62_n_75;
  wire mul_14s_32s_46_1_1_U62_n_76;
  wire mul_14s_32s_46_1_1_U62_n_77;
  wire mul_14s_32s_46_1_1_U62_n_78;
  wire mul_14s_32s_46_1_1_U62_n_79;
  wire mul_14s_32s_46_1_1_U62_n_80;
  wire mul_14s_32s_46_1_1_U62_n_81;
  wire mul_14s_32s_46_1_1_U62_n_82;
  wire mul_14s_32s_46_1_1_U62_n_83;
  wire mul_14s_32s_46_1_1_U62_n_84;
  wire mul_14s_32s_46_1_1_U62_n_85;
  wire mul_15s_32s_47_1_1_U63_n_100;
  wire mul_15s_32s_47_1_1_U63_n_101;
  wire mul_15s_32s_47_1_1_U63_n_102;
  wire mul_15s_32s_47_1_1_U63_n_103;
  wire mul_15s_32s_47_1_1_U63_n_104;
  wire mul_15s_32s_47_1_1_U63_n_105;
  wire mul_15s_32s_47_1_1_U63_n_106;
  wire mul_15s_32s_47_1_1_U63_n_107;
  wire mul_15s_32s_47_1_1_U63_n_108;
  wire mul_15s_32s_47_1_1_U63_n_109;
  wire mul_15s_32s_47_1_1_U63_n_110;
  wire mul_15s_32s_47_1_1_U63_n_111;
  wire mul_15s_32s_47_1_1_U63_n_112;
  wire mul_15s_32s_47_1_1_U63_n_113;
  wire mul_15s_32s_47_1_1_U63_n_114;
  wire mul_15s_32s_47_1_1_U63_n_115;
  wire mul_15s_32s_47_1_1_U63_n_116;
  wire mul_15s_32s_47_1_1_U63_n_117;
  wire mul_15s_32s_47_1_1_U63_n_118;
  wire mul_15s_32s_47_1_1_U63_n_119;
  wire mul_15s_32s_47_1_1_U63_n_120;
  wire mul_15s_32s_47_1_1_U63_n_121;
  wire mul_15s_32s_47_1_1_U63_n_122;
  wire mul_15s_32s_47_1_1_U63_n_123;
  wire mul_15s_32s_47_1_1_U63_n_124;
  wire mul_15s_32s_47_1_1_U63_n_125;
  wire mul_15s_32s_47_1_1_U63_n_126;
  wire mul_15s_32s_47_1_1_U63_n_127;
  wire mul_15s_32s_47_1_1_U63_n_128;
  wire mul_15s_32s_47_1_1_U63_n_129;
  wire mul_15s_32s_47_1_1_U63_n_130;
  wire mul_15s_32s_47_1_1_U63_n_131;
  wire mul_15s_32s_47_1_1_U63_n_132;
  wire mul_15s_32s_47_1_1_U63_n_87;
  wire mul_15s_32s_47_1_1_U63_n_88;
  wire mul_15s_32s_47_1_1_U63_n_89;
  wire mul_15s_32s_47_1_1_U63_n_90;
  wire mul_15s_32s_47_1_1_U63_n_91;
  wire mul_15s_32s_47_1_1_U63_n_92;
  wire mul_15s_32s_47_1_1_U63_n_93;
  wire mul_15s_32s_47_1_1_U63_n_94;
  wire mul_15s_32s_47_1_1_U63_n_95;
  wire mul_15s_32s_47_1_1_U63_n_96;
  wire mul_15s_32s_47_1_1_U63_n_97;
  wire mul_15s_32s_47_1_1_U63_n_98;
  wire mul_15s_32s_47_1_1_U63_n_99;
  wire mul_15s_32s_47_1_1_U64_n_101;
  wire mul_15s_32s_47_1_1_U64_n_102;
  wire mul_15s_32s_47_1_1_U64_n_53;
  wire mul_15s_32s_47_1_1_U64_n_54;
  wire mul_15s_32s_47_1_1_U64_n_55;
  wire mul_15s_32s_47_1_1_U64_n_56;
  wire mul_15s_32s_47_1_1_U64_n_57;
  wire mul_15s_32s_47_1_1_U64_n_58;
  wire mul_15s_32s_47_1_1_U64_n_59;
  wire mul_15s_32s_47_1_1_U64_n_60;
  wire mul_15s_32s_47_1_1_U64_n_61;
  wire mul_15s_32s_47_1_1_U64_n_62;
  wire mul_15s_32s_47_1_1_U64_n_63;
  wire mul_15s_32s_47_1_1_U64_n_64;
  wire mul_15s_32s_47_1_1_U64_n_65;
  wire mul_15s_32s_47_1_1_U64_n_66;
  wire mul_15s_32s_47_1_1_U64_n_67;
  wire mul_15s_32s_47_1_1_U64_n_68;
  wire mul_15s_32s_47_1_1_U64_n_69;
  wire mul_15s_32s_47_1_1_U64_n_70;
  wire mul_15s_32s_47_1_1_U64_n_71;
  wire mul_15s_32s_47_1_1_U64_n_72;
  wire mul_15s_32s_47_1_1_U64_n_73;
  wire mul_15s_32s_47_1_1_U64_n_74;
  wire mul_15s_32s_47_1_1_U64_n_75;
  wire mul_15s_32s_47_1_1_U64_n_76;
  wire mul_15s_32s_47_1_1_U64_n_77;
  wire mul_15s_32s_47_1_1_U64_n_78;
  wire mul_15s_32s_47_1_1_U64_n_79;
  wire mul_15s_32s_47_1_1_U64_n_80;
  wire mul_15s_32s_47_1_1_U64_n_81;
  wire mul_15s_32s_47_1_1_U64_n_82;
  wire mul_15s_32s_47_1_1_U64_n_83;
  wire mul_15s_32s_47_1_1_U64_n_84;
  wire mul_15s_32s_47_1_1_U64_n_85;
  wire mul_15s_32s_47_1_1_U64_n_86;
  wire mul_15s_32s_47_1_1_U64_n_87;
  wire mul_15s_32s_47_1_1_U64_n_88;
  wire mul_15s_32s_47_1_1_U64_n_89;
  wire mul_15s_32s_47_1_1_U64_n_90;
  wire mul_15s_32s_47_1_1_U64_n_91;
  wire mul_15s_32s_47_1_1_U64_n_92;
  wire mul_15s_32s_47_1_1_U64_n_93;
  wire mul_15s_32s_47_1_1_U64_n_94;
  wire mul_15s_32s_47_1_1_U64_n_95;
  wire mul_15s_32s_47_1_1_U64_n_96;
  wire mul_15s_32s_47_1_1_U64_n_97;
  wire mul_15s_32s_47_1_1_U64_n_98;
  wire mul_16s_15ns_31_1_1_U70_n_40;
  wire mul_16s_15ns_31_1_1_U70_n_41;
  wire mul_16s_15ns_31_1_1_U70_n_42;
  wire mul_16s_15ns_31_1_1_U70_n_43;
  wire mul_16s_15ns_31_1_1_U70_n_44;
  wire mul_16s_15ns_31_1_1_U70_n_45;
  wire mul_16s_15ns_31_1_1_U70_n_46;
  wire mul_16s_15ns_31_1_1_U70_n_47;
  wire mul_16s_15ns_31_1_1_U70_n_48;
  wire mul_16s_15ns_31_1_1_U70_n_49;
  wire mul_16s_15ns_31_1_1_U70_n_50;
  wire mul_16s_15ns_31_1_1_U70_n_51;
  wire mul_16s_15ns_31_1_1_U70_n_52;
  wire mul_16s_15ns_31_1_1_U70_n_53;
  wire mul_16s_15ns_31_1_1_U70_n_54;
  wire mul_16s_15ns_31_1_1_U70_n_55;
  wire mul_16s_15ns_31_1_1_U70_n_56;
  wire mul_16s_32s_48_1_1_U66_n_40;
  wire mul_16s_32s_48_1_1_U66_n_41;
  wire mul_16s_32s_48_1_1_U66_n_42;
  wire mul_16s_32s_48_1_1_U66_n_43;
  wire mul_16s_32s_48_1_1_U66_n_44;
  wire mul_16s_32s_48_1_1_U66_n_45;
  wire mul_16s_32s_48_1_1_U66_n_46;
  wire mul_16s_32s_48_1_1_U66_n_47;
  wire mul_16s_32s_48_1_1_U66_n_48;
  wire mul_16s_32s_48_1_1_U66_n_49;
  wire mul_16s_32s_48_1_1_U66_n_50;
  wire mul_16s_32s_48_1_1_U66_n_51;
  wire mul_16s_32s_48_1_1_U66_n_52;
  wire mul_16s_32s_48_1_1_U66_n_53;
  wire mul_16s_32s_48_1_1_U66_n_54;
  wire mul_16s_32s_48_1_1_U66_n_55;
  wire mul_16s_32s_48_1_1_U66_n_56;
  wire mul_16s_32s_48_1_1_U66_n_57;
  wire mul_16s_32s_48_1_1_U66_n_58;
  wire mul_16s_32s_48_1_1_U66_n_59;
  wire mul_16s_32s_48_1_1_U66_n_60;
  wire mul_16s_32s_48_1_1_U66_n_61;
  wire mul_16s_32s_48_1_1_U66_n_62;
  wire mul_16s_32s_48_1_1_U66_n_63;
  wire mul_16s_32s_48_1_1_U66_n_64;
  wire mul_16s_32s_48_1_1_U66_n_65;
  wire mul_16s_32s_48_1_1_U66_n_66;
  wire mul_16s_32s_48_1_1_U66_n_67;
  wire mul_16s_32s_48_1_1_U66_n_68;
  wire mul_16s_32s_48_1_1_U66_n_69;
  wire mul_16s_32s_48_1_1_U66_n_70;
  wire mul_16s_32s_48_1_1_U66_n_71;
  wire mul_16s_32s_48_1_1_U66_n_72;
  wire mul_16s_32s_48_1_1_U66_n_73;
  wire mul_16s_32s_48_1_1_U66_n_74;
  wire mul_16s_32s_48_1_1_U66_n_75;
  wire mul_16s_32s_48_1_1_U66_n_76;
  wire mul_16s_32s_48_1_1_U66_n_77;
  wire mul_16s_32s_48_1_1_U66_n_78;
  wire mul_16s_32s_48_1_1_U66_n_79;
  wire mul_16s_32s_48_1_1_U66_n_80;
  wire mul_16s_32s_48_1_1_U66_n_81;
  wire mul_16s_32s_48_1_1_U66_n_82;
  wire mul_16s_32s_48_1_1_U66_n_83;
  wire mul_16s_32s_48_1_1_U66_n_84;
  wire mul_16s_32s_48_1_1_U66_n_85;
  wire mul_32s_32s_64_1_1_U68_n_41;
  wire mul_32s_32s_64_1_1_U68_n_42;
  wire mul_32s_7s_39_1_1_U69_n_113;
  wire mul_32s_7s_39_1_1_U69_n_40;
  wire mul_32s_7s_39_1_1_U69_n_41;
  wire mul_32s_7s_39_1_1_U69_n_42;
  wire mul_32s_7s_39_1_1_U69_n_43;
  wire [12:12]mux_1_1;
  wire p_0_in;
  wire [13:1]p_0_out;
  wire [31:0]q0;
  wire [31:0]q00;
  wire \q0[10]_i_3 ;
  wire \q0[10]_i_4 ;
  wire \q0[10]_i_5 ;
  wire \q0[10]_i_6 ;
  wire \q0[10]_i_7 ;
  wire \q0[10]_i_7_0 ;
  wire [5:0]\q0_reg[10] ;
  wire [3:0]\q0_reg[10]_0 ;
  wire \q0_reg[31] ;
  wire [2:0]\q0_reg[31]_0 ;
  wire [3:0]\q0_reg[31]_1 ;
  wire [31:0]\q0_reg[31]_2 ;
  wire [0:0]\q0_reg[31]_3 ;
  wire [1:0]\q1_reg[8] ;
  wire [1:0]\q1_reg[8]_0 ;
  wire ram_reg_0_15_0_0_i_10_n_40;
  wire ram_reg_0_15_0_0_i_12_n_40;
  wire ram_reg_0_15_0_0_i_13_n_40;
  wire ram_reg_0_15_0_0_i_7_n_40;
  wire ram_reg_0_15_0_0_i_9_n_40;
  wire ram_reg_0_7_0_0_i_19__1_n_40;
  wire ram_reg_0_7_0_0_i_7__1_n_40;
  wire ram_reg_0_7_0_0_i_7__2_n_40;
  wire ram_reg_0_7_0_0_i_8__1_n_40;
  wire ram_reg_0_7_0_0_i_8__2_n_40;
  wire ram_reg_0_7_0_0_i_9__1_n_40;
  wire ram_reg_0_7_0_0_i_9__2_n_40;
  wire [23:0]ram_reg_0_7_30_30_i_2__1;
  wire [23:0]ram_reg_0_7_30_30_i_2__2;
  wire [2:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_39__1_n_40;
  wire ram_reg_bram_0_i_40__1_n_40;
  wire ram_reg_bram_0_i_41__0_n_40;
  wire ram_reg_bram_0_i_42__0_n_40;
  wire ram_reg_bram_0_i_43__1_n_40;
  wire ram_reg_bram_0_i_43__3_n_40;
  wire ram_reg_bram_0_i_44__2_n_40;
  wire ram_reg_bram_0_i_45_n_40;
  wire ram_reg_bram_0_i_46__0_n_40;
  wire ram_reg_bram_0_i_47__0_n_40;
  wire ram_reg_bram_0_i_48_n_40;
  wire [15:0]reg_754;
  wire \reg_754[15]_i_1_n_40 ;
  wire [15:0]\reg_754_reg[15]_0 ;
  wire [31:0]reg_761;
  wire reg_7610;
  wire \reg_761[0]_i_10_n_40 ;
  wire \reg_761[0]_i_11_n_40 ;
  wire \reg_761[0]_i_12_n_40 ;
  wire \reg_761[0]_i_13_n_40 ;
  wire \reg_761[0]_i_14_n_40 ;
  wire \reg_761[0]_i_15_n_40 ;
  wire \reg_761[0]_i_16_n_40 ;
  wire \reg_761[0]_i_17_n_40 ;
  wire \reg_761[0]_i_18_n_40 ;
  wire \reg_761[0]_i_3_n_40 ;
  wire \reg_761[0]_i_4_n_40 ;
  wire \reg_761[0]_i_5_n_40 ;
  wire \reg_761[0]_i_6_n_40 ;
  wire \reg_761[0]_i_7_n_40 ;
  wire \reg_761[0]_i_8_n_40 ;
  wire \reg_761[0]_i_9_n_40 ;
  wire \reg_761[16]_i_2_n_40 ;
  wire \reg_761[16]_i_3_n_40 ;
  wire \reg_761[16]_i_4_n_40 ;
  wire \reg_761[16]_i_5_n_40 ;
  wire \reg_761[16]_i_6_n_40 ;
  wire \reg_761[16]_i_7_n_40 ;
  wire \reg_761[16]_i_8_n_40 ;
  wire \reg_761[16]_i_9_n_40 ;
  wire \reg_761[24]_i_2_n_40 ;
  wire \reg_761[24]_i_3_n_40 ;
  wire \reg_761[24]_i_4_n_40 ;
  wire \reg_761[24]_i_5_n_40 ;
  wire \reg_761[24]_i_6_n_40 ;
  wire \reg_761[24]_i_7_n_40 ;
  wire \reg_761[24]_i_8_n_40 ;
  wire \reg_761[24]_i_9_n_40 ;
  wire \reg_761[31]_i_3_n_40 ;
  wire \reg_761[31]_i_4_n_40 ;
  wire \reg_761[31]_i_5_n_40 ;
  wire \reg_761[31]_i_6_n_40 ;
  wire \reg_761[31]_i_7_n_40 ;
  wire \reg_761[31]_i_8_n_40 ;
  wire \reg_761[31]_i_9_n_40 ;
  wire \reg_761[8]_i_2_n_40 ;
  wire \reg_761[8]_i_3_n_40 ;
  wire \reg_761[8]_i_4_n_40 ;
  wire \reg_761[8]_i_5_n_40 ;
  wire \reg_761[8]_i_6_n_40 ;
  wire \reg_761[8]_i_7_n_40 ;
  wire \reg_761[8]_i_8_n_40 ;
  wire \reg_761[8]_i_9_n_40 ;
  wire \reg_761_reg[0]_i_1_n_40 ;
  wire \reg_761_reg[0]_i_1_n_41 ;
  wire \reg_761_reg[0]_i_1_n_42 ;
  wire \reg_761_reg[0]_i_1_n_43 ;
  wire \reg_761_reg[0]_i_1_n_44 ;
  wire \reg_761_reg[0]_i_1_n_45 ;
  wire \reg_761_reg[0]_i_1_n_46 ;
  wire \reg_761_reg[0]_i_1_n_47 ;
  wire \reg_761_reg[0]_i_2_n_40 ;
  wire \reg_761_reg[0]_i_2_n_41 ;
  wire \reg_761_reg[0]_i_2_n_42 ;
  wire \reg_761_reg[0]_i_2_n_43 ;
  wire \reg_761_reg[0]_i_2_n_44 ;
  wire \reg_761_reg[0]_i_2_n_45 ;
  wire \reg_761_reg[0]_i_2_n_46 ;
  wire \reg_761_reg[0]_i_2_n_47 ;
  wire \reg_761_reg[16]_i_1_n_40 ;
  wire \reg_761_reg[16]_i_1_n_41 ;
  wire \reg_761_reg[16]_i_1_n_42 ;
  wire \reg_761_reg[16]_i_1_n_43 ;
  wire \reg_761_reg[16]_i_1_n_44 ;
  wire \reg_761_reg[16]_i_1_n_45 ;
  wire \reg_761_reg[16]_i_1_n_46 ;
  wire \reg_761_reg[16]_i_1_n_47 ;
  wire \reg_761_reg[24]_i_1_n_40 ;
  wire \reg_761_reg[24]_i_1_n_41 ;
  wire \reg_761_reg[24]_i_1_n_42 ;
  wire \reg_761_reg[24]_i_1_n_43 ;
  wire \reg_761_reg[24]_i_1_n_44 ;
  wire \reg_761_reg[24]_i_1_n_45 ;
  wire \reg_761_reg[24]_i_1_n_46 ;
  wire \reg_761_reg[24]_i_1_n_47 ;
  wire \reg_761_reg[31]_i_2_n_42 ;
  wire \reg_761_reg[31]_i_2_n_43 ;
  wire \reg_761_reg[31]_i_2_n_44 ;
  wire \reg_761_reg[31]_i_2_n_45 ;
  wire \reg_761_reg[31]_i_2_n_46 ;
  wire \reg_761_reg[31]_i_2_n_47 ;
  wire \reg_761_reg[8]_i_1_n_40 ;
  wire \reg_761_reg[8]_i_1_n_41 ;
  wire \reg_761_reg[8]_i_1_n_42 ;
  wire \reg_761_reg[8]_i_1_n_43 ;
  wire \reg_761_reg[8]_i_1_n_44 ;
  wire \reg_761_reg[8]_i_1_n_45 ;
  wire \reg_761_reg[8]_i_1_n_46 ;
  wire \reg_761_reg[8]_i_1_n_47 ;
  wire [13:0]reg_765;
  wire \reg_765[13]_i_1_n_40 ;
  wire [13:0]\reg_765_reg[13]_0 ;
  wire [13:0]\reg_765_reg[13]_1 ;
  wire [14:11]select_ln624_fu_1766_p3__0;
  wire [38:4]sext_ln333_1_fu_2459_p1;
  wire [36:2]sext_ln333_fu_2450_p1;
  wire [18:0]sext_ln346_1_reg_2863;
  wire [31:0]sext_ln386_fu_2454_p1;
  wire [15:0]sext_ln477_2_reg_2989;
  wire [15:0]\sext_ln477_2_reg_2989_reg[15]_0 ;
  wire [15:0]sext_ln477_reg_2838;
  wire [15:0]\sext_ln477_reg_2838_reg[15]_0 ;
  wire [14:0]sext_ln479_5_reg_2994;
  wire [14:0]\sext_ln479_5_reg_2994_reg[14]_0 ;
  wire [14:0]sext_ln479_reg_2843;
  wire [14:0]\sext_ln479_reg_2843_reg[14]_0 ;
  wire [13:0]sext_ln543_reg_3015;
  wire [14:0]sext_ln580_4_fu_1329_p1;
  wire [14:0]sext_ln580_6_fu_2122_p1;
  wire [15:5]sext_ln599_2_fu_2164_p1;
  wire [4:0]sext_ln599_2_fu_2164_p1__0;
  wire [15:5]sext_ln599_fu_1371_p1;
  wire [4:0]sext_ln599_fu_1371_p1__0;
  wire [15:2]sext_ln617_fu_1736_p1;
  wire [14:0]sext_ln618_fu_1709_p1;
  wire [31:0]sub_ln378_fu_2412_p20_out;
  wire [31:0]sub_ln378_reg_3097;
  wire \sub_ln378_reg_3097[15]_i_2_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_3_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_4_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_5_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_6_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_7_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_8_n_40 ;
  wire \sub_ln378_reg_3097[15]_i_9_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_2_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_3_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_4_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_5_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_6_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_7_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_8_n_40 ;
  wire \sub_ln378_reg_3097[23]_i_9_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_2_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_3_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_4_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_5_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_6_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_7_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_8_n_40 ;
  wire \sub_ln378_reg_3097[31]_i_9_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_2_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_3_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_4_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_5_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_6_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_7_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_8_n_40 ;
  wire \sub_ln378_reg_3097[7]_i_9_n_40 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_40 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_41 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_42 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_43 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_44 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_45 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_46 ;
  wire \sub_ln378_reg_3097_reg[15]_i_1_n_47 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_40 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_41 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_42 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_43 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_44 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_45 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_46 ;
  wire \sub_ln378_reg_3097_reg[23]_i_1_n_47 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_41 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_42 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_43 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_44 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_45 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_46 ;
  wire \sub_ln378_reg_3097_reg[31]_i_1_n_47 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_40 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_41 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_42 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_43 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_44 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_45 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_46 ;
  wire \sub_ln378_reg_3097_reg[7]_i_1_n_47 ;
  wire [13:12]tmp_fu_1908_p6;
  wire [45:45]tmp_product__1;
  wire tmp_product__14_carry__3_i_1__0_n_40;
  wire tmp_product__14_carry__3_i_2__0_n_40;
  wire tmp_product__14_carry__3_i_3__0_n_40;
  wire tmp_product__14_carry__3_i_4__0_n_40;
  wire tmp_product__14_carry__3_i_5__0_n_40;
  wire tmp_product__14_carry__3_i_7__0_n_40;
  wire [46:0]tmp_product__1_0;
  wire [63:63]tmp_product__3;
  wire tmp_product_i_2__5_n_40;
  wire tmp_product_i_2__6_n_40;
  wire [10:0]\trunc_ln15_reg_2828_reg[0]_0 ;
  wire [3:0]\trunc_ln15_reg_2828_reg[3]_0 ;
  wire [3:0]\trunc_ln15_reg_2828_reg[3]_1 ;
  wire [30:0]trunc_ln345_fu_1097_p1;
  wire [31:31]trunc_ln345_fu_1097_p1__0;
  wire [30:0]trunc_ln345_reg_2848;
  wire \trunc_ln345_reg_2848[15]_i_2_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_3_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_4_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_5_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_6_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_7_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_8_n_40 ;
  wire \trunc_ln345_reg_2848[15]_i_9_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_2_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_3_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_4_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_5_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_6_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_7_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_8_n_40 ;
  wire \trunc_ln345_reg_2848[23]_i_9_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_2_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_3_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_4_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_5_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_6_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_7_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_8_n_40 ;
  wire \trunc_ln345_reg_2848[30]_i_9_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_2_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_3_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_4_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_5_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_6_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_7_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_8_n_40 ;
  wire \trunc_ln345_reg_2848[7]_i_9_n_40 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_40 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_41 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_42 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_43 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_44 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_45 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_46 ;
  wire \trunc_ln345_reg_2848_reg[15]_i_1_n_47 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_40 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_41 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_42 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_43 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_44 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_45 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_46 ;
  wire \trunc_ln345_reg_2848_reg[23]_i_1_n_47 ;
  wire [30:0]\trunc_ln345_reg_2848_reg[28]_0 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_41 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_42 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_43 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_44 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_45 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_46 ;
  wire \trunc_ln345_reg_2848_reg[30]_i_1_n_47 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_40 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_41 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_42 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_43 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_44 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_45 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_46 ;
  wire \trunc_ln345_reg_2848_reg[7]_i_1_n_47 ;
  wire [31:31]trunc_ln372_fu_2187_p1;
  wire [3:0]trunc_ln405_reg_3147;
  wire [31:0]trunc_ln469_2_fu_1830_p4;
  wire \trunc_ln522_2_reg_2961[2]_i_2_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_3_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_4_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_5_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_6_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_7_n_40 ;
  wire \trunc_ln522_2_reg_2961[2]_i_8_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_10_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_9_n_40 ;
  wire [6:0]\trunc_ln522_2_reg_2961_reg[0]_0 ;
  wire [3:0]\trunc_ln522_2_reg_2961_reg[3]_0 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_43 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_44 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_45 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_46 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_2_n_47 ;
  wire [31:0]trunc_ln_fu_1075_p4;
  wire [45:0]xa1_2_fu_338;
  wire \xa1_2_fu_338[15]_i_19_n_40 ;
  wire \xa1_2_fu_338[15]_i_20_n_40 ;
  wire \xa1_2_fu_338[15]_i_21_n_40 ;
  wire \xa1_2_fu_338[15]_i_22_n_40 ;
  wire \xa1_2_fu_338[15]_i_23_n_40 ;
  wire \xa1_2_fu_338[15]_i_24_n_40 ;
  wire \xa1_2_fu_338[15]_i_25_n_40 ;
  wire \xa1_2_fu_338[15]_i_2_n_40 ;
  wire \xa1_2_fu_338[15]_i_3_n_40 ;
  wire \xa1_2_fu_338[15]_i_4_n_40 ;
  wire \xa1_2_fu_338[15]_i_5_n_40 ;
  wire \xa1_2_fu_338[15]_i_6_n_40 ;
  wire \xa1_2_fu_338[15]_i_7_n_40 ;
  wire \xa1_2_fu_338[15]_i_8_n_40 ;
  wire \xa1_2_fu_338[15]_i_9_n_40 ;
  wire \xa1_2_fu_338[23]_i_19_n_40 ;
  wire \xa1_2_fu_338[23]_i_20_n_40 ;
  wire \xa1_2_fu_338[23]_i_21_n_40 ;
  wire \xa1_2_fu_338[23]_i_22_n_40 ;
  wire \xa1_2_fu_338[23]_i_23_n_40 ;
  wire \xa1_2_fu_338[23]_i_24_n_40 ;
  wire \xa1_2_fu_338[23]_i_25_n_40 ;
  wire \xa1_2_fu_338[23]_i_26_n_40 ;
  wire \xa1_2_fu_338[23]_i_2_n_40 ;
  wire \xa1_2_fu_338[23]_i_3_n_40 ;
  wire \xa1_2_fu_338[23]_i_4_n_40 ;
  wire \xa1_2_fu_338[23]_i_5_n_40 ;
  wire \xa1_2_fu_338[23]_i_6_n_40 ;
  wire \xa1_2_fu_338[23]_i_7_n_40 ;
  wire \xa1_2_fu_338[23]_i_8_n_40 ;
  wire \xa1_2_fu_338[23]_i_9_n_40 ;
  wire \xa1_2_fu_338[31]_i_19_n_40 ;
  wire \xa1_2_fu_338[31]_i_20_n_40 ;
  wire \xa1_2_fu_338[31]_i_21_n_40 ;
  wire \xa1_2_fu_338[31]_i_22_n_40 ;
  wire \xa1_2_fu_338[31]_i_23_n_40 ;
  wire \xa1_2_fu_338[31]_i_24_n_40 ;
  wire \xa1_2_fu_338[31]_i_25_n_40 ;
  wire \xa1_2_fu_338[31]_i_26_n_40 ;
  wire \xa1_2_fu_338[31]_i_2_n_40 ;
  wire \xa1_2_fu_338[31]_i_3_n_40 ;
  wire \xa1_2_fu_338[31]_i_4_n_40 ;
  wire \xa1_2_fu_338[31]_i_5_n_40 ;
  wire \xa1_2_fu_338[31]_i_6_n_40 ;
  wire \xa1_2_fu_338[31]_i_7_n_40 ;
  wire \xa1_2_fu_338[31]_i_8_n_40 ;
  wire \xa1_2_fu_338[31]_i_9_n_40 ;
  wire \xa1_2_fu_338[39]_i_19_n_40 ;
  wire \xa1_2_fu_338[39]_i_20_n_40 ;
  wire \xa1_2_fu_338[39]_i_21_n_40 ;
  wire \xa1_2_fu_338[39]_i_22_n_40 ;
  wire \xa1_2_fu_338[39]_i_23_n_40 ;
  wire \xa1_2_fu_338[39]_i_24_n_40 ;
  wire \xa1_2_fu_338[39]_i_25_n_40 ;
  wire \xa1_2_fu_338[39]_i_26_n_40 ;
  wire \xa1_2_fu_338[39]_i_2_n_40 ;
  wire \xa1_2_fu_338[39]_i_3_n_40 ;
  wire \xa1_2_fu_338[39]_i_4_n_40 ;
  wire \xa1_2_fu_338[39]_i_5_n_40 ;
  wire \xa1_2_fu_338[39]_i_6_n_40 ;
  wire \xa1_2_fu_338[39]_i_7_n_40 ;
  wire \xa1_2_fu_338[39]_i_8_n_40 ;
  wire \xa1_2_fu_338[39]_i_9_n_40 ;
  wire \xa1_2_fu_338[45]_i_14_n_40 ;
  wire \xa1_2_fu_338[45]_i_15_n_40 ;
  wire \xa1_2_fu_338[45]_i_16_n_40 ;
  wire \xa1_2_fu_338[45]_i_2_n_40 ;
  wire \xa1_2_fu_338[45]_i_3_n_40 ;
  wire \xa1_2_fu_338[45]_i_4_n_40 ;
  wire \xa1_2_fu_338[45]_i_5_n_40 ;
  wire \xa1_2_fu_338[45]_i_6_n_40 ;
  wire \xa1_2_fu_338[7]_i_2_n_40 ;
  wire \xa1_2_fu_338[7]_i_3_n_40 ;
  wire \xa1_2_fu_338[7]_i_4_n_40 ;
  wire \xa1_2_fu_338[7]_i_5_n_40 ;
  wire \xa1_2_fu_338[7]_i_6_n_40 ;
  wire \xa1_2_fu_338[7]_i_7_n_40 ;
  wire \xa1_2_fu_338[7]_i_8_n_40 ;
  wire \xa1_2_fu_338[7]_i_9_n_40 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_40 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_41 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_42 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_43 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_44 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_45 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_46 ;
  wire \xa1_2_fu_338_reg[15]_i_18_n_47 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_40 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_41 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_42 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_43 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_44 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_45 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_46 ;
  wire \xa1_2_fu_338_reg[23]_i_18_n_47 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_40 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_41 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_42 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_43 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_44 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_45 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_46 ;
  wire \xa1_2_fu_338_reg[31]_i_18_n_47 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_40 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_41 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_42 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_43 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_44 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_45 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_46 ;
  wire \xa1_2_fu_338_reg[39]_i_18_n_47 ;
  wire [31:0]\xa1_2_fu_338_reg[43]_0 ;
  wire \xa1_2_fu_338_reg[45]_i_13_n_45 ;
  wire \xa1_2_fu_338_reg[45]_i_13_n_46 ;
  wire \xa1_2_fu_338_reg[45]_i_13_n_47 ;
  wire xa2_2_fu_334;
  wire [45:36]xa2_2_fu_334_reg;
  wire [33:0]\xa2_2_fu_334_reg[35]_0 ;
  wire [11:0]\xa2_2_fu_334_reg[43]_0 ;
  wire \xa2_2_fu_334_reg_n_40_[0] ;
  wire \xa2_2_fu_334_reg_n_40_[1] ;
  wire \xout1[27]_i_2_n_40 ;
  wire \xout1[27]_i_3_n_40 ;
  wire \xout1[27]_i_4_n_40 ;
  wire \xout1[27]_i_5_n_40 ;
  wire \xout1[31]_i_2_n_40 ;
  wire \xout1[31]_i_3_n_40 ;
  wire \xout1[31]_i_4_n_40 ;
  wire \xout1[31]_i_5_n_40 ;
  wire \xout1[3]_i_19_n_40 ;
  wire \xout1[3]_i_20_n_40 ;
  wire \xout2[27]_i_3_n_40 ;
  wire \xout2[27]_i_4_n_40 ;
  wire \xout2[27]_i_5_n_40 ;
  wire \xout2[27]_i_6_n_40 ;
  wire \xout2[27]_i_7_n_40 ;
  wire \xout2[27]_i_8_n_40 ;
  wire \xout2[31]_i_3_n_40 ;
  wire \xout2[31]_i_4_n_40 ;
  wire \xout2[31]_i_5_n_40 ;
  wire \xout2[31]_i_6_n_40 ;
  wire [1:0]\xout2_reg[27] ;
  wire \xout2_reg[27]_i_1_n_40 ;
  wire \xout2_reg[27]_i_1_n_41 ;
  wire \xout2_reg[27]_i_1_n_42 ;
  wire \xout2_reg[27]_i_1_n_43 ;
  wire \xout2_reg[27]_i_1_n_44 ;
  wire \xout2_reg[27]_i_1_n_45 ;
  wire \xout2_reg[27]_i_1_n_46 ;
  wire \xout2_reg[27]_i_1_n_47 ;
  wire \xout2_reg[31]_i_2_n_45 ;
  wire \xout2_reg[31]_i_2_n_46 ;
  wire \xout2_reg[31]_i_2_n_47 ;
  wire \zl_6_fu_302_reg_n_40_[0] ;
  wire \zl_6_fu_302_reg_n_40_[10] ;
  wire \zl_6_fu_302_reg_n_40_[11] ;
  wire \zl_6_fu_302_reg_n_40_[12] ;
  wire \zl_6_fu_302_reg_n_40_[13] ;
  wire \zl_6_fu_302_reg_n_40_[1] ;
  wire \zl_6_fu_302_reg_n_40_[2] ;
  wire \zl_6_fu_302_reg_n_40_[3] ;
  wire \zl_6_fu_302_reg_n_40_[4] ;
  wire \zl_6_fu_302_reg_n_40_[5] ;
  wire \zl_6_fu_302_reg_n_40_[6] ;
  wire \zl_6_fu_302_reg_n_40_[7] ;
  wire \zl_6_fu_302_reg_n_40_[8] ;
  wire \zl_6_fu_302_reg_n_40_[9] ;
  wire \zl_9_fu_318_reg_n_40_[0] ;
  wire \zl_9_fu_318_reg_n_40_[10] ;
  wire \zl_9_fu_318_reg_n_40_[11] ;
  wire \zl_9_fu_318_reg_n_40_[12] ;
  wire \zl_9_fu_318_reg_n_40_[13] ;
  wire \zl_9_fu_318_reg_n_40_[1] ;
  wire \zl_9_fu_318_reg_n_40_[2] ;
  wire \zl_9_fu_318_reg_n_40_[3] ;
  wire \zl_9_fu_318_reg_n_40_[4] ;
  wire \zl_9_fu_318_reg_n_40_[5] ;
  wire \zl_9_fu_318_reg_n_40_[6] ;
  wire \zl_9_fu_318_reg_n_40_[7] ;
  wire \zl_9_fu_318_reg_n_40_[8] ;
  wire \zl_9_fu_318_reg_n_40_[9] ;
  wire [7:7]\NLW_add_ln371_reg_3081_reg[31]_i_1_CO_UNCONNECTED ;
  wire [6:0]\NLW_apl1_11_reg_3075_reg[0]_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_apl1_11_reg_3075_reg[17]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_apl1_11_reg_3075_reg[17]_i_2_O_UNCONNECTED ;
  wire [6:0]\NLW_apl1_reg_2932_reg[0]_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_apl1_reg_2932_reg[17]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_apl1_reg_2932_reg[17]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl2_8_reg_3069_reg[15]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_apl2_8_reg_3069_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:4]\NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl2_reg_2926_reg[15]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_apl2_reg_2926_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah1_reg[15]_i_10_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah1_reg[15]_i_13_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_ah1_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah1_reg[15]_i_4_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_al1_reg[15]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_al1_reg[15]_i_14_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED ;
  wire [7:1]\NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED ;
  wire [7:6]\NLW_dec_rlt1_reg[30]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_dec_rlt1_reg[30]_i_2_O_UNCONNECTED ;
  wire [6:0]\NLW_reg_761_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_reg_761_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_reg_761_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_761_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_sub_ln378_reg_3097_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln345_reg_2848_reg[30]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_xa1_2_fu_338_reg[15]_i_18_O_UNCONNECTED ;
  wire [7:3]\NLW_xa1_2_fu_338_reg[45]_i_13_CO_UNCONNECTED ;
  wire [7:4]\NLW_xa1_2_fu_338_reg[45]_i_13_O_UNCONNECTED ;
  wire [7:3]\NLW_xout2_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_xout2_reg[31]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln347_reg_2868[15]_i_2 
       (.I0(trunc_ln345_fu_1097_p1[15]),
        .O(\add_ln347_reg_2868[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_2 
       (.I0(trunc_ln345_fu_1097_p1[22]),
        .I1(trunc_ln345_fu_1097_p1[23]),
        .O(\add_ln347_reg_2868[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_3 
       (.I0(trunc_ln345_fu_1097_p1[21]),
        .I1(trunc_ln345_fu_1097_p1[22]),
        .O(\add_ln347_reg_2868[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_4 
       (.I0(trunc_ln345_fu_1097_p1[20]),
        .I1(trunc_ln345_fu_1097_p1[21]),
        .O(\add_ln347_reg_2868[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_5 
       (.I0(trunc_ln345_fu_1097_p1[19]),
        .I1(trunc_ln345_fu_1097_p1[20]),
        .O(\add_ln347_reg_2868[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_6 
       (.I0(trunc_ln345_fu_1097_p1[18]),
        .I1(trunc_ln345_fu_1097_p1[19]),
        .O(\add_ln347_reg_2868[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_7 
       (.I0(trunc_ln345_fu_1097_p1[17]),
        .I1(trunc_ln345_fu_1097_p1[18]),
        .O(\add_ln347_reg_2868[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_8 
       (.I0(trunc_ln345_fu_1097_p1[16]),
        .I1(trunc_ln345_fu_1097_p1[17]),
        .O(\add_ln347_reg_2868[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[23]_i_9 
       (.I0(trunc_ln345_fu_1097_p1[15]),
        .I1(trunc_ln345_fu_1097_p1[16]),
        .O(\add_ln347_reg_2868[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_2 
       (.I0(trunc_ln345_fu_1097_p1[30]),
        .I1(trunc_ln345_fu_1097_p1__0),
        .O(\add_ln347_reg_2868[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_3 
       (.I0(trunc_ln345_fu_1097_p1[29]),
        .I1(trunc_ln345_fu_1097_p1[30]),
        .O(\add_ln347_reg_2868[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_4 
       (.I0(trunc_ln345_fu_1097_p1[28]),
        .I1(trunc_ln345_fu_1097_p1[29]),
        .O(\add_ln347_reg_2868[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_5 
       (.I0(trunc_ln345_fu_1097_p1[27]),
        .I1(trunc_ln345_fu_1097_p1[28]),
        .O(\add_ln347_reg_2868[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_6 
       (.I0(trunc_ln345_fu_1097_p1[26]),
        .I1(trunc_ln345_fu_1097_p1[27]),
        .O(\add_ln347_reg_2868[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_7 
       (.I0(trunc_ln345_fu_1097_p1[25]),
        .I1(trunc_ln345_fu_1097_p1[26]),
        .O(\add_ln347_reg_2868[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_8 
       (.I0(trunc_ln345_fu_1097_p1[24]),
        .I1(trunc_ln345_fu_1097_p1[25]),
        .O(\add_ln347_reg_2868[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln347_reg_2868[31]_i_9 
       (.I0(trunc_ln345_fu_1097_p1[23]),
        .I1(trunc_ln345_fu_1097_p1[24]),
        .O(\add_ln347_reg_2868[31]_i_9_n_40 ));
  FDRE \add_ln347_reg_2868_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[0]),
        .Q(add_ln347_reg_2868[0]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[10]),
        .Q(add_ln347_reg_2868[10]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[11]),
        .Q(add_ln347_reg_2868[11]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[12]),
        .Q(add_ln347_reg_2868[12]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[13]),
        .Q(add_ln347_reg_2868[13]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[14]),
        .Q(add_ln347_reg_2868[14]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[15]),
        .Q(add_ln347_reg_2868[15]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[16] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[16]),
        .Q(add_ln347_reg_2868[16]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[17] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[17]),
        .Q(add_ln347_reg_2868[17]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[18] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[18]),
        .Q(add_ln347_reg_2868[18]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[19] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[19]),
        .Q(add_ln347_reg_2868[19]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[1]),
        .Q(add_ln347_reg_2868[1]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[20] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[20]),
        .Q(add_ln347_reg_2868[20]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[21] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[21]),
        .Q(add_ln347_reg_2868[21]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[22] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[22]),
        .Q(add_ln347_reg_2868[22]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[23] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[23]),
        .Q(add_ln347_reg_2868[23]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[24] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[24]),
        .Q(add_ln347_reg_2868[24]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[25] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[25]),
        .Q(add_ln347_reg_2868[25]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[26] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[26]),
        .Q(add_ln347_reg_2868[26]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[27] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[27]),
        .Q(add_ln347_reg_2868[27]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[28] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[28]),
        .Q(add_ln347_reg_2868[28]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[29] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[29]),
        .Q(add_ln347_reg_2868[29]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[2]),
        .Q(add_ln347_reg_2868[2]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[30] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[30]),
        .Q(add_ln347_reg_2868[30]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[31] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[31]),
        .Q(add_ln347_reg_2868[31]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[3]),
        .Q(add_ln347_reg_2868[3]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[4]),
        .Q(add_ln347_reg_2868[4]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[5]),
        .Q(add_ln347_reg_2868[5]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[6]),
        .Q(add_ln347_reg_2868[6]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[7]),
        .Q(add_ln347_reg_2868[7]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[8]),
        .Q(add_ln347_reg_2868[8]),
        .R(1'b0));
  FDRE \add_ln347_reg_2868_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln347_fu_1160_p2[9]),
        .Q(add_ln347_reg_2868[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln350_reg_2874[15]_i_2 
       (.I0(trunc_ln_fu_1075_p4[15]),
        .O(\add_ln350_reg_2874[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_2 
       (.I0(trunc_ln_fu_1075_p4[22]),
        .I1(trunc_ln_fu_1075_p4[23]),
        .O(\add_ln350_reg_2874[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_3 
       (.I0(trunc_ln_fu_1075_p4[21]),
        .I1(trunc_ln_fu_1075_p4[22]),
        .O(\add_ln350_reg_2874[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_4 
       (.I0(trunc_ln_fu_1075_p4[20]),
        .I1(trunc_ln_fu_1075_p4[21]),
        .O(\add_ln350_reg_2874[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_5 
       (.I0(trunc_ln_fu_1075_p4[19]),
        .I1(trunc_ln_fu_1075_p4[20]),
        .O(\add_ln350_reg_2874[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_6 
       (.I0(trunc_ln_fu_1075_p4[18]),
        .I1(trunc_ln_fu_1075_p4[19]),
        .O(\add_ln350_reg_2874[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_7 
       (.I0(trunc_ln_fu_1075_p4[17]),
        .I1(trunc_ln_fu_1075_p4[18]),
        .O(\add_ln350_reg_2874[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_8 
       (.I0(trunc_ln_fu_1075_p4[16]),
        .I1(trunc_ln_fu_1075_p4[17]),
        .O(\add_ln350_reg_2874[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[23]_i_9 
       (.I0(trunc_ln_fu_1075_p4[15]),
        .I1(trunc_ln_fu_1075_p4[16]),
        .O(\add_ln350_reg_2874[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_2 
       (.I0(trunc_ln_fu_1075_p4[31]),
        .I1(trunc_ln_fu_1075_p4[30]),
        .O(\add_ln350_reg_2874[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_3 
       (.I0(trunc_ln_fu_1075_p4[29]),
        .I1(trunc_ln_fu_1075_p4[30]),
        .O(\add_ln350_reg_2874[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_4 
       (.I0(trunc_ln_fu_1075_p4[28]),
        .I1(trunc_ln_fu_1075_p4[29]),
        .O(\add_ln350_reg_2874[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_5 
       (.I0(trunc_ln_fu_1075_p4[27]),
        .I1(trunc_ln_fu_1075_p4[28]),
        .O(\add_ln350_reg_2874[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_6 
       (.I0(trunc_ln_fu_1075_p4[26]),
        .I1(trunc_ln_fu_1075_p4[27]),
        .O(\add_ln350_reg_2874[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_7 
       (.I0(trunc_ln_fu_1075_p4[25]),
        .I1(trunc_ln_fu_1075_p4[26]),
        .O(\add_ln350_reg_2874[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_8 
       (.I0(trunc_ln_fu_1075_p4[24]),
        .I1(trunc_ln_fu_1075_p4[25]),
        .O(\add_ln350_reg_2874[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln350_reg_2874[31]_i_9 
       (.I0(trunc_ln_fu_1075_p4[23]),
        .I1(trunc_ln_fu_1075_p4[24]),
        .O(\add_ln350_reg_2874[31]_i_9_n_40 ));
  FDRE \add_ln350_reg_2874_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[0]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[10]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[11]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[12]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[13]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[14]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[15]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[16] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[16]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[17] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[17]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[18] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[18]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[19] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[19]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[1]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[20] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[20]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[21] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[21]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[22] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[22]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[23] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[23]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[24] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[24]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[25] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[25]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[26] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[26]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[27] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[27]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[28] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[28]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[29] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[29]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[2]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[30] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[30]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[31] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[31]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[3]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[4]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[5]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[6]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[7]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[8]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln350_reg_2874_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(add_ln350_fu_1195_p2[9]),
        .Q(\add_ln350_reg_2874_reg[31]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln367_reg_3004[15]_i_2 
       (.I0(trunc_ln469_2_fu_1830_p4[13]),
        .O(\add_ln367_reg_3004[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[15]_i_3 
       (.I0(trunc_ln469_2_fu_1830_p4[14]),
        .I1(trunc_ln469_2_fu_1830_p4[15]),
        .O(\add_ln367_reg_3004[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[15]_i_4 
       (.I0(trunc_ln469_2_fu_1830_p4[13]),
        .I1(trunc_ln469_2_fu_1830_p4[14]),
        .O(\add_ln367_reg_3004[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_2 
       (.I0(trunc_ln469_2_fu_1830_p4[22]),
        .I1(trunc_ln469_2_fu_1830_p4[23]),
        .O(\add_ln367_reg_3004[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_3 
       (.I0(trunc_ln469_2_fu_1830_p4[21]),
        .I1(trunc_ln469_2_fu_1830_p4[22]),
        .O(\add_ln367_reg_3004[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_4 
       (.I0(trunc_ln469_2_fu_1830_p4[20]),
        .I1(trunc_ln469_2_fu_1830_p4[21]),
        .O(\add_ln367_reg_3004[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_5 
       (.I0(trunc_ln469_2_fu_1830_p4[19]),
        .I1(trunc_ln469_2_fu_1830_p4[20]),
        .O(\add_ln367_reg_3004[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_6 
       (.I0(trunc_ln469_2_fu_1830_p4[18]),
        .I1(trunc_ln469_2_fu_1830_p4[19]),
        .O(\add_ln367_reg_3004[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_7 
       (.I0(trunc_ln469_2_fu_1830_p4[17]),
        .I1(trunc_ln469_2_fu_1830_p4[18]),
        .O(\add_ln367_reg_3004[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_8 
       (.I0(trunc_ln469_2_fu_1830_p4[16]),
        .I1(trunc_ln469_2_fu_1830_p4[17]),
        .O(\add_ln367_reg_3004[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[23]_i_9 
       (.I0(trunc_ln469_2_fu_1830_p4[15]),
        .I1(trunc_ln469_2_fu_1830_p4[16]),
        .O(\add_ln367_reg_3004[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_2 
       (.I0(trunc_ln469_2_fu_1830_p4[30]),
        .I1(trunc_ln469_2_fu_1830_p4[31]),
        .O(\add_ln367_reg_3004[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_3 
       (.I0(trunc_ln469_2_fu_1830_p4[29]),
        .I1(trunc_ln469_2_fu_1830_p4[30]),
        .O(\add_ln367_reg_3004[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_4 
       (.I0(trunc_ln469_2_fu_1830_p4[28]),
        .I1(trunc_ln469_2_fu_1830_p4[29]),
        .O(\add_ln367_reg_3004[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_5 
       (.I0(trunc_ln469_2_fu_1830_p4[27]),
        .I1(trunc_ln469_2_fu_1830_p4[28]),
        .O(\add_ln367_reg_3004[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_6 
       (.I0(trunc_ln469_2_fu_1830_p4[26]),
        .I1(trunc_ln469_2_fu_1830_p4[27]),
        .O(\add_ln367_reg_3004[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_7 
       (.I0(trunc_ln469_2_fu_1830_p4[25]),
        .I1(trunc_ln469_2_fu_1830_p4[26]),
        .O(\add_ln367_reg_3004[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_8 
       (.I0(trunc_ln469_2_fu_1830_p4[24]),
        .I1(trunc_ln469_2_fu_1830_p4[25]),
        .O(\add_ln367_reg_3004[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln367_reg_3004[31]_i_9 
       (.I0(trunc_ln469_2_fu_1830_p4[23]),
        .I1(trunc_ln469_2_fu_1830_p4[24]),
        .O(\add_ln367_reg_3004[31]_i_9_n_40 ));
  FDRE \add_ln367_reg_3004_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[0]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[10]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[11]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[12]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[13]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[14]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[15]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[16] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[16]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[17] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[17]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[18] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[18]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[19] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[19]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[1]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[20] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[20]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[21] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[21]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[22] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[22]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[23] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[23]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[24] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[24]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[25] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[25]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[26] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[26]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[27] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[27]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[28] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[28]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[29] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[29]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[2]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[30] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[30]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[31] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[31]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[3]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[4]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[5]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[6]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[7]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[8]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln367_reg_3004_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(add_ln367_fu_1974_p2[9]),
        .Q(\add_ln367_reg_3004_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_2 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [15]),
        .I1(reg_761[15]),
        .O(\add_ln371_reg_3081[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_3 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [14]),
        .I1(reg_761[14]),
        .O(\add_ln371_reg_3081[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_4 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [13]),
        .I1(reg_761[13]),
        .O(\add_ln371_reg_3081[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_5 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [12]),
        .I1(reg_761[12]),
        .O(\add_ln371_reg_3081[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_6 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [11]),
        .I1(reg_761[11]),
        .O(\add_ln371_reg_3081[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_7 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [10]),
        .I1(reg_761[10]),
        .O(\add_ln371_reg_3081[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_8 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [9]),
        .I1(reg_761[9]),
        .O(\add_ln371_reg_3081[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[15]_i_9 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [8]),
        .I1(reg_761[8]),
        .O(\add_ln371_reg_3081[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_2 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [23]),
        .I1(reg_761[23]),
        .O(\add_ln371_reg_3081[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_3 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [22]),
        .I1(reg_761[22]),
        .O(\add_ln371_reg_3081[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_4 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [21]),
        .I1(reg_761[21]),
        .O(\add_ln371_reg_3081[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_5 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [20]),
        .I1(reg_761[20]),
        .O(\add_ln371_reg_3081[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_6 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [19]),
        .I1(reg_761[19]),
        .O(\add_ln371_reg_3081[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_7 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [18]),
        .I1(reg_761[18]),
        .O(\add_ln371_reg_3081[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_8 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [17]),
        .I1(reg_761[17]),
        .O(\add_ln371_reg_3081[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[23]_i_9 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [16]),
        .I1(reg_761[16]),
        .O(\add_ln371_reg_3081[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_2 
       (.I0(reg_761[31]),
        .I1(\add_ln367_reg_3004_reg[31]_0 [31]),
        .O(\add_ln371_reg_3081[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_3 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [30]),
        .I1(reg_761[30]),
        .O(\add_ln371_reg_3081[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_4 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [29]),
        .I1(reg_761[29]),
        .O(\add_ln371_reg_3081[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_5 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [28]),
        .I1(reg_761[28]),
        .O(\add_ln371_reg_3081[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_6 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [27]),
        .I1(reg_761[27]),
        .O(\add_ln371_reg_3081[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_7 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [26]),
        .I1(reg_761[26]),
        .O(\add_ln371_reg_3081[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_8 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [25]),
        .I1(reg_761[25]),
        .O(\add_ln371_reg_3081[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[31]_i_9 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [24]),
        .I1(reg_761[24]),
        .O(\add_ln371_reg_3081[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_2 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [7]),
        .I1(reg_761[7]),
        .O(\add_ln371_reg_3081[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_3 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [6]),
        .I1(reg_761[6]),
        .O(\add_ln371_reg_3081[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_4 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [5]),
        .I1(reg_761[5]),
        .O(\add_ln371_reg_3081[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_5 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [4]),
        .I1(reg_761[4]),
        .O(\add_ln371_reg_3081[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_6 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [3]),
        .I1(reg_761[3]),
        .O(\add_ln371_reg_3081[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_7 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [2]),
        .I1(reg_761[2]),
        .O(\add_ln371_reg_3081[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_8 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [1]),
        .I1(reg_761[1]),
        .O(\add_ln371_reg_3081[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln371_reg_3081[7]_i_9 
       (.I0(\add_ln367_reg_3004_reg[31]_0 [0]),
        .I1(reg_761[0]),
        .O(\add_ln371_reg_3081[7]_i_9_n_40 ));
  FDRE \add_ln371_reg_3081_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [0]),
        .Q(add_ln371_reg_3081[0]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [10]),
        .Q(add_ln371_reg_3081[10]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [11]),
        .Q(add_ln371_reg_3081[11]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [12]),
        .Q(add_ln371_reg_3081[12]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [13]),
        .Q(add_ln371_reg_3081[13]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [14]),
        .Q(add_ln371_reg_3081[14]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [15]),
        .Q(add_ln371_reg_3081[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln371_reg_3081_reg[15]_i_1 
       (.CI(\add_ln371_reg_3081_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln371_reg_3081_reg[15]_i_1_n_40 ,\add_ln371_reg_3081_reg[15]_i_1_n_41 ,\add_ln371_reg_3081_reg[15]_i_1_n_42 ,\add_ln371_reg_3081_reg[15]_i_1_n_43 ,\add_ln371_reg_3081_reg[15]_i_1_n_44 ,\add_ln371_reg_3081_reg[15]_i_1_n_45 ,\add_ln371_reg_3081_reg[15]_i_1_n_46 ,\add_ln371_reg_3081_reg[15]_i_1_n_47 }),
        .DI(\add_ln367_reg_3004_reg[31]_0 [15:8]),
        .O(\add_ln367_reg_3004_reg[30]_0 [15:8]),
        .S({\add_ln371_reg_3081[15]_i_2_n_40 ,\add_ln371_reg_3081[15]_i_3_n_40 ,\add_ln371_reg_3081[15]_i_4_n_40 ,\add_ln371_reg_3081[15]_i_5_n_40 ,\add_ln371_reg_3081[15]_i_6_n_40 ,\add_ln371_reg_3081[15]_i_7_n_40 ,\add_ln371_reg_3081[15]_i_8_n_40 ,\add_ln371_reg_3081[15]_i_9_n_40 }));
  FDRE \add_ln371_reg_3081_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [16]),
        .Q(add_ln371_reg_3081[16]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [17]),
        .Q(add_ln371_reg_3081[17]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [18]),
        .Q(add_ln371_reg_3081[18]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [19]),
        .Q(add_ln371_reg_3081[19]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [1]),
        .Q(add_ln371_reg_3081[1]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [20]),
        .Q(add_ln371_reg_3081[20]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [21]),
        .Q(add_ln371_reg_3081[21]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [22]),
        .Q(add_ln371_reg_3081[22]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [23]),
        .Q(add_ln371_reg_3081[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln371_reg_3081_reg[23]_i_1 
       (.CI(\add_ln371_reg_3081_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln371_reg_3081_reg[23]_i_1_n_40 ,\add_ln371_reg_3081_reg[23]_i_1_n_41 ,\add_ln371_reg_3081_reg[23]_i_1_n_42 ,\add_ln371_reg_3081_reg[23]_i_1_n_43 ,\add_ln371_reg_3081_reg[23]_i_1_n_44 ,\add_ln371_reg_3081_reg[23]_i_1_n_45 ,\add_ln371_reg_3081_reg[23]_i_1_n_46 ,\add_ln371_reg_3081_reg[23]_i_1_n_47 }),
        .DI(\add_ln367_reg_3004_reg[31]_0 [23:16]),
        .O(\add_ln367_reg_3004_reg[30]_0 [23:16]),
        .S({\add_ln371_reg_3081[23]_i_2_n_40 ,\add_ln371_reg_3081[23]_i_3_n_40 ,\add_ln371_reg_3081[23]_i_4_n_40 ,\add_ln371_reg_3081[23]_i_5_n_40 ,\add_ln371_reg_3081[23]_i_6_n_40 ,\add_ln371_reg_3081[23]_i_7_n_40 ,\add_ln371_reg_3081[23]_i_8_n_40 ,\add_ln371_reg_3081[23]_i_9_n_40 }));
  FDRE \add_ln371_reg_3081_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [24]),
        .Q(add_ln371_reg_3081[24]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [25]),
        .Q(add_ln371_reg_3081[25]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [26]),
        .Q(add_ln371_reg_3081[26]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [27]),
        .Q(add_ln371_reg_3081[27]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [28]),
        .Q(add_ln371_reg_3081[28]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [29]),
        .Q(add_ln371_reg_3081[29]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [2]),
        .Q(add_ln371_reg_3081[2]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [30]),
        .Q(add_ln371_reg_3081[30]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(trunc_ln372_fu_2187_p1),
        .Q(add_ln371_reg_3081[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln371_reg_3081_reg[31]_i_1 
       (.CI(\add_ln371_reg_3081_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln371_reg_3081_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln371_reg_3081_reg[31]_i_1_n_41 ,\add_ln371_reg_3081_reg[31]_i_1_n_42 ,\add_ln371_reg_3081_reg[31]_i_1_n_43 ,\add_ln371_reg_3081_reg[31]_i_1_n_44 ,\add_ln371_reg_3081_reg[31]_i_1_n_45 ,\add_ln371_reg_3081_reg[31]_i_1_n_46 ,\add_ln371_reg_3081_reg[31]_i_1_n_47 }),
        .DI({1'b0,\add_ln367_reg_3004_reg[31]_0 [30:24]}),
        .O({trunc_ln372_fu_2187_p1,\add_ln367_reg_3004_reg[30]_0 [30:24]}),
        .S({\add_ln371_reg_3081[31]_i_2_n_40 ,\add_ln371_reg_3081[31]_i_3_n_40 ,\add_ln371_reg_3081[31]_i_4_n_40 ,\add_ln371_reg_3081[31]_i_5_n_40 ,\add_ln371_reg_3081[31]_i_6_n_40 ,\add_ln371_reg_3081[31]_i_7_n_40 ,\add_ln371_reg_3081[31]_i_8_n_40 ,\add_ln371_reg_3081[31]_i_9_n_40 }));
  FDRE \add_ln371_reg_3081_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [3]),
        .Q(add_ln371_reg_3081[3]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [4]),
        .Q(add_ln371_reg_3081[4]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [5]),
        .Q(add_ln371_reg_3081[5]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [6]),
        .Q(add_ln371_reg_3081[6]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [7]),
        .Q(add_ln371_reg_3081[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln371_reg_3081_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln371_reg_3081_reg[7]_i_1_n_40 ,\add_ln371_reg_3081_reg[7]_i_1_n_41 ,\add_ln371_reg_3081_reg[7]_i_1_n_42 ,\add_ln371_reg_3081_reg[7]_i_1_n_43 ,\add_ln371_reg_3081_reg[7]_i_1_n_44 ,\add_ln371_reg_3081_reg[7]_i_1_n_45 ,\add_ln371_reg_3081_reg[7]_i_1_n_46 ,\add_ln371_reg_3081_reg[7]_i_1_n_47 }),
        .DI(\add_ln367_reg_3004_reg[31]_0 [7:0]),
        .O(\add_ln367_reg_3004_reg[30]_0 [7:0]),
        .S({\add_ln371_reg_3081[7]_i_2_n_40 ,\add_ln371_reg_3081[7]_i_3_n_40 ,\add_ln371_reg_3081[7]_i_4_n_40 ,\add_ln371_reg_3081[7]_i_5_n_40 ,\add_ln371_reg_3081[7]_i_6_n_40 ,\add_ln371_reg_3081[7]_i_7_n_40 ,\add_ln371_reg_3081[7]_i_8_n_40 ,\add_ln371_reg_3081[7]_i_9_n_40 }));
  FDRE \add_ln371_reg_3081_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [8]),
        .Q(add_ln371_reg_3081[8]),
        .R(1'b0));
  FDRE \add_ln371_reg_3081_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\add_ln367_reg_3004_reg[30]_0 [9]),
        .Q(add_ln371_reg_3081[9]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[0]),
        .Q(add_ln379_reg_3102[0]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[10]),
        .Q(add_ln379_reg_3102[10]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[11]),
        .Q(add_ln379_reg_3102[11]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[12]),
        .Q(add_ln379_reg_3102[12]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[13]),
        .Q(add_ln379_reg_3102[13]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[14]),
        .Q(add_ln379_reg_3102[14]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[15]),
        .Q(add_ln379_reg_3102[15]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[16]),
        .Q(add_ln379_reg_3102[16]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[17]),
        .Q(add_ln379_reg_3102[17]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[18]),
        .Q(add_ln379_reg_3102[18]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[19]),
        .Q(add_ln379_reg_3102[19]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[1]),
        .Q(add_ln379_reg_3102[1]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[20]),
        .Q(add_ln379_reg_3102[20]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[21]),
        .Q(add_ln379_reg_3102[21]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[22]),
        .Q(add_ln379_reg_3102[22]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[23]),
        .Q(add_ln379_reg_3102[23]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[24]),
        .Q(add_ln379_reg_3102[24]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[25]),
        .Q(add_ln379_reg_3102[25]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[26]),
        .Q(add_ln379_reg_3102[26]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[27]),
        .Q(add_ln379_reg_3102[27]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[28]),
        .Q(add_ln379_reg_3102[28]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[29]),
        .Q(add_ln379_reg_3102[29]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[2]),
        .Q(add_ln379_reg_3102[2]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[30]),
        .Q(add_ln379_reg_3102[30]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[31]),
        .Q(add_ln379_reg_3102[31]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[3]),
        .Q(add_ln379_reg_3102[3]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[4]),
        .Q(add_ln379_reg_3102[4]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[5]),
        .Q(add_ln379_reg_3102[5]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[6]),
        .Q(add_ln379_reg_3102[6]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[7]),
        .Q(add_ln379_reg_3102[7]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[8]),
        .Q(add_ln379_reg_3102[8]),
        .R(1'b0));
  FDRE \add_ln379_reg_3102_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sext_ln386_fu_2454_p1[9]),
        .Q(add_ln379_reg_3102[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_decode_fu_519_ap_ready),
        .I1(grp_decode_fu_519_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_40_[0] ),
        .O(grp_decode_fu_519_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(grp_decode_fu_519_ap_ready),
        .I1(grp_decode_fu_519_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_40_[0] ),
        .I3(\q0_reg[10] [5]),
        .I4(\q0_reg[10] [4]),
        .O(\ap_CS_fsm_reg[10]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(\q0_reg[10] [5]),
        .I1(grp_decode_fu_519_ap_ready),
        .I2(grp_decode_fu_519_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_40_[0] ),
        .O(\ap_CS_fsm_reg[10]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_CS_fsm_state27),
        .I1(i_15_fu_350_reg[2]),
        .I2(i_15_fu_350_reg[3]),
        .I3(i_15_fu_350_reg[1]),
        .I4(i_15_fu_350_reg[0]),
        .O(grp_decode_fu_519_ap_ready));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[13]_i_1__0_n_40 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(i_16_fu_322[1]),
        .I1(i_16_fu_322[0]),
        .I2(i_16_fu_322[2]),
        .I3(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[14]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(i_16_fu_322[1]),
        .I2(i_16_fu_322[0]),
        .I3(i_16_fu_322[2]),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(grp_decode_fu_519_dec_deth_o_ap_vld),
        .I1(\ap_CS_fsm_reg[19]_0 [2]),
        .I2(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[16]_i_1__0_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \ap_CS_fsm[17]_i_1__0 
       (.I0(i_18_fu_326[2]),
        .I1(i_18_fu_326[1]),
        .I2(i_18_fu_326[0]),
        .I3(ap_CS_fsm_state17),
        .I4(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hF7000000)) 
    \ap_CS_fsm[18]_i_1__0 
       (.I0(i_18_fu_326[2]),
        .I1(i_18_fu_326[1]),
        .I2(i_18_fu_326[0]),
        .I3(ap_CS_fsm_state17),
        .I4(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .O(\ap_CS_fsm[18]_i_1__0_n_40 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(i_18_fu_326[0]),
        .I2(i_18_fu_326[1]),
        .I3(i_18_fu_326[2]),
        .O(ap_NS_fsm[19]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[6]_i_1__0_n_40 ),
        .I1(grp_decode_fu_519_wl_code_table_ce0),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state25),
        .I4(ADDRARDADDR[2]),
        .I5(\ap_CS_fsm[1]_i_2__0_n_40 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_3__0_n_40 ),
        .I1(\ap_CS_fsm[1]_i_4__0_n_40 ),
        .I2(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .I3(tmp_product_i_2__6_n_40),
        .I4(ap_CS_fsm_state28),
        .I5(grp_decode_fu_519_xout2_ap_vld),
        .O(\ap_CS_fsm[1]_i_2__0_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm_reg[19]_0 [1]),
        .O(\ap_CS_fsm[1]_i_3__0_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(reg_7610),
        .I3(ap_NS_fsm111_out),
        .I4(grp_decode_fu_519_h_ce1),
        .I5(ap_CS_fsm_state27),
        .O(\ap_CS_fsm[1]_i_4__0_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[23]_i_1__0 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state25),
        .O(xa2_2_fu_334));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[24]_i_1__0 
       (.I0(grp_decode_fu_519_h_ce1),
        .I1(i_012_fu_342_reg[2]),
        .I2(i_012_fu_342_reg[3]),
        .I3(i_012_fu_342_reg[0]),
        .I4(i_012_fu_342_reg[1]),
        .O(ap_NS_fsm[24]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[25]_i_1__0 
       (.I0(grp_decode_fu_519_h_ce1),
        .I1(i_012_fu_342_reg[2]),
        .I2(i_012_fu_342_reg[3]),
        .I3(i_012_fu_342_reg[0]),
        .I4(i_012_fu_342_reg[1]),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .O(ap_NS_fsm[26]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(i_15_fu_350_reg[2]),
        .I2(i_15_fu_350_reg[3]),
        .I3(i_15_fu_350_reg[1]),
        .I4(i_15_fu_350_reg[0]),
        .O(ap_NS_fsm[27]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[2]_i_1__0_n_40 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(i_fu_306[0]),
        .I2(i_fu_306[1]),
        .I3(i_fu_306[2]),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(i_fu_306[0]),
        .I2(i_fu_306[1]),
        .I3(i_fu_306[2]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(grp_decode_fu_519_dec_detl_o_ap_vld),
        .I1(\ap_CS_fsm_reg[19]_0 [0]),
        .I2(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[6]_i_1__0_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(i_13_fu_310[2]),
        .I1(i_13_fu_310[1]),
        .I2(i_13_fu_310[0]),
        .I3(ap_CS_fsm_state7),
        .I4(\icmp_ln535_reg_2880_reg_n_40_[0] ),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\icmp_ln535_reg_2880_reg_n_40_[0] ),
        .I1(i_13_fu_310[2]),
        .I2(i_13_fu_310[1]),
        .I3(i_13_fu_310[0]),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(i_13_fu_310[0]),
        .I1(i_13_fu_310[1]),
        .I2(i_13_fu_310[2]),
        .I3(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[9]_i_1__0_n_40 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_decode_fu_519_ap_done),
        .Q(\ap_CS_fsm_reg_n_40_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[19]_0 [1]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[14]_i_1_n_40 ),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(grp_decode_fu_519_dec_deth_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[16]_i_1__0_n_40 ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[18]_i_1__0_n_40 ),
        .Q(\ap_CS_fsm_reg[19]_0 [2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg[19]_0 [3]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[19]_0 [3]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xa2_2_fu_334),
        .Q(grp_decode_fu_519_h_ce1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(grp_decode_fu_519_xout2_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .Q(grp_decode_fu_519_wl_code_table_ce0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .Q(grp_decode_fu_519_dec_detl_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__0_n_40 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg[19]_0 [0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_40 ),
        .Q(\ap_CS_fsm_reg[19]_0 [1]),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_10 
       (.I0(sext_ln477_2_reg_2989[1]),
        .O(\apl1_11_reg_3075[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_2 
       (.I0(sext_ln477_2_reg_2989[0]),
        .O(\apl1_11_reg_3075[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[0]_i_3 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [0]),
        .I1(sext_ln477_2_reg_2989[8]),
        .O(\apl1_11_reg_3075[0]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_4 
       (.I0(sext_ln477_2_reg_2989[7]),
        .O(\apl1_11_reg_3075[0]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_5 
       (.I0(sext_ln477_2_reg_2989[6]),
        .O(\apl1_11_reg_3075[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_6 
       (.I0(sext_ln477_2_reg_2989[5]),
        .O(\apl1_11_reg_3075[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_7 
       (.I0(sext_ln477_2_reg_2989[4]),
        .O(\apl1_11_reg_3075[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_8 
       (.I0(sext_ln477_2_reg_2989[3]),
        .O(\apl1_11_reg_3075[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[0]_i_9 
       (.I0(sext_ln477_2_reg_2989[2]),
        .O(\apl1_11_reg_3075[0]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[12]_i_10 
       (.I0(sext_ln599_2_fu_2164_p1[6]),
        .O(\apl1_11_reg_3075[12]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[12]_i_4 
       (.I0(sext_ln599_2_fu_2164_p1[11]),
        .I1(sext_ln599_2_fu_2164_p1[12]),
        .O(\apl1_11_reg_3075[12]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[12]_i_5 
       (.I0(sext_ln599_2_fu_2164_p1[10]),
        .I1(sext_ln599_2_fu_2164_p1[11]),
        .O(\apl1_11_reg_3075[12]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[12]_i_6 
       (.I0(sext_ln599_2_fu_2164_p1[9]),
        .I1(sext_ln599_2_fu_2164_p1[10]),
        .O(\apl1_11_reg_3075[12]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[12]_i_7 
       (.I0(sext_ln599_2_fu_2164_p1[8]),
        .I1(sext_ln599_2_fu_2164_p1[9]),
        .O(\apl1_11_reg_3075[12]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_10 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [11]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [12]),
        .O(\apl1_11_reg_3075[17]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_11 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [10]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [11]),
        .O(\apl1_11_reg_3075[17]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_12 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [9]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [10]),
        .O(\apl1_11_reg_3075[17]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_13 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [9]),
        .O(\apl1_11_reg_3075[17]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_11_reg_3075[17]_i_3 
       (.I0(sext_ln599_2_fu_2164_p1[15]),
        .I1(\apl1_11_reg_3075_reg[17]_i_2_n_40 ),
        .O(\apl1_11_reg_3075[17]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_4 
       (.I0(sext_ln599_2_fu_2164_p1[14]),
        .I1(sext_ln599_2_fu_2164_p1[15]),
        .O(\apl1_11_reg_3075[17]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_5 
       (.I0(sext_ln599_2_fu_2164_p1[13]),
        .I1(sext_ln599_2_fu_2164_p1[14]),
        .O(\apl1_11_reg_3075[17]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_6 
       (.I0(sext_ln599_2_fu_2164_p1[12]),
        .I1(sext_ln599_2_fu_2164_p1[13]),
        .O(\apl1_11_reg_3075[17]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_7 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [14]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [15]),
        .O(\apl1_11_reg_3075[17]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_8 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [13]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [14]),
        .O(\apl1_11_reg_3075[17]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[17]_i_9 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [12]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [13]),
        .O(\apl1_11_reg_3075[17]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_2 
       (.I0(sext_ln477_2_reg_2989[15]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .O(\apl1_11_reg_3075[4]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_3 
       (.I0(sext_ln477_2_reg_2989[15]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [7]),
        .O(\apl1_11_reg_3075[4]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_4 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [6]),
        .I1(sext_ln477_2_reg_2989[14]),
        .O(\apl1_11_reg_3075[4]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_5 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [5]),
        .I1(sext_ln477_2_reg_2989[13]),
        .O(\apl1_11_reg_3075[4]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_6 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [4]),
        .I1(sext_ln477_2_reg_2989[12]),
        .O(\apl1_11_reg_3075[4]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_7 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [3]),
        .I1(sext_ln477_2_reg_2989[11]),
        .O(\apl1_11_reg_3075[4]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_8 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [2]),
        .I1(sext_ln477_2_reg_2989[10]),
        .O(\apl1_11_reg_3075[4]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[4]_i_9 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [1]),
        .I1(sext_ln477_2_reg_2989[9]),
        .O(\apl1_11_reg_3075[4]_i_9_n_40 ));
  FDRE \apl1_11_reg_3075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_2_fu_2164_p1__0[0]),
        .Q(apl1_11_reg_3075[0]),
        .R(1'b0));
  CARRY8 \apl1_11_reg_3075_reg[0]_i_1 
       (.CI(\apl1_11_reg_3075[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_11_reg_3075_reg[0]_i_1_n_40 ,\apl1_11_reg_3075_reg[0]_i_1_n_41 ,\apl1_11_reg_3075_reg[0]_i_1_n_42 ,\apl1_11_reg_3075_reg[0]_i_1_n_43 ,\apl1_11_reg_3075_reg[0]_i_1_n_44 ,\apl1_11_reg_3075_reg[0]_i_1_n_45 ,\apl1_11_reg_3075_reg[0]_i_1_n_46 ,\apl1_11_reg_3075_reg[0]_i_1_n_47 }),
        .DI({\sext_ln477_2_reg_2989_reg[15]_0 [0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln599_2_fu_2164_p1__0[0],\NLW_apl1_11_reg_3075_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\apl1_11_reg_3075[0]_i_3_n_40 ,\apl1_11_reg_3075[0]_i_4_n_40 ,\apl1_11_reg_3075[0]_i_5_n_40 ,\apl1_11_reg_3075[0]_i_6_n_40 ,\apl1_11_reg_3075[0]_i_7_n_40 ,\apl1_11_reg_3075[0]_i_8_n_40 ,\apl1_11_reg_3075[0]_i_9_n_40 ,\apl1_11_reg_3075[0]_i_10_n_40 }));
  FDRE \apl1_11_reg_3075_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[10]),
        .Q(apl1_11_reg_3075[10]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[11]),
        .Q(apl1_11_reg_3075[11]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[12]),
        .Q(apl1_11_reg_3075[12]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[13]),
        .Q(apl1_11_reg_3075[13]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[14]),
        .Q(apl1_11_reg_3075[14]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[15]),
        .Q(apl1_11_reg_3075[15]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[16]),
        .Q(apl1_11_reg_3075[16]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[17]),
        .Q(apl1_11_reg_3075[17]),
        .R(1'b0));
  CARRY8 \apl1_11_reg_3075_reg[17]_i_2 
       (.CI(\apl1_11_reg_3075_reg[4]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_11_reg_3075_reg[17]_i_2_n_40 ,\NLW_apl1_11_reg_3075_reg[17]_i_2_CO_UNCONNECTED [6],\apl1_11_reg_3075_reg[17]_i_2_n_42 ,\apl1_11_reg_3075_reg[17]_i_2_n_43 ,\apl1_11_reg_3075_reg[17]_i_2_n_44 ,\apl1_11_reg_3075_reg[17]_i_2_n_45 ,\apl1_11_reg_3075_reg[17]_i_2_n_46 ,\apl1_11_reg_3075_reg[17]_i_2_n_47 }),
        .DI({1'b0,\sext_ln477_2_reg_2989_reg[15]_0 [14:8]}),
        .O({\NLW_apl1_11_reg_3075_reg[17]_i_2_O_UNCONNECTED [7],sext_ln599_2_fu_2164_p1[15:9]}),
        .S({1'b1,\apl1_11_reg_3075[17]_i_7_n_40 ,\apl1_11_reg_3075[17]_i_8_n_40 ,\apl1_11_reg_3075[17]_i_9_n_40 ,\apl1_11_reg_3075[17]_i_10_n_40 ,\apl1_11_reg_3075[17]_i_11_n_40 ,\apl1_11_reg_3075[17]_i_12_n_40 ,\apl1_11_reg_3075[17]_i_13_n_40 }));
  FDRE \apl1_11_reg_3075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_2_fu_2164_p1__0[1]),
        .Q(apl1_11_reg_3075[1]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_2_fu_2164_p1__0[2]),
        .Q(apl1_11_reg_3075[2]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_2_fu_2164_p1__0[3]),
        .Q(apl1_11_reg_3075[3]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_2_fu_2164_p1__0[4]),
        .Q(apl1_11_reg_3075[4]),
        .R(1'b0));
  CARRY8 \apl1_11_reg_3075_reg[4]_i_1 
       (.CI(\apl1_11_reg_3075_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_11_reg_3075_reg[4]_i_1_n_40 ,\apl1_11_reg_3075_reg[4]_i_1_n_41 ,\apl1_11_reg_3075_reg[4]_i_1_n_42 ,\apl1_11_reg_3075_reg[4]_i_1_n_43 ,\apl1_11_reg_3075_reg[4]_i_1_n_44 ,\apl1_11_reg_3075_reg[4]_i_1_n_45 ,\apl1_11_reg_3075_reg[4]_i_1_n_46 ,\apl1_11_reg_3075_reg[4]_i_1_n_47 }),
        .DI({sext_ln477_2_reg_2989[15],\sext_ln477_2_reg_2989_reg[15]_0 [7:1]}),
        .O({sext_ln599_2_fu_2164_p1[8:5],sext_ln599_2_fu_2164_p1__0[4:1]}),
        .S({\apl1_11_reg_3075[4]_i_2_n_40 ,\apl1_11_reg_3075[4]_i_3_n_40 ,\apl1_11_reg_3075[4]_i_4_n_40 ,\apl1_11_reg_3075[4]_i_5_n_40 ,\apl1_11_reg_3075[4]_i_6_n_40 ,\apl1_11_reg_3075[4]_i_7_n_40 ,\apl1_11_reg_3075[4]_i_8_n_40 ,\apl1_11_reg_3075[4]_i_9_n_40 }));
  FDRE \apl1_11_reg_3075_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[5]),
        .Q(apl1_11_reg_3075[5]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[6]),
        .Q(apl1_11_reg_3075[6]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[7]),
        .Q(apl1_11_reg_3075[7]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[8]),
        .Q(apl1_11_reg_3075[8]),
        .R(1'b0));
  FDRE \apl1_11_reg_3075_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_11_fu_2176_p2[9]),
        .Q(apl1_11_reg_3075[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_10 
       (.I0(sext_ln477_reg_2838[1]),
        .O(\apl1_reg_2932[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_2 
       (.I0(sext_ln477_reg_2838[0]),
        .O(\apl1_reg_2932[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[0]_i_3 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [0]),
        .I1(sext_ln477_reg_2838[8]),
        .O(\apl1_reg_2932[0]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_4 
       (.I0(sext_ln477_reg_2838[7]),
        .O(\apl1_reg_2932[0]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_5 
       (.I0(sext_ln477_reg_2838[6]),
        .O(\apl1_reg_2932[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_6 
       (.I0(sext_ln477_reg_2838[5]),
        .O(\apl1_reg_2932[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_7 
       (.I0(sext_ln477_reg_2838[4]),
        .O(\apl1_reg_2932[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_8 
       (.I0(sext_ln477_reg_2838[3]),
        .O(\apl1_reg_2932[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[0]_i_9 
       (.I0(sext_ln477_reg_2838[2]),
        .O(\apl1_reg_2932[0]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[12]_i_10 
       (.I0(sext_ln599_fu_1371_p1[6]),
        .O(\apl1_reg_2932[12]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[12]_i_4 
       (.I0(sext_ln599_fu_1371_p1[11]),
        .I1(sext_ln599_fu_1371_p1[12]),
        .O(\apl1_reg_2932[12]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[12]_i_5 
       (.I0(sext_ln599_fu_1371_p1[10]),
        .I1(sext_ln599_fu_1371_p1[11]),
        .O(\apl1_reg_2932[12]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[12]_i_6 
       (.I0(sext_ln599_fu_1371_p1[9]),
        .I1(sext_ln599_fu_1371_p1[10]),
        .O(\apl1_reg_2932[12]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[12]_i_7 
       (.I0(sext_ln599_fu_1371_p1[8]),
        .I1(sext_ln599_fu_1371_p1[9]),
        .O(\apl1_reg_2932[12]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_10 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [11]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [12]),
        .O(\apl1_reg_2932[17]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_11 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [10]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [11]),
        .O(\apl1_reg_2932[17]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_12 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [9]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [10]),
        .O(\apl1_reg_2932[17]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_13 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [9]),
        .O(\apl1_reg_2932[17]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_reg_2932[17]_i_3 
       (.I0(sext_ln599_fu_1371_p1[15]),
        .I1(\apl1_reg_2932_reg[17]_i_2_n_40 ),
        .O(\apl1_reg_2932[17]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_4 
       (.I0(sext_ln599_fu_1371_p1[14]),
        .I1(sext_ln599_fu_1371_p1[15]),
        .O(\apl1_reg_2932[17]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_5 
       (.I0(sext_ln599_fu_1371_p1[13]),
        .I1(sext_ln599_fu_1371_p1[14]),
        .O(\apl1_reg_2932[17]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_6 
       (.I0(sext_ln599_fu_1371_p1[12]),
        .I1(sext_ln599_fu_1371_p1[13]),
        .O(\apl1_reg_2932[17]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_7 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [14]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [15]),
        .O(\apl1_reg_2932[17]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_8 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [13]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [14]),
        .O(\apl1_reg_2932[17]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[17]_i_9 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [12]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [13]),
        .O(\apl1_reg_2932[17]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_2 
       (.I0(sext_ln477_reg_2838[15]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .O(\apl1_reg_2932[4]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_3 
       (.I0(sext_ln477_reg_2838[15]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [7]),
        .O(\apl1_reg_2932[4]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_4 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [6]),
        .I1(sext_ln477_reg_2838[14]),
        .O(\apl1_reg_2932[4]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_5 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [5]),
        .I1(sext_ln477_reg_2838[13]),
        .O(\apl1_reg_2932[4]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_6 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [4]),
        .I1(sext_ln477_reg_2838[12]),
        .O(\apl1_reg_2932[4]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_7 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [3]),
        .I1(sext_ln477_reg_2838[11]),
        .O(\apl1_reg_2932[4]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_8 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [2]),
        .I1(sext_ln477_reg_2838[10]),
        .O(\apl1_reg_2932[4]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[4]_i_9 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [1]),
        .I1(sext_ln477_reg_2838[9]),
        .O(\apl1_reg_2932[4]_i_9_n_40 ));
  FDRE \apl1_reg_2932_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln599_fu_1371_p1__0[0]),
        .Q(apl1_reg_2932[0]),
        .R(1'b0));
  CARRY8 \apl1_reg_2932_reg[0]_i_1 
       (.CI(\apl1_reg_2932[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_2932_reg[0]_i_1_n_40 ,\apl1_reg_2932_reg[0]_i_1_n_41 ,\apl1_reg_2932_reg[0]_i_1_n_42 ,\apl1_reg_2932_reg[0]_i_1_n_43 ,\apl1_reg_2932_reg[0]_i_1_n_44 ,\apl1_reg_2932_reg[0]_i_1_n_45 ,\apl1_reg_2932_reg[0]_i_1_n_46 ,\apl1_reg_2932_reg[0]_i_1_n_47 }),
        .DI({\sext_ln477_reg_2838_reg[15]_0 [0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln599_fu_1371_p1__0[0],\NLW_apl1_reg_2932_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\apl1_reg_2932[0]_i_3_n_40 ,\apl1_reg_2932[0]_i_4_n_40 ,\apl1_reg_2932[0]_i_5_n_40 ,\apl1_reg_2932[0]_i_6_n_40 ,\apl1_reg_2932[0]_i_7_n_40 ,\apl1_reg_2932[0]_i_8_n_40 ,\apl1_reg_2932[0]_i_9_n_40 ,\apl1_reg_2932[0]_i_10_n_40 }));
  FDRE \apl1_reg_2932_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[10]),
        .Q(apl1_reg_2932[10]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[11]),
        .Q(apl1_reg_2932[11]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[12]),
        .Q(apl1_reg_2932[12]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[13]),
        .Q(apl1_reg_2932[13]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[14]),
        .Q(apl1_reg_2932[14]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[15]),
        .Q(apl1_reg_2932[15]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[16]),
        .Q(apl1_reg_2932[16]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[17]),
        .Q(apl1_reg_2932[17]),
        .R(1'b0));
  CARRY8 \apl1_reg_2932_reg[17]_i_2 
       (.CI(\apl1_reg_2932_reg[4]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_2932_reg[17]_i_2_n_40 ,\NLW_apl1_reg_2932_reg[17]_i_2_CO_UNCONNECTED [6],\apl1_reg_2932_reg[17]_i_2_n_42 ,\apl1_reg_2932_reg[17]_i_2_n_43 ,\apl1_reg_2932_reg[17]_i_2_n_44 ,\apl1_reg_2932_reg[17]_i_2_n_45 ,\apl1_reg_2932_reg[17]_i_2_n_46 ,\apl1_reg_2932_reg[17]_i_2_n_47 }),
        .DI({1'b0,\sext_ln477_reg_2838_reg[15]_0 [14:8]}),
        .O({\NLW_apl1_reg_2932_reg[17]_i_2_O_UNCONNECTED [7],sext_ln599_fu_1371_p1[15:9]}),
        .S({1'b1,\apl1_reg_2932[17]_i_7_n_40 ,\apl1_reg_2932[17]_i_8_n_40 ,\apl1_reg_2932[17]_i_9_n_40 ,\apl1_reg_2932[17]_i_10_n_40 ,\apl1_reg_2932[17]_i_11_n_40 ,\apl1_reg_2932[17]_i_12_n_40 ,\apl1_reg_2932[17]_i_13_n_40 }));
  FDRE \apl1_reg_2932_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln599_fu_1371_p1__0[1]),
        .Q(apl1_reg_2932[1]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln599_fu_1371_p1__0[2]),
        .Q(apl1_reg_2932[2]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln599_fu_1371_p1__0[3]),
        .Q(apl1_reg_2932[3]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(sext_ln599_fu_1371_p1__0[4]),
        .Q(apl1_reg_2932[4]),
        .R(1'b0));
  CARRY8 \apl1_reg_2932_reg[4]_i_1 
       (.CI(\apl1_reg_2932_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_2932_reg[4]_i_1_n_40 ,\apl1_reg_2932_reg[4]_i_1_n_41 ,\apl1_reg_2932_reg[4]_i_1_n_42 ,\apl1_reg_2932_reg[4]_i_1_n_43 ,\apl1_reg_2932_reg[4]_i_1_n_44 ,\apl1_reg_2932_reg[4]_i_1_n_45 ,\apl1_reg_2932_reg[4]_i_1_n_46 ,\apl1_reg_2932_reg[4]_i_1_n_47 }),
        .DI({sext_ln477_reg_2838[15],\sext_ln477_reg_2838_reg[15]_0 [7:1]}),
        .O({sext_ln599_fu_1371_p1[8:5],sext_ln599_fu_1371_p1__0[4:1]}),
        .S({\apl1_reg_2932[4]_i_2_n_40 ,\apl1_reg_2932[4]_i_3_n_40 ,\apl1_reg_2932[4]_i_4_n_40 ,\apl1_reg_2932[4]_i_5_n_40 ,\apl1_reg_2932[4]_i_6_n_40 ,\apl1_reg_2932[4]_i_7_n_40 ,\apl1_reg_2932[4]_i_8_n_40 ,\apl1_reg_2932[4]_i_9_n_40 }));
  FDRE \apl1_reg_2932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[5]),
        .Q(apl1_reg_2932[5]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[6]),
        .Q(apl1_reg_2932[6]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[7]),
        .Q(apl1_reg_2932[7]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[8]),
        .Q(apl1_reg_2932[8]),
        .R(1'b0));
  FDRE \apl1_reg_2932_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl1_fu_1383_p2[9]),
        .Q(apl1_reg_2932[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_10 
       (.I0(sext_ln580_6_fu_2122_p1[12]),
        .I1(sext_ln580_6_fu_2122_p1[13]),
        .O(\apl2_8_reg_3069[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_16 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [13]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [14]),
        .O(\apl2_8_reg_3069[15]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_17 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [12]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [13]),
        .O(\apl2_8_reg_3069[15]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_18 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [11]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [12]),
        .O(\apl2_8_reg_3069[15]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_19 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [10]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [11]),
        .O(\apl2_8_reg_3069[15]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_20 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [9]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [10]),
        .O(\apl2_8_reg_3069[15]_i_20_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_8_reg_3069[15]_i_22 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [13]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [11]),
        .I2(\apl2_8_reg_3069[15]_i_24_n_40 ),
        .I3(\sext_ln477_2_reg_2989_reg[15]_0 [12]),
        .O(\apl2_8_reg_3069[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_8_reg_3069[15]_i_24 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [10]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .I2(\sext_ln477_2_reg_2989_reg[15]_0 [6]),
        .I3(\apl2_8_reg_3069[7]_i_32_n_40 ),
        .I4(\sext_ln477_2_reg_2989_reg[15]_0 [7]),
        .I5(\sext_ln477_2_reg_2989_reg[15]_0 [9]),
        .O(\apl2_8_reg_3069[15]_i_24_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \apl2_8_reg_3069[15]_i_26 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [11]),
        .I1(\apl2_8_reg_3069[15]_i_24_n_40 ),
        .O(\apl2_8_reg_3069[15]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_8_reg_3069[15]_i_8 
       (.I0(sext_ln580_6_fu_2122_p1[14]),
        .I1(\apl2_8_reg_3069_reg[15]_i_2_n_42 ),
        .O(\apl2_8_reg_3069[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[15]_i_9 
       (.I0(sext_ln580_6_fu_2122_p1[13]),
        .I1(sext_ln580_6_fu_2122_p1[14]),
        .O(\apl2_8_reg_3069[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_13 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [8]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [9]),
        .O(\apl2_8_reg_3069[7]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_14 
       (.I0(sext_ln479_5_reg_2994[14]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [8]),
        .O(\apl2_8_reg_3069[7]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_15 
       (.I0(sext_ln479_5_reg_2994[14]),
        .I1(\sext_ln479_5_reg_2994_reg[14]_0 [7]),
        .O(\apl2_8_reg_3069[7]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_16 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [6]),
        .I1(sext_ln479_5_reg_2994[13]),
        .O(\apl2_8_reg_3069[7]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_17 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [5]),
        .I1(sext_ln479_5_reg_2994[12]),
        .O(\apl2_8_reg_3069[7]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_18 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [4]),
        .I1(sext_ln479_5_reg_2994[11]),
        .O(\apl2_8_reg_3069[7]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_19 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [3]),
        .I1(sext_ln479_5_reg_2994[10]),
        .O(\apl2_8_reg_3069[7]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_20 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [2]),
        .I1(sext_ln479_5_reg_2994[9]),
        .O(\apl2_8_reg_3069[7]_i_20_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_21 
       (.I0(sext_ln479_5_reg_2994[0]),
        .O(\apl2_8_reg_3069[7]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_22 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [1]),
        .I1(sext_ln479_5_reg_2994[8]),
        .O(\apl2_8_reg_3069[7]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_8_reg_3069[7]_i_23 
       (.I0(\sext_ln479_5_reg_2994_reg[14]_0 [0]),
        .I1(sext_ln479_5_reg_2994[7]),
        .O(\apl2_8_reg_3069[7]_i_23_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_24 
       (.I0(sext_ln479_5_reg_2994[6]),
        .O(\apl2_8_reg_3069[7]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_25 
       (.I0(sext_ln479_5_reg_2994[5]),
        .O(\apl2_8_reg_3069[7]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_26 
       (.I0(sext_ln479_5_reg_2994[4]),
        .O(\apl2_8_reg_3069[7]_i_26_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_27 
       (.I0(sext_ln479_5_reg_2994[3]),
        .O(\apl2_8_reg_3069[7]_i_27_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_28 
       (.I0(sext_ln479_5_reg_2994[2]),
        .O(\apl2_8_reg_3069[7]_i_28_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_8_reg_3069[7]_i_29 
       (.I0(sext_ln479_5_reg_2994[1]),
        .O(\apl2_8_reg_3069[7]_i_29_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_8_reg_3069[7]_i_30 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [9]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [7]),
        .I2(\apl2_8_reg_3069[7]_i_32_n_40 ),
        .I3(\sext_ln477_2_reg_2989_reg[15]_0 [6]),
        .I4(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .O(\apl2_8_reg_3069[7]_i_30_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_8_reg_3069[7]_i_31 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [6]),
        .I2(\apl2_8_reg_3069[7]_i_32_n_40 ),
        .I3(\sext_ln477_2_reg_2989_reg[15]_0 [7]),
        .O(\apl2_8_reg_3069[7]_i_31_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_8_reg_3069[7]_i_32 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [5]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [0]),
        .I2(\sext_ln477_2_reg_2989_reg[15]_0 [4]),
        .I3(\sext_ln477_2_reg_2989_reg[15]_0 [1]),
        .I4(\sext_ln477_2_reg_2989_reg[15]_0 [2]),
        .I5(\sext_ln477_2_reg_2989_reg[15]_0 [3]),
        .O(\apl2_8_reg_3069[7]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_8_reg_3069[7]_i_33 
       (.I0(\sext_ln477_2_reg_2989_reg[15]_0 [3]),
        .I1(\sext_ln477_2_reg_2989_reg[15]_0 [2]),
        .I2(\sext_ln477_2_reg_2989_reg[15]_0 [1]),
        .I3(\sext_ln477_2_reg_2989_reg[15]_0 [4]),
        .I4(\sext_ln477_2_reg_2989_reg[15]_0 [0]),
        .O(\apl2_8_reg_3069[7]_i_33_n_40 ));
  FDRE \apl2_8_reg_3069_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[0]),
        .Q(apl2_8_reg_3069[0]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[10]),
        .Q(apl2_8_reg_3069[10]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[11]),
        .Q(apl2_8_reg_3069[11]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[12]),
        .Q(apl2_8_reg_3069[12]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[13]),
        .Q(apl2_8_reg_3069[13]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[14]),
        .Q(apl2_8_reg_3069[14]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[15]),
        .Q(apl2_8_reg_3069[15]),
        .R(1'b0));
  CARRY8 \apl2_8_reg_3069_reg[15]_i_2 
       (.CI(\apl2_8_reg_3069_reg[7]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED [7:6],\apl2_8_reg_3069_reg[15]_i_2_n_42 ,\NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED [4],\apl2_8_reg_3069_reg[15]_i_2_n_44 ,\apl2_8_reg_3069_reg[15]_i_2_n_45 ,\apl2_8_reg_3069_reg[15]_i_2_n_46 ,\apl2_8_reg_3069_reg[15]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,\sext_ln479_5_reg_2994_reg[14]_0 [13:9]}),
        .O({\NLW_apl2_8_reg_3069_reg[15]_i_2_O_UNCONNECTED [7:5],sext_ln580_6_fu_2122_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\apl2_8_reg_3069[15]_i_16_n_40 ,\apl2_8_reg_3069[15]_i_17_n_40 ,\apl2_8_reg_3069[15]_i_18_n_40 ,\apl2_8_reg_3069[15]_i_19_n_40 ,\apl2_8_reg_3069[15]_i_20_n_40 }));
  FDRE \apl2_8_reg_3069_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[16]),
        .Q(apl2_8_reg_3069[16]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[1]),
        .Q(apl2_8_reg_3069[1]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[2]),
        .Q(apl2_8_reg_3069[2]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[3]),
        .Q(apl2_8_reg_3069[3]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[4]),
        .Q(apl2_8_reg_3069[4]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[5]),
        .Q(apl2_8_reg_3069[5]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[6]),
        .Q(apl2_8_reg_3069[6]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[7]),
        .Q(apl2_8_reg_3069[7]),
        .R(1'b0));
  CARRY8 \apl2_8_reg_3069_reg[7]_i_3 
       (.CI(\apl2_8_reg_3069_reg[7]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_8_reg_3069_reg[7]_i_3_n_40 ,\apl2_8_reg_3069_reg[7]_i_3_n_41 ,\apl2_8_reg_3069_reg[7]_i_3_n_42 ,\apl2_8_reg_3069_reg[7]_i_3_n_43 ,\apl2_8_reg_3069_reg[7]_i_3_n_44 ,\apl2_8_reg_3069_reg[7]_i_3_n_45 ,\apl2_8_reg_3069_reg[7]_i_3_n_46 ,\apl2_8_reg_3069_reg[7]_i_3_n_47 }),
        .DI({\sext_ln479_5_reg_2994_reg[14]_0 [8],sext_ln479_5_reg_2994[14],\sext_ln479_5_reg_2994_reg[14]_0 [7:2]}),
        .O(sext_ln580_6_fu_2122_p1[9:2]),
        .S({\apl2_8_reg_3069[7]_i_13_n_40 ,\apl2_8_reg_3069[7]_i_14_n_40 ,\apl2_8_reg_3069[7]_i_15_n_40 ,\apl2_8_reg_3069[7]_i_16_n_40 ,\apl2_8_reg_3069[7]_i_17_n_40 ,\apl2_8_reg_3069[7]_i_18_n_40 ,\apl2_8_reg_3069[7]_i_19_n_40 ,\apl2_8_reg_3069[7]_i_20_n_40 }));
  CARRY8 \apl2_8_reg_3069_reg[7]_i_4 
       (.CI(\apl2_8_reg_3069[7]_i_21_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_8_reg_3069_reg[7]_i_4_n_40 ,\apl2_8_reg_3069_reg[7]_i_4_n_41 ,\apl2_8_reg_3069_reg[7]_i_4_n_42 ,\apl2_8_reg_3069_reg[7]_i_4_n_43 ,\apl2_8_reg_3069_reg[7]_i_4_n_44 ,\apl2_8_reg_3069_reg[7]_i_4_n_45 ,\apl2_8_reg_3069_reg[7]_i_4_n_46 ,\apl2_8_reg_3069_reg[7]_i_4_n_47 }),
        .DI({\sext_ln479_5_reg_2994_reg[14]_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln580_6_fu_2122_p1[1:0],\NLW_apl2_8_reg_3069_reg[7]_i_4_O_UNCONNECTED [5:0]}),
        .S({\apl2_8_reg_3069[7]_i_22_n_40 ,\apl2_8_reg_3069[7]_i_23_n_40 ,\apl2_8_reg_3069[7]_i_24_n_40 ,\apl2_8_reg_3069[7]_i_25_n_40 ,\apl2_8_reg_3069[7]_i_26_n_40 ,\apl2_8_reg_3069[7]_i_27_n_40 ,\apl2_8_reg_3069[7]_i_28_n_40 ,\apl2_8_reg_3069[7]_i_29_n_40 }));
  FDRE \apl2_8_reg_3069_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[8]),
        .Q(apl2_8_reg_3069[8]),
        .R(1'b0));
  FDRE \apl2_8_reg_3069_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_8_fu_2132_p2[9]),
        .Q(apl2_8_reg_3069[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_10 
       (.I0(sext_ln580_4_fu_1329_p1[12]),
        .I1(sext_ln580_4_fu_1329_p1[13]),
        .O(\apl2_reg_2926[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_16 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [13]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [14]),
        .O(\apl2_reg_2926[15]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_17 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [12]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [13]),
        .O(\apl2_reg_2926[15]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_18 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [11]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [12]),
        .O(\apl2_reg_2926[15]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_19 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [10]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [11]),
        .O(\apl2_reg_2926[15]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_20 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [9]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [10]),
        .O(\apl2_reg_2926[15]_i_20_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_reg_2926[15]_i_22 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [13]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [11]),
        .I2(\apl2_reg_2926[15]_i_24_n_40 ),
        .I3(\sext_ln477_reg_2838_reg[15]_0 [12]),
        .O(\apl2_reg_2926[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_reg_2926[15]_i_24 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [10]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .I2(\sext_ln477_reg_2838_reg[15]_0 [6]),
        .I3(\apl2_reg_2926[7]_i_32_n_40 ),
        .I4(\sext_ln477_reg_2838_reg[15]_0 [7]),
        .I5(\sext_ln477_reg_2838_reg[15]_0 [9]),
        .O(\apl2_reg_2926[15]_i_24_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \apl2_reg_2926[15]_i_26 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [11]),
        .I1(\apl2_reg_2926[15]_i_24_n_40 ),
        .O(\apl2_reg_2926[15]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_reg_2926[15]_i_8 
       (.I0(sext_ln580_4_fu_1329_p1[14]),
        .I1(\apl2_reg_2926_reg[15]_i_2_n_42 ),
        .O(\apl2_reg_2926[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[15]_i_9 
       (.I0(sext_ln580_4_fu_1329_p1[13]),
        .I1(sext_ln580_4_fu_1329_p1[14]),
        .O(\apl2_reg_2926[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_13 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [8]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [9]),
        .O(\apl2_reg_2926[7]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_14 
       (.I0(sext_ln479_reg_2843[14]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [8]),
        .O(\apl2_reg_2926[7]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_15 
       (.I0(sext_ln479_reg_2843[14]),
        .I1(\sext_ln479_reg_2843_reg[14]_0 [7]),
        .O(\apl2_reg_2926[7]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_16 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [6]),
        .I1(sext_ln479_reg_2843[13]),
        .O(\apl2_reg_2926[7]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_17 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [5]),
        .I1(sext_ln479_reg_2843[12]),
        .O(\apl2_reg_2926[7]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_18 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [4]),
        .I1(sext_ln479_reg_2843[11]),
        .O(\apl2_reg_2926[7]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_19 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [3]),
        .I1(sext_ln479_reg_2843[10]),
        .O(\apl2_reg_2926[7]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_20 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [2]),
        .I1(sext_ln479_reg_2843[9]),
        .O(\apl2_reg_2926[7]_i_20_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_21 
       (.I0(sext_ln479_reg_2843[0]),
        .O(\apl2_reg_2926[7]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_22 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [1]),
        .I1(sext_ln479_reg_2843[8]),
        .O(\apl2_reg_2926[7]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_2926[7]_i_23 
       (.I0(\sext_ln479_reg_2843_reg[14]_0 [0]),
        .I1(sext_ln479_reg_2843[7]),
        .O(\apl2_reg_2926[7]_i_23_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_24 
       (.I0(sext_ln479_reg_2843[6]),
        .O(\apl2_reg_2926[7]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_25 
       (.I0(sext_ln479_reg_2843[5]),
        .O(\apl2_reg_2926[7]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_26 
       (.I0(sext_ln479_reg_2843[4]),
        .O(\apl2_reg_2926[7]_i_26_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_27 
       (.I0(sext_ln479_reg_2843[3]),
        .O(\apl2_reg_2926[7]_i_27_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_28 
       (.I0(sext_ln479_reg_2843[2]),
        .O(\apl2_reg_2926[7]_i_28_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_2926[7]_i_29 
       (.I0(sext_ln479_reg_2843[1]),
        .O(\apl2_reg_2926[7]_i_29_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_reg_2926[7]_i_30 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [9]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [7]),
        .I2(\apl2_reg_2926[7]_i_32_n_40 ),
        .I3(\sext_ln477_reg_2838_reg[15]_0 [6]),
        .I4(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .O(\apl2_reg_2926[7]_i_30_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_reg_2926[7]_i_31 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [6]),
        .I2(\apl2_reg_2926[7]_i_32_n_40 ),
        .I3(\sext_ln477_reg_2838_reg[15]_0 [7]),
        .O(\apl2_reg_2926[7]_i_31_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_reg_2926[7]_i_32 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [5]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [0]),
        .I2(\sext_ln477_reg_2838_reg[15]_0 [4]),
        .I3(\sext_ln477_reg_2838_reg[15]_0 [1]),
        .I4(\sext_ln477_reg_2838_reg[15]_0 [2]),
        .I5(\sext_ln477_reg_2838_reg[15]_0 [3]),
        .O(\apl2_reg_2926[7]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_reg_2926[7]_i_33 
       (.I0(\sext_ln477_reg_2838_reg[15]_0 [3]),
        .I1(\sext_ln477_reg_2838_reg[15]_0 [2]),
        .I2(\sext_ln477_reg_2838_reg[15]_0 [1]),
        .I3(\sext_ln477_reg_2838_reg[15]_0 [4]),
        .I4(\sext_ln477_reg_2838_reg[15]_0 [0]),
        .O(\apl2_reg_2926[7]_i_33_n_40 ));
  FDRE \apl2_reg_2926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[0]),
        .Q(apl2_reg_2926[0]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[10]),
        .Q(apl2_reg_2926[10]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[11]),
        .Q(apl2_reg_2926[11]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[12]),
        .Q(apl2_reg_2926[12]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[13]),
        .Q(apl2_reg_2926[13]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[14]),
        .Q(apl2_reg_2926[14]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[15]),
        .Q(apl2_reg_2926[15]),
        .R(1'b0));
  CARRY8 \apl2_reg_2926_reg[15]_i_2 
       (.CI(\apl2_reg_2926_reg[7]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED [7:6],\apl2_reg_2926_reg[15]_i_2_n_42 ,\NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED [4],\apl2_reg_2926_reg[15]_i_2_n_44 ,\apl2_reg_2926_reg[15]_i_2_n_45 ,\apl2_reg_2926_reg[15]_i_2_n_46 ,\apl2_reg_2926_reg[15]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,\sext_ln479_reg_2843_reg[14]_0 [13:9]}),
        .O({\NLW_apl2_reg_2926_reg[15]_i_2_O_UNCONNECTED [7:5],sext_ln580_4_fu_1329_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\apl2_reg_2926[15]_i_16_n_40 ,\apl2_reg_2926[15]_i_17_n_40 ,\apl2_reg_2926[15]_i_18_n_40 ,\apl2_reg_2926[15]_i_19_n_40 ,\apl2_reg_2926[15]_i_20_n_40 }));
  FDRE \apl2_reg_2926_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[16]),
        .Q(apl2_reg_2926[16]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[1]),
        .Q(apl2_reg_2926[1]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[2]),
        .Q(apl2_reg_2926[2]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[3]),
        .Q(apl2_reg_2926[3]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[4]),
        .Q(apl2_reg_2926[4]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[5]),
        .Q(apl2_reg_2926[5]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[6]),
        .Q(apl2_reg_2926[6]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[7]),
        .Q(apl2_reg_2926[7]),
        .R(1'b0));
  CARRY8 \apl2_reg_2926_reg[7]_i_3 
       (.CI(\apl2_reg_2926_reg[7]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_2926_reg[7]_i_3_n_40 ,\apl2_reg_2926_reg[7]_i_3_n_41 ,\apl2_reg_2926_reg[7]_i_3_n_42 ,\apl2_reg_2926_reg[7]_i_3_n_43 ,\apl2_reg_2926_reg[7]_i_3_n_44 ,\apl2_reg_2926_reg[7]_i_3_n_45 ,\apl2_reg_2926_reg[7]_i_3_n_46 ,\apl2_reg_2926_reg[7]_i_3_n_47 }),
        .DI({\sext_ln479_reg_2843_reg[14]_0 [8],sext_ln479_reg_2843[14],\sext_ln479_reg_2843_reg[14]_0 [7:2]}),
        .O(sext_ln580_4_fu_1329_p1[9:2]),
        .S({\apl2_reg_2926[7]_i_13_n_40 ,\apl2_reg_2926[7]_i_14_n_40 ,\apl2_reg_2926[7]_i_15_n_40 ,\apl2_reg_2926[7]_i_16_n_40 ,\apl2_reg_2926[7]_i_17_n_40 ,\apl2_reg_2926[7]_i_18_n_40 ,\apl2_reg_2926[7]_i_19_n_40 ,\apl2_reg_2926[7]_i_20_n_40 }));
  CARRY8 \apl2_reg_2926_reg[7]_i_4 
       (.CI(\apl2_reg_2926[7]_i_21_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_2926_reg[7]_i_4_n_40 ,\apl2_reg_2926_reg[7]_i_4_n_41 ,\apl2_reg_2926_reg[7]_i_4_n_42 ,\apl2_reg_2926_reg[7]_i_4_n_43 ,\apl2_reg_2926_reg[7]_i_4_n_44 ,\apl2_reg_2926_reg[7]_i_4_n_45 ,\apl2_reg_2926_reg[7]_i_4_n_46 ,\apl2_reg_2926_reg[7]_i_4_n_47 }),
        .DI({\sext_ln479_reg_2843_reg[14]_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln580_4_fu_1329_p1[1:0],\NLW_apl2_reg_2926_reg[7]_i_4_O_UNCONNECTED [5:0]}),
        .S({\apl2_reg_2926[7]_i_22_n_40 ,\apl2_reg_2926[7]_i_23_n_40 ,\apl2_reg_2926[7]_i_24_n_40 ,\apl2_reg_2926[7]_i_25_n_40 ,\apl2_reg_2926[7]_i_26_n_40 ,\apl2_reg_2926[7]_i_27_n_40 ,\apl2_reg_2926[7]_i_28_n_40 ,\apl2_reg_2926[7]_i_29_n_40 }));
  FDRE \apl2_reg_2926_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[8]),
        .Q(apl2_reg_2926[8]),
        .R(1'b0));
  FDRE \apl2_reg_2926_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(apl2_fu_1339_p2[9]),
        .Q(apl2_reg_2926[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dec_ah1[0]_i_1 
       (.I0(\dec_ah1_reg[15]_i_4_n_47 ),
        .I1(\dec_ah1[0]_i_2_n_40 ),
        .I2(\dec_ah1_reg[15]_i_5_n_47 ),
        .I3(apl1_11_reg_3075[0]),
        .O(\apl1_11_reg_3075_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[0]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[0]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[0]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dec_ah1[10]_i_1 
       (.I0(\dec_ah1[10]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[10]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[10]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[10]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h5565FFFF55650000)) 
    \dec_ah1[10]_i_3 
       (.I0(\dec_ah1[10]_i_4_n_40 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[10]),
        .O(\dec_ah1[10]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00330032)) 
    \dec_ah1[10]_i_4 
       (.I0(apl2_8_reg_3069[9]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[8]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[7]),
        .I5(\dec_ah1[7]_i_4_n_40 ),
        .O(\dec_ah1[10]_i_4_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[11]_i_1 
       (.I0(\dec_ah1[11]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[11]),
        .I3(\dec_ah1[11]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8FF57)) 
    \dec_ah1[11]_i_2 
       (.I0(apl2_8_reg_3069[10]),
        .I1(\dec_ah1[13]_i_5_n_40 ),
        .I2(apl2_8_reg_3069[9]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[11]),
        .I5(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[11]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0012)) 
    \dec_ah1[11]_i_3 
       (.I0(apl2_8_reg_3069[11]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[11]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[12]_i_1 
       (.I0(\dec_ah1[12]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[12]),
        .I3(\dec_ah1[12]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'hE0001FFFE000E000)) 
    \dec_ah1[12]_i_2 
       (.I0(\dec_ah1[9]_i_2_n_40 ),
        .I1(\dec_ah1[13]_i_5_n_40 ),
        .I2(\dec_ah1[10]_i_2_n_40 ),
        .I3(apl2_8_reg_3069[11]),
        .I4(\dec_ah2_reg[14]_i_3_n_45 ),
        .I5(\dec_ah1[13]_i_4_n_40 ),
        .O(\dec_ah1[12]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFDEFFEE)) 
    \dec_ah1[12]_i_3 
       (.I0(apl2_8_reg_3069[12]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(apl2_8_reg_3069[11]),
        .O(\dec_ah1[12]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[13]_i_1 
       (.I0(\dec_ah1[13]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[13]),
        .I3(\dec_ah1[13]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h6555655565555555)) 
    \dec_ah1[13]_i_2 
       (.I0(\dec_ah1[15]_i_8_n_40 ),
        .I1(\dec_ah1[13]_i_4_n_40 ),
        .I2(apl2_8_reg_3069[11]),
        .I3(\dec_ah1[10]_i_2_n_40 ),
        .I4(\dec_ah1[13]_i_5_n_40 ),
        .I5(\dec_ah1[9]_i_2_n_40 ),
        .O(\dec_ah1[13]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h55555559)) 
    \dec_ah1[13]_i_3 
       (.I0(\dec_ah1[13]_i_2_n_40 ),
        .I1(apl2_8_reg_3069[11]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .I3(\dec_ah1[15]_i_7_n_40 ),
        .I4(\dec_ah1[12]_i_2_n_40 ),
        .O(\dec_ah1[13]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah1[13]_i_4 
       (.I0(apl2_8_reg_3069[12]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[13]_i_4_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dec_ah1[13]_i_5 
       (.I0(\dec_ah1[5]_i_4_n_40 ),
        .I1(\dec_ah1[4]_i_2_n_40 ),
        .I2(\dec_ah1[5]_i_3_n_40 ),
        .I3(\dec_ah1[6]_i_2_n_40 ),
        .I4(\dec_ah1[7]_i_2_n_40 ),
        .I5(\dec_ah1[8]_i_2_n_40 ),
        .O(\dec_ah1[13]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[14]_i_1 
       (.I0(\dec_ah1[14]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[14]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h333300A60000CC65)) 
    \dec_ah1[14]_i_2 
       (.I0(apl2_8_reg_3069[14]),
        .I1(\dec_ah1[14]_i_4_n_40 ),
        .I2(apl2_8_reg_3069[13]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(\dec_ah2_reg[14]_i_3_n_45 ),
        .I5(\dec_ah1[15]_i_9_n_40 ),
        .O(\dec_ah1[14]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h87FF8700)) 
    \dec_ah1[14]_i_3 
       (.I0(\dec_ah1[15]_i_8_n_40 ),
        .I1(\dec_ah1[15]_i_9_n_40 ),
        .I2(\dec_ah1[15]_i_6_n_40 ),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .I4(apl1_11_reg_3075[14]),
        .O(\dec_ah1[14]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \dec_ah1[14]_i_4 
       (.I0(\dec_ah1[14]_i_5_n_40 ),
        .I1(\dec_ah1[13]_i_5_n_40 ),
        .I2(\dec_ah1[9]_i_2_n_40 ),
        .I3(\dec_ah1[10]_i_2_n_40 ),
        .I4(\dec_ah2_reg[14]_i_2_n_47 ),
        .I5(apl2_8_reg_3069[11]),
        .O(\dec_ah1[14]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dec_ah1[14]_i_5 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[12]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[14]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_ah1[15]_i_1 
       (.I0(\ap_CS_fsm_reg[19]_0 [3]),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[19]_1 ));
  LUT5 #(
    .INIT(32'h00005700)) 
    \dec_ah1[15]_i_11 
       (.I0(apl1_11_reg_3075[16]),
        .I1(\dec_ah1[15]_i_33_n_40 ),
        .I2(\dec_ah1[15]_i_34_n_40 ),
        .I3(apl1_11_reg_3075[17]),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .O(\dec_ah1[15]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h08F1)) 
    \dec_ah1[15]_i_12 
       (.I0(apl1_11_reg_3075[17]),
        .I1(apl1_11_reg_3075[16]),
        .I2(\dec_ah1_reg[15]_i_5_n_47 ),
        .I3(\dec_ah1[15]_i_3_n_40 ),
        .O(\dec_ah1[15]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_ah1[15]_i_14 
       (.I0(apl1_11_reg_3075[16]),
        .I1(apl1_11_reg_3075[17]),
        .O(\dec_ah1[15]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah1[15]_i_15 
       (.I0(apl1_11_reg_3075[16]),
        .I1(apl1_11_reg_3075[17]),
        .O(\dec_ah1[15]_i_15_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dec_ah1[15]_i_16 
       (.I0(\dec_ah1[7]_i_2_n_40 ),
        .I1(\dec_ah1[6]_i_2_n_40 ),
        .I2(\dec_ah1[5]_i_3_n_40 ),
        .I3(\dec_ah1[4]_i_2_n_40 ),
        .I4(\dec_ah1[5]_i_4_n_40 ),
        .O(\dec_ah1[15]_i_16_n_40 ));
  LUT5 #(
    .INIT(32'hF5F7C4CC)) 
    \dec_ah1[15]_i_17 
       (.I0(apl1_11_reg_3075[15]),
        .I1(\dec_ah1[15]_i_33_n_40 ),
        .I2(\dec_ah1_reg[15]_i_5_n_47 ),
        .I3(apl1_11_reg_3075[14]),
        .I4(\dec_ah1[15]_i_34_n_40 ),
        .O(\dec_ah1[15]_i_17_n_40 ));
  LUT6 #(
    .INIT(64'h0001EE0E0007EE6E)) 
    \dec_ah1[15]_i_18 
       (.I0(\dec_ah1[12]_i_2_n_40 ),
        .I1(\dec_ah1[15]_i_51_n_40 ),
        .I2(apl1_11_reg_3075[13]),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .I4(\dec_ah1[13]_i_2_n_40 ),
        .I5(apl1_11_reg_3075[12]),
        .O(\dec_ah1[15]_i_18_n_40 ));
  LUT6 #(
    .INIT(64'h0004BB0B0007BB3B)) 
    \dec_ah1[15]_i_19 
       (.I0(\dec_ah1[10]_i_4_n_40 ),
        .I1(\dec_ah1[10]_i_2_n_40 ),
        .I2(apl1_11_reg_3075[11]),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .I4(\dec_ah1[11]_i_2_n_40 ),
        .I5(apl1_11_reg_3075[10]),
        .O(\dec_ah1[15]_i_19_n_40 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \dec_ah1[15]_i_2 
       (.I0(\dec_ah1[15]_i_3_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(apl1_11_reg_3075[15]),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \dec_ah1[15]_i_20 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[9]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .I3(\dec_ah1[9]_i_3_n_40 ),
        .I4(apl2_8_reg_3069[8]),
        .I5(\dec_ah1[8]_i_3_n_40 ),
        .O(\dec_ah1[15]_i_20_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \dec_ah1[15]_i_21 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .I3(\dec_ah1[7]_i_3_n_40 ),
        .I4(apl2_8_reg_3069[6]),
        .I5(\dec_ah1[6]_i_3_n_40 ),
        .O(\dec_ah1[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \dec_ah1[15]_i_22 
       (.I0(apl1_11_reg_3075[5]),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(\dec_ah1[5]_i_4_n_40 ),
        .I3(\dec_ah1[4]_i_2_n_40 ),
        .I4(\dec_ah1[5]_i_3_n_40 ),
        .I5(apl1_11_reg_3075[4]),
        .O(\dec_ah1[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \dec_ah1[15]_i_23 
       (.I0(apl1_11_reg_3075[3]),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(\dec_ah1[15]_i_52_n_40 ),
        .I3(\dec_ah1[2]_i_3_n_40 ),
        .I4(\dec_ah1[3]_i_3_n_40 ),
        .I5(apl1_11_reg_3075[2]),
        .O(\dec_ah1[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'hD0F30010)) 
    \dec_ah1[15]_i_24 
       (.I0(apl1_11_reg_3075[0]),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(\dec_ah1[0]_i_2_n_40 ),
        .I3(apl1_11_reg_3075[1]),
        .I4(\dec_ah1[1]_i_2_n_40 ),
        .O(\dec_ah1[15]_i_24_n_40 ));
  LUT6 #(
    .INIT(64'h5099500005000599)) 
    \dec_ah1[15]_i_25 
       (.I0(\dec_ah1[15]_i_3_n_40 ),
        .I1(apl1_11_reg_3075[15]),
        .I2(\dec_ah1[15]_i_33_n_40 ),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .I4(apl1_11_reg_3075[14]),
        .I5(\dec_ah1[14]_i_2_n_40 ),
        .O(\dec_ah1[15]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'h000600600F600F09)) 
    \dec_ah1[15]_i_26 
       (.I0(\dec_ah1[13]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[13]),
        .I2(\dec_ah1[12]_i_2_n_40 ),
        .I3(\dec_ah1_reg[15]_i_5_n_47 ),
        .I4(apl1_11_reg_3075[12]),
        .I5(\dec_ah1[15]_i_51_n_40 ),
        .O(\dec_ah1[15]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h0F0000660F006900)) 
    \dec_ah1[15]_i_27 
       (.I0(\dec_ah1[11]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[11]),
        .I2(\dec_ah1[10]_i_4_n_40 ),
        .I3(\dec_ah1[10]_i_2_n_40 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[10]),
        .O(\dec_ah1[15]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \dec_ah1[15]_i_28 
       (.I0(\dec_ah1[9]_i_3_n_40 ),
        .I1(apl2_8_reg_3069[9]),
        .I2(\dec_ah1[8]_i_3_n_40 ),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(apl2_8_reg_3069[8]),
        .I5(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[15]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \dec_ah1[15]_i_29 
       (.I0(\dec_ah1[7]_i_3_n_40 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah1[6]_i_3_n_40 ),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(apl2_8_reg_3069[6]),
        .I5(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[15]_i_29_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFDFFFF)) 
    \dec_ah1[15]_i_3 
       (.I0(\dec_ah1[15]_i_6_n_40 ),
        .I1(\dec_ah1[12]_i_2_n_40 ),
        .I2(\dec_ah1[15]_i_7_n_40 ),
        .I3(\dec_ah1[11]_i_2_n_40 ),
        .I4(\dec_ah1[15]_i_8_n_40 ),
        .I5(\dec_ah1[15]_i_9_n_40 ),
        .O(\dec_ah1[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \dec_ah1[15]_i_30 
       (.I0(\dec_ah1[5]_i_3_n_40 ),
        .I1(apl1_11_reg_3075[5]),
        .I2(\dec_ah1[5]_i_4_n_40 ),
        .I3(\dec_ah1[4]_i_2_n_40 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[4]),
        .O(\dec_ah1[15]_i_30_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \dec_ah1[15]_i_31 
       (.I0(\dec_ah1[3]_i_3_n_40 ),
        .I1(apl1_11_reg_3075[3]),
        .I2(\dec_ah1[15]_i_52_n_40 ),
        .I3(\dec_ah1[2]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[2]),
        .O(\dec_ah1[15]_i_31_n_40 ));
  LUT5 #(
    .INIT(32'h00FF9009)) 
    \dec_ah1[15]_i_32 
       (.I0(\dec_ah1[1]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[1]),
        .I2(apl1_11_reg_3075[0]),
        .I3(\dec_ah1[0]_i_2_n_40 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .O(\dec_ah1[15]_i_32_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC7F80)) 
    \dec_ah1[15]_i_33 
       (.I0(apl2_8_reg_3069[13]),
        .I1(\dec_ah1[15]_i_53_n_40 ),
        .I2(apl2_8_reg_3069[12]),
        .I3(apl2_8_reg_3069[14]),
        .I4(\dec_ah2_reg[14]_i_2_n_47 ),
        .I5(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[15]_i_33_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \dec_ah1[15]_i_34 
       (.I0(\dec_ah1[13]_i_2_n_40 ),
        .I1(apl2_8_reg_3069[11]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .I3(\dec_ah1[15]_i_7_n_40 ),
        .I4(\dec_ah1[12]_i_2_n_40 ),
        .O(\dec_ah1[15]_i_34_n_40 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dec_ah1[15]_i_35 
       (.I0(apl1_11_reg_3075[15]),
        .I1(\dec_ah1[15]_i_33_n_40 ),
        .I2(apl1_11_reg_3075[14]),
        .O(\dec_ah1[15]_i_35_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_ah1[15]_i_36 
       (.I0(apl1_11_reg_3075[13]),
        .I1(\dec_ah1[13]_i_2_n_40 ),
        .I2(apl1_11_reg_3075[12]),
        .I3(\dec_ah1[12]_i_2_n_40 ),
        .O(\dec_ah1[15]_i_36_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_ah1[15]_i_37 
       (.I0(apl1_11_reg_3075[11]),
        .I1(\dec_ah1[11]_i_2_n_40 ),
        .I2(apl1_11_reg_3075[10]),
        .I3(\dec_ah1[15]_i_54_n_40 ),
        .O(\dec_ah1[15]_i_37_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_ah1[15]_i_38 
       (.I0(apl1_11_reg_3075[9]),
        .I1(\dec_ah1[9]_i_4_n_40 ),
        .I2(apl1_11_reg_3075[8]),
        .I3(\dec_ah1[8]_i_4_n_40 ),
        .O(\dec_ah1[15]_i_38_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \dec_ah1[15]_i_39 
       (.I0(apl1_11_reg_3075[7]),
        .I1(\dec_ah1[15]_i_55_n_40 ),
        .I2(\dec_ah1[6]_i_2_n_40 ),
        .I3(\dec_ah1[7]_i_2_n_40 ),
        .I4(apl1_11_reg_3075[6]),
        .O(\dec_ah1[15]_i_39_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \dec_ah1[15]_i_40 
       (.I0(apl1_11_reg_3075[5]),
        .I1(\dec_ah1[5]_i_4_n_40 ),
        .I2(\dec_ah1[4]_i_2_n_40 ),
        .I3(\dec_ah1[5]_i_3_n_40 ),
        .I4(apl1_11_reg_3075[4]),
        .O(\dec_ah1[15]_i_40_n_40 ));
  LUT6 #(
    .INIT(64'hFEAAA803AAA80002)) 
    \dec_ah1[15]_i_41 
       (.I0(apl1_11_reg_3075[3]),
        .I1(\dec_ah1[0]_i_2_n_40 ),
        .I2(\dec_ah1[1]_i_2_n_40 ),
        .I3(\dec_ah1[2]_i_3_n_40 ),
        .I4(\dec_ah1[3]_i_3_n_40 ),
        .I5(apl1_11_reg_3075[2]),
        .O(\dec_ah1[15]_i_41_n_40 ));
  LUT6 #(
    .INIT(64'hFFEEFFCFAAA8AA8A)) 
    \dec_ah1[15]_i_42 
       (.I0(apl1_11_reg_3075[1]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[0]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[1]),
        .I5(apl1_11_reg_3075[0]),
        .O(\dec_ah1[15]_i_42_n_40 ));
  LUT3 #(
    .INIT(8'h41)) 
    \dec_ah1[15]_i_43 
       (.I0(apl1_11_reg_3075[15]),
        .I1(\dec_ah1[15]_i_33_n_40 ),
        .I2(apl1_11_reg_3075[14]),
        .O(\dec_ah1[15]_i_43_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_ah1[15]_i_44 
       (.I0(\dec_ah1[13]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[13]),
        .I2(\dec_ah1[12]_i_2_n_40 ),
        .I3(apl1_11_reg_3075[12]),
        .O(\dec_ah1[15]_i_44_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_ah1[15]_i_45 
       (.I0(\dec_ah1[11]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[11]),
        .I2(\dec_ah1[15]_i_54_n_40 ),
        .I3(apl1_11_reg_3075[10]),
        .O(\dec_ah1[15]_i_45_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_ah1[15]_i_46 
       (.I0(\dec_ah1[9]_i_4_n_40 ),
        .I1(apl1_11_reg_3075[9]),
        .I2(\dec_ah1[8]_i_4_n_40 ),
        .I3(apl1_11_reg_3075[8]),
        .O(\dec_ah1[15]_i_46_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \dec_ah1[15]_i_47 
       (.I0(\dec_ah1[7]_i_2_n_40 ),
        .I1(apl1_11_reg_3075[7]),
        .I2(\dec_ah1[15]_i_55_n_40 ),
        .I3(\dec_ah1[6]_i_2_n_40 ),
        .I4(apl1_11_reg_3075[6]),
        .O(\dec_ah1[15]_i_47_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \dec_ah1[15]_i_48 
       (.I0(\dec_ah1[5]_i_3_n_40 ),
        .I1(apl1_11_reg_3075[5]),
        .I2(\dec_ah1[5]_i_4_n_40 ),
        .I3(\dec_ah1[4]_i_2_n_40 ),
        .I4(apl1_11_reg_3075[4]),
        .O(\dec_ah1[15]_i_48_n_40 ));
  LUT6 #(
    .INIT(64'h0006666066600009)) 
    \dec_ah1[15]_i_49 
       (.I0(\dec_ah1[3]_i_3_n_40 ),
        .I1(apl1_11_reg_3075[3]),
        .I2(\dec_ah1[0]_i_2_n_40 ),
        .I3(\dec_ah1[1]_i_2_n_40 ),
        .I4(\dec_ah1[2]_i_3_n_40 ),
        .I5(apl1_11_reg_3075[2]),
        .O(\dec_ah1[15]_i_49_n_40 ));
  LUT6 #(
    .INIT(64'h0000060033333039)) 
    \dec_ah1[15]_i_50 
       (.I0(apl2_8_reg_3069[1]),
        .I1(apl1_11_reg_3075[1]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .I3(apl2_8_reg_3069[0]),
        .I4(\dec_ah2_reg[14]_i_2_n_47 ),
        .I5(apl1_11_reg_3075[0]),
        .O(\dec_ah1[15]_i_50_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \dec_ah1[15]_i_51 
       (.I0(apl2_8_reg_3069[11]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[9]),
        .I5(\dec_ah1[13]_i_5_n_40 ),
        .O(\dec_ah1[15]_i_51_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0032)) 
    \dec_ah1[15]_i_52 
       (.I0(apl2_8_reg_3069[1]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[0]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[15]_i_52_n_40 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \dec_ah1[15]_i_53 
       (.I0(apl2_8_reg_3069[11]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(\dec_ah1[13]_i_5_n_40 ),
        .I5(apl2_8_reg_3069[9]),
        .O(\dec_ah1[15]_i_53_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \dec_ah1[15]_i_54 
       (.I0(\dec_ah1[10]_i_4_n_40 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[10]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[15]_i_54_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFF0032)) 
    \dec_ah1[15]_i_55 
       (.I0(apl2_8_reg_3069[5]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[4]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(\dec_ah1[5]_i_4_n_40 ),
        .O(\dec_ah1[15]_i_55_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \dec_ah1[15]_i_6 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[14]),
        .O(\dec_ah1[15]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \dec_ah1[15]_i_7 
       (.I0(\dec_ah1[15]_i_16_n_40 ),
        .I1(apl2_8_reg_3069[8]),
        .I2(apl2_8_reg_3069[9]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[10]),
        .I5(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[15]_i_7_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \dec_ah1[15]_i_8 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[13]),
        .O(\dec_ah1[15]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'hE000E000E0000000)) 
    \dec_ah1[15]_i_9 
       (.I0(\dec_ah1[9]_i_2_n_40 ),
        .I1(\dec_ah1[13]_i_5_n_40 ),
        .I2(\dec_ah1[10]_i_2_n_40 ),
        .I3(apl2_8_reg_3069[11]),
        .I4(\dec_ah2_reg[14]_i_2_n_47 ),
        .I5(apl2_8_reg_3069[12]),
        .O(\dec_ah1[15]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[1]_i_1 
       (.I0(\dec_ah1[1]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[1]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[1]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[1]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[1]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0012FFFF00120000)) 
    \dec_ah1[1]_i_3 
       (.I0(apl2_8_reg_3069[1]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[0]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[1]),
        .O(\dec_ah1[1]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[2]_i_1 
       (.I0(\dec_ah1[2]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[2]),
        .I3(\dec_ah1[2]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h0000010E)) 
    \dec_ah1[2]_i_2 
       (.I0(apl2_8_reg_3069[0]),
        .I1(apl2_8_reg_3069[1]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .I3(apl2_8_reg_3069[2]),
        .I4(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[2]_i_3 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[2]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[2]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[3]_i_1 
       (.I0(\dec_ah1[3]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[3]),
        .I3(\dec_ah1[3]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0011001100110012)) 
    \dec_ah1[3]_i_2 
       (.I0(apl2_8_reg_3069[3]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[2]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[1]),
        .I5(apl2_8_reg_3069[0]),
        .O(\dec_ah1[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[3]_i_3 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[3]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[3]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[4]_i_1 
       (.I0(\dec_ah1[4]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[4]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[4]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[4]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \dec_ah1[4]_i_3 
       (.I0(\dec_ah1[5]_i_4_n_40 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[4]),
        .I3(\dec_ah2_reg[14]_i_3_n_45 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[4]),
        .O(\dec_ah1[4]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_ah1[5]_i_1 
       (.I0(\dec_ah1[5]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[5]),
        .I3(\dec_ah1[5]_i_3_n_40 ),
        .I4(\dec_ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFDD0012)) 
    \dec_ah1[5]_i_2 
       (.I0(apl2_8_reg_3069[5]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[4]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(\dec_ah1[5]_i_4_n_40 ),
        .O(\dec_ah1[5]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[5]_i_3 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[5]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[5]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0033003300330032)) 
    \dec_ah1[5]_i_4 
       (.I0(apl2_8_reg_3069[3]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[2]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[1]),
        .I5(apl2_8_reg_3069[0]),
        .O(\dec_ah1[5]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[6]_i_1 
       (.I0(\dec_ah1[6]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[6]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[6]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[6]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[6]_i_3 
       (.I0(\dec_ah1[6]_i_4_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[6]),
        .O(\dec_ah1[6]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA01AAFE)) 
    \dec_ah1[6]_i_4 
       (.I0(\dec_ah1[5]_i_4_n_40 ),
        .I1(apl2_8_reg_3069[4]),
        .I2(apl2_8_reg_3069[5]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[6]),
        .I5(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[6]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[7]_i_1 
       (.I0(\dec_ah1[7]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[7]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[7]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[7]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFB04FFFFFB040000)) 
    \dec_ah1[7]_i_3 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .I3(\dec_ah1[7]_i_4_n_40 ),
        .I4(\dec_ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_11_reg_3075[7]),
        .O(\dec_ah1[7]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAAFE)) 
    \dec_ah1[7]_i_4 
       (.I0(\dec_ah1[5]_i_4_n_40 ),
        .I1(apl2_8_reg_3069[4]),
        .I2(apl2_8_reg_3069[5]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[6]),
        .I5(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[7]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[8]_i_1 
       (.I0(\dec_ah1[8]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[8]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[8]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[8]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[8]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[8]_i_3 
       (.I0(\dec_ah1[8]_i_4_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[8]),
        .O(\dec_ah1[8]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAAAAA1AE)) 
    \dec_ah1[8]_i_4 
       (.I0(\dec_ah1[7]_i_4_n_40 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .I3(apl2_8_reg_3069[8]),
        .I4(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\dec_ah1[8]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[9]_i_1 
       (.I0(\dec_ah1[9]_i_2_n_40 ),
        .I1(\dec_ah1_reg[15]_i_4_n_47 ),
        .I2(\dec_ah1[9]_i_3_n_40 ),
        .O(\apl1_11_reg_3075_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah1[9]_i_2 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[9]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah1[9]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_ah1[9]_i_3 
       (.I0(\dec_ah1[9]_i_4_n_40 ),
        .I1(\dec_ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_11_reg_3075[9]),
        .O(\dec_ah1[9]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFDDFFDD00110012)) 
    \dec_ah1[9]_i_4 
       (.I0(apl2_8_reg_3069[9]),
        .I1(\dec_ah2_reg[14]_i_3_n_45 ),
        .I2(apl2_8_reg_3069[8]),
        .I3(\dec_ah2_reg[14]_i_2_n_47 ),
        .I4(apl2_8_reg_3069[7]),
        .I5(\dec_ah1[7]_i_4_n_40 ),
        .O(\dec_ah1[9]_i_4_n_40 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah1_reg[15]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_ah1_reg[15]_i_10_n_40 ,\dec_ah1_reg[15]_i_10_n_41 ,\dec_ah1_reg[15]_i_10_n_42 ,\dec_ah1_reg[15]_i_10_n_43 ,\dec_ah1_reg[15]_i_10_n_44 ,\dec_ah1_reg[15]_i_10_n_45 ,\dec_ah1_reg[15]_i_10_n_46 ,\dec_ah1_reg[15]_i_10_n_47 }),
        .DI({\dec_ah1[15]_i_17_n_40 ,\dec_ah1[15]_i_18_n_40 ,\dec_ah1[15]_i_19_n_40 ,\dec_ah1[15]_i_20_n_40 ,\dec_ah1[15]_i_21_n_40 ,\dec_ah1[15]_i_22_n_40 ,\dec_ah1[15]_i_23_n_40 ,\dec_ah1[15]_i_24_n_40 }),
        .O(\NLW_dec_ah1_reg[15]_i_10_O_UNCONNECTED [7:0]),
        .S({\dec_ah1[15]_i_25_n_40 ,\dec_ah1[15]_i_26_n_40 ,\dec_ah1[15]_i_27_n_40 ,\dec_ah1[15]_i_28_n_40 ,\dec_ah1[15]_i_29_n_40 ,\dec_ah1[15]_i_30_n_40 ,\dec_ah1[15]_i_31_n_40 ,\dec_ah1[15]_i_32_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah1_reg[15]_i_13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_ah1_reg[15]_i_13_n_40 ,\dec_ah1_reg[15]_i_13_n_41 ,\dec_ah1_reg[15]_i_13_n_42 ,\dec_ah1_reg[15]_i_13_n_43 ,\dec_ah1_reg[15]_i_13_n_44 ,\dec_ah1_reg[15]_i_13_n_45 ,\dec_ah1_reg[15]_i_13_n_46 ,\dec_ah1_reg[15]_i_13_n_47 }),
        .DI({\dec_ah1[15]_i_35_n_40 ,\dec_ah1[15]_i_36_n_40 ,\dec_ah1[15]_i_37_n_40 ,\dec_ah1[15]_i_38_n_40 ,\dec_ah1[15]_i_39_n_40 ,\dec_ah1[15]_i_40_n_40 ,\dec_ah1[15]_i_41_n_40 ,\dec_ah1[15]_i_42_n_40 }),
        .O(\NLW_dec_ah1_reg[15]_i_13_O_UNCONNECTED [7:0]),
        .S({\dec_ah1[15]_i_43_n_40 ,\dec_ah1[15]_i_44_n_40 ,\dec_ah1[15]_i_45_n_40 ,\dec_ah1[15]_i_46_n_40 ,\dec_ah1[15]_i_47_n_40 ,\dec_ah1[15]_i_48_n_40 ,\dec_ah1[15]_i_49_n_40 ,\dec_ah1[15]_i_50_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah1_reg[15]_i_4 
       (.CI(\dec_ah1_reg[15]_i_10_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_ah1_reg[15]_i_4_CO_UNCONNECTED [7:1],\dec_ah1_reg[15]_i_4_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah1[15]_i_11_n_40 }),
        .O(\NLW_dec_ah1_reg[15]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah1[15]_i_12_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah1_reg[15]_i_5 
       (.CI(\dec_ah1_reg[15]_i_13_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED [7:1],\dec_ah1_reg[15]_i_5_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah1[15]_i_14_n_40 }),
        .O(\NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah1[15]_i_15_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[0]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[0]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[10]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[10]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[11]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[11]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dec_ah2[12]_i_1 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[12]),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \dec_ah2[13]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[13]),
        .O(\apl2_8_reg_3069_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \dec_ah2[14]_i_1 
       (.I0(apl2_8_reg_3069[14]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(\dec_ah2_reg[14]_i_3_n_45 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [14]));
  LUT3 #(
    .INIT(8'h02)) 
    \dec_ah2[14]_i_10 
       (.I0(apl2_8_reg_3069[12]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[13]),
        .O(\dec_ah2[14]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_11 
       (.I0(apl2_8_reg_3069[15]),
        .I1(apl2_8_reg_3069[14]),
        .O(\dec_ah2[14]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_12 
       (.I0(apl2_8_reg_3069[11]),
        .I1(apl2_8_reg_3069[10]),
        .O(\dec_ah2[14]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_13 
       (.I0(apl2_8_reg_3069[9]),
        .I1(apl2_8_reg_3069[8]),
        .O(\dec_ah2[14]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_14 
       (.I0(apl2_8_reg_3069[7]),
        .I1(apl2_8_reg_3069[6]),
        .O(\dec_ah2[14]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_15 
       (.I0(apl2_8_reg_3069[5]),
        .I1(apl2_8_reg_3069[4]),
        .O(\dec_ah2[14]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_16 
       (.I0(apl2_8_reg_3069[3]),
        .I1(apl2_8_reg_3069[2]),
        .O(\dec_ah2[14]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_ah2[14]_i_17 
       (.I0(apl2_8_reg_3069[1]),
        .I1(apl2_8_reg_3069[0]),
        .O(\dec_ah2[14]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_18 
       (.I0(apl2_8_reg_3069[14]),
        .I1(apl2_8_reg_3069[15]),
        .O(\dec_ah2[14]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dec_ah2[14]_i_19 
       (.I0(apl2_8_reg_3069[13]),
        .I1(apl2_8_reg_3069[12]),
        .O(\dec_ah2[14]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_20 
       (.I0(apl2_8_reg_3069[10]),
        .I1(apl2_8_reg_3069[11]),
        .O(\dec_ah2[14]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_21 
       (.I0(apl2_8_reg_3069[8]),
        .I1(apl2_8_reg_3069[9]),
        .O(\dec_ah2[14]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_22 
       (.I0(apl2_8_reg_3069[6]),
        .I1(apl2_8_reg_3069[7]),
        .O(\dec_ah2[14]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_23 
       (.I0(apl2_8_reg_3069[4]),
        .I1(apl2_8_reg_3069[5]),
        .O(\dec_ah2[14]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_24 
       (.I0(apl2_8_reg_3069[2]),
        .I1(apl2_8_reg_3069[3]),
        .O(\dec_ah2[14]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_ah2[14]_i_25 
       (.I0(apl2_8_reg_3069[0]),
        .I1(apl2_8_reg_3069[1]),
        .O(\dec_ah2[14]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_ah2[14]_i_5 
       (.I0(apl2_8_reg_3069[16]),
        .O(\dec_ah2[14]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \dec_ah2[14]_i_6 
       (.I0(apl2_8_reg_3069[14]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[15]),
        .O(\dec_ah2[14]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h01)) 
    \dec_ah2[14]_i_7 
       (.I0(\dec_ah2_reg[14]_i_2_n_47 ),
        .I1(apl2_8_reg_3069[12]),
        .I2(apl2_8_reg_3069[13]),
        .O(\dec_ah2[14]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_ah2[14]_i_8 
       (.I0(apl2_8_reg_3069[16]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\dec_ah2[14]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dec_ah2[14]_i_9 
       (.I0(apl2_8_reg_3069[15]),
        .I1(\dec_ah2_reg[14]_i_2_n_47 ),
        .I2(apl2_8_reg_3069[14]),
        .O(\dec_ah2[14]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[1]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[1]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[2]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[2]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[3]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[3]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[4]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[4]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[5]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[5]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[6]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[6]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[7]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[7]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[8]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[8]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_ah2[9]_i_1 
       (.I0(\dec_ah2_reg[14]_i_3_n_45 ),
        .I1(apl2_8_reg_3069[9]),
        .I2(\dec_ah2_reg[14]_i_2_n_47 ),
        .O(\apl2_8_reg_3069_reg[14]_0 [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah2_reg[14]_i_2 
       (.CI(\dec_ah2_reg[14]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED [7:1],\dec_ah2_reg[14]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah2[14]_i_5_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah2_reg[14]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED [7:3],\dec_ah2_reg[14]_i_3_n_45 ,\dec_ah2_reg[14]_i_3_n_46 ,\dec_ah2_reg[14]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah2[14]_i_6_n_40 ,\dec_ah2[14]_i_7_n_40 }),
        .O(\NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\dec_ah2[14]_i_8_n_40 ,\dec_ah2[14]_i_9_n_40 ,\dec_ah2[14]_i_10_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_ah2_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_ah2_reg[14]_i_4_n_40 ,\dec_ah2_reg[14]_i_4_n_41 ,\dec_ah2_reg[14]_i_4_n_42 ,\dec_ah2_reg[14]_i_4_n_43 ,\dec_ah2_reg[14]_i_4_n_44 ,\dec_ah2_reg[14]_i_4_n_45 ,\dec_ah2_reg[14]_i_4_n_46 ,\dec_ah2_reg[14]_i_4_n_47 }),
        .DI({\dec_ah2[14]_i_11_n_40 ,1'b0,\dec_ah2[14]_i_12_n_40 ,\dec_ah2[14]_i_13_n_40 ,\dec_ah2[14]_i_14_n_40 ,\dec_ah2[14]_i_15_n_40 ,\dec_ah2[14]_i_16_n_40 ,\dec_ah2[14]_i_17_n_40 }),
        .O(\NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\dec_ah2[14]_i_18_n_40 ,\dec_ah2[14]_i_19_n_40 ,\dec_ah2[14]_i_20_n_40 ,\dec_ah2[14]_i_21_n_40 ,\dec_ah2[14]_i_22_n_40 ,\dec_ah2[14]_i_23_n_40 ,\dec_ah2[14]_i_24_n_40 ,\dec_ah2[14]_i_25_n_40 }));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \dec_al1[0]_i_1 
       (.I0(\dec_al1_reg[15]_i_4_n_47 ),
        .I1(\dec_al1[0]_i_2_n_40 ),
        .I2(\dec_al1_reg[15]_i_5_n_47 ),
        .I3(apl1_reg_2932[0]),
        .O(\apl1_reg_2932_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[0]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[0]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[0]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dec_al1[10]_i_1 
       (.I0(\dec_al1[10]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[10]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[10]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[10]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h5565FFFF55650000)) 
    \dec_al1[10]_i_3 
       (.I0(\dec_al1[10]_i_4_n_40 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[10]),
        .O(\dec_al1[10]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00330032)) 
    \dec_al1[10]_i_4 
       (.I0(apl2_reg_2926[9]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[8]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[7]),
        .I5(\dec_al1[7]_i_4_n_40 ),
        .O(\dec_al1[10]_i_4_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[11]_i_1 
       (.I0(\dec_al1[11]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[11]),
        .I3(\dec_al1[11]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8FF57)) 
    \dec_al1[11]_i_2 
       (.I0(apl2_reg_2926[10]),
        .I1(\dec_al1[13]_i_4_n_40 ),
        .I2(apl2_reg_2926[9]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[11]),
        .I5(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[11]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0012)) 
    \dec_al1[11]_i_3 
       (.I0(apl2_reg_2926[11]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[11]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[12]_i_1 
       (.I0(\dec_al1[12]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[12]),
        .I3(\dec_al1[12]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \dec_al1[12]_i_2 
       (.I0(\dec_al1[9]_i_2_n_40 ),
        .I1(\dec_al1[13]_i_4_n_40 ),
        .I2(\dec_al1[10]_i_2_n_40 ),
        .I3(apl2_reg_2926[11]),
        .I4(\dec_al1[15]_i_7_n_40 ),
        .O(\dec_al1[12]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFDEFFEE)) 
    \dec_al1[12]_i_3 
       (.I0(apl2_reg_2926[12]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_2926[11]),
        .O(\dec_al1[12]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[13]_i_1 
       (.I0(\dec_al1[13]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[13]),
        .I3(\dec_al1[13]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h6555655565555555)) 
    \dec_al1[13]_i_2 
       (.I0(\dec_al1[15]_i_10_n_40 ),
        .I1(\dec_al1[15]_i_7_n_40 ),
        .I2(apl2_reg_2926[11]),
        .I3(\dec_al1[10]_i_2_n_40 ),
        .I4(\dec_al1[13]_i_4_n_40 ),
        .I5(\dec_al1[9]_i_2_n_40 ),
        .O(\dec_al1[13]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h55555559)) 
    \dec_al1[13]_i_3 
       (.I0(\dec_al1[13]_i_2_n_40 ),
        .I1(apl2_reg_2926[11]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .I3(\dec_al1[15]_i_9_n_40 ),
        .I4(\dec_al1[12]_i_2_n_40 ),
        .O(\dec_al1[13]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dec_al1[13]_i_4 
       (.I0(\dec_al1[5]_i_4_n_40 ),
        .I1(\dec_al1[4]_i_2_n_40 ),
        .I2(\dec_al1[5]_i_3_n_40 ),
        .I3(\dec_al1[6]_i_2_n_40 ),
        .I4(\dec_al1[7]_i_2_n_40 ),
        .I5(\dec_al1[8]_i_2_n_40 ),
        .O(\dec_al1[13]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[14]_i_1 
       (.I0(\dec_al1[14]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[14]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h333300A60000CC65)) 
    \dec_al1[14]_i_2 
       (.I0(apl2_reg_2926[14]),
        .I1(\dec_al1[14]_i_4_n_40 ),
        .I2(apl2_reg_2926[13]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(\dec_al2_reg[14]_i_3_n_45 ),
        .I5(\dec_al1[14]_i_5_n_40 ),
        .O(\dec_al1[14]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h87FF8700)) 
    \dec_al1[14]_i_3 
       (.I0(\dec_al1[15]_i_10_n_40 ),
        .I1(\dec_al1[14]_i_5_n_40 ),
        .I2(\dec_al1[15]_i_6_n_40 ),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .I4(apl1_reg_2932[14]),
        .O(\dec_al1[14]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \dec_al1[14]_i_4 
       (.I0(\dec_al1[15]_i_7_n_40 ),
        .I1(\dec_al1[13]_i_4_n_40 ),
        .I2(\dec_al1[9]_i_2_n_40 ),
        .I3(\dec_al1[10]_i_2_n_40 ),
        .I4(\dec_al2_reg[14]_i_2_n_47 ),
        .I5(apl2_reg_2926[11]),
        .O(\dec_al1[14]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \dec_al1[14]_i_5 
       (.I0(\dec_al1[9]_i_2_n_40 ),
        .I1(\dec_al1[13]_i_4_n_40 ),
        .I2(\dec_al1[10]_i_2_n_40 ),
        .I3(apl2_reg_2926[11]),
        .I4(\dec_al1[15]_i_7_n_40 ),
        .O(\dec_al1[14]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_al1[15]_i_1 
       (.I0(\ap_CS_fsm_reg[19]_0 [1]),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \dec_al1[15]_i_10 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[13]),
        .O(\dec_al1[15]_i_10_n_40 ));
  LUT5 #(
    .INIT(32'h00005700)) 
    \dec_al1[15]_i_12 
       (.I0(apl1_reg_2932[16]),
        .I1(\dec_al1[15]_i_34_n_40 ),
        .I2(\dec_al1[15]_i_35_n_40 ),
        .I3(apl1_reg_2932[17]),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .O(\dec_al1[15]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h08F1)) 
    \dec_al1[15]_i_13 
       (.I0(apl1_reg_2932[17]),
        .I1(apl1_reg_2932[16]),
        .I2(\dec_al1_reg[15]_i_5_n_47 ),
        .I3(\dec_al1[15]_i_3_n_40 ),
        .O(\dec_al1[15]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_al1[15]_i_15 
       (.I0(apl1_reg_2932[16]),
        .I1(apl1_reg_2932[17]),
        .O(\dec_al1[15]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al1[15]_i_16 
       (.I0(apl1_reg_2932[16]),
        .I1(apl1_reg_2932[17]),
        .O(\dec_al1[15]_i_16_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dec_al1[15]_i_17 
       (.I0(\dec_al1[7]_i_2_n_40 ),
        .I1(\dec_al1[6]_i_2_n_40 ),
        .I2(\dec_al1[5]_i_3_n_40 ),
        .I3(\dec_al1[4]_i_2_n_40 ),
        .I4(\dec_al1[5]_i_4_n_40 ),
        .O(\dec_al1[15]_i_17_n_40 ));
  LUT5 #(
    .INIT(32'hF5F7C4CC)) 
    \dec_al1[15]_i_18 
       (.I0(apl1_reg_2932[15]),
        .I1(\dec_al1[15]_i_34_n_40 ),
        .I2(\dec_al1_reg[15]_i_5_n_47 ),
        .I3(apl1_reg_2932[14]),
        .I4(\dec_al1[15]_i_35_n_40 ),
        .O(\dec_al1[15]_i_18_n_40 ));
  LUT6 #(
    .INIT(64'h0001EE0E0007EE6E)) 
    \dec_al1[15]_i_19 
       (.I0(\dec_al1[12]_i_2_n_40 ),
        .I1(\dec_al1[15]_i_52_n_40 ),
        .I2(apl1_reg_2932[13]),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .I4(\dec_al1[13]_i_2_n_40 ),
        .I5(apl1_reg_2932[12]),
        .O(\dec_al1[15]_i_19_n_40 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \dec_al1[15]_i_2 
       (.I0(\dec_al1[15]_i_3_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(apl1_reg_2932[15]),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h0004BB0B0007BB3B)) 
    \dec_al1[15]_i_20 
       (.I0(\dec_al1[10]_i_4_n_40 ),
        .I1(\dec_al1[10]_i_2_n_40 ),
        .I2(apl1_reg_2932[11]),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .I4(\dec_al1[11]_i_2_n_40 ),
        .I5(apl1_reg_2932[10]),
        .O(\dec_al1[15]_i_20_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \dec_al1[15]_i_21 
       (.I0(\dec_al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_2926[9]),
        .I2(\dec_al2_reg[14]_i_3_n_45 ),
        .I3(\dec_al1[9]_i_3_n_40 ),
        .I4(apl2_reg_2926[8]),
        .I5(\dec_al1[8]_i_3_n_40 ),
        .O(\dec_al1[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \dec_al1[15]_i_22 
       (.I0(\dec_al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al2_reg[14]_i_3_n_45 ),
        .I3(\dec_al1[7]_i_3_n_40 ),
        .I4(apl2_reg_2926[6]),
        .I5(\dec_al1[6]_i_3_n_40 ),
        .O(\dec_al1[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \dec_al1[15]_i_23 
       (.I0(apl1_reg_2932[5]),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(\dec_al1[5]_i_4_n_40 ),
        .I3(\dec_al1[4]_i_2_n_40 ),
        .I4(\dec_al1[5]_i_3_n_40 ),
        .I5(apl1_reg_2932[4]),
        .O(\dec_al1[15]_i_23_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \dec_al1[15]_i_24 
       (.I0(apl1_reg_2932[3]),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(\dec_al1[15]_i_53_n_40 ),
        .I3(\dec_al1[2]_i_3_n_40 ),
        .I4(\dec_al1[3]_i_3_n_40 ),
        .I5(apl1_reg_2932[2]),
        .O(\dec_al1[15]_i_24_n_40 ));
  LUT5 #(
    .INIT(32'hD0F30010)) 
    \dec_al1[15]_i_25 
       (.I0(apl1_reg_2932[0]),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(\dec_al1[0]_i_2_n_40 ),
        .I3(apl1_reg_2932[1]),
        .I4(\dec_al1[1]_i_2_n_40 ),
        .O(\dec_al1[15]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'h5099500005000599)) 
    \dec_al1[15]_i_26 
       (.I0(\dec_al1[15]_i_3_n_40 ),
        .I1(apl1_reg_2932[15]),
        .I2(\dec_al1[15]_i_34_n_40 ),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .I4(apl1_reg_2932[14]),
        .I5(\dec_al1[14]_i_2_n_40 ),
        .O(\dec_al1[15]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h000600600F600F09)) 
    \dec_al1[15]_i_27 
       (.I0(\dec_al1[13]_i_2_n_40 ),
        .I1(apl1_reg_2932[13]),
        .I2(\dec_al1[12]_i_2_n_40 ),
        .I3(\dec_al1_reg[15]_i_5_n_47 ),
        .I4(apl1_reg_2932[12]),
        .I5(\dec_al1[15]_i_52_n_40 ),
        .O(\dec_al1[15]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h0F0000660F006900)) 
    \dec_al1[15]_i_28 
       (.I0(\dec_al1[11]_i_2_n_40 ),
        .I1(apl1_reg_2932[11]),
        .I2(\dec_al1[10]_i_4_n_40 ),
        .I3(\dec_al1[10]_i_2_n_40 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[10]),
        .O(\dec_al1[15]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \dec_al1[15]_i_29 
       (.I0(\dec_al1[9]_i_3_n_40 ),
        .I1(apl2_reg_2926[9]),
        .I2(\dec_al1[8]_i_3_n_40 ),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_2926[8]),
        .I5(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[15]_i_29_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFF7DFFFFFFFF)) 
    \dec_al1[15]_i_3 
       (.I0(\dec_al1[15]_i_6_n_40 ),
        .I1(\dec_al1[15]_i_7_n_40 ),
        .I2(\dec_al1[15]_i_8_n_40 ),
        .I3(\dec_al1[15]_i_9_n_40 ),
        .I4(\dec_al1[11]_i_2_n_40 ),
        .I5(\dec_al1[15]_i_10_n_40 ),
        .O(\dec_al1[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \dec_al1[15]_i_30 
       (.I0(\dec_al1[7]_i_3_n_40 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al1[6]_i_3_n_40 ),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_2926[6]),
        .I5(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[15]_i_30_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \dec_al1[15]_i_31 
       (.I0(\dec_al1[5]_i_3_n_40 ),
        .I1(apl1_reg_2932[5]),
        .I2(\dec_al1[5]_i_4_n_40 ),
        .I3(\dec_al1[4]_i_2_n_40 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[4]),
        .O(\dec_al1[15]_i_31_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \dec_al1[15]_i_32 
       (.I0(\dec_al1[3]_i_3_n_40 ),
        .I1(apl1_reg_2932[3]),
        .I2(\dec_al1[15]_i_53_n_40 ),
        .I3(\dec_al1[2]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[2]),
        .O(\dec_al1[15]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'h00FF9009)) 
    \dec_al1[15]_i_33 
       (.I0(\dec_al1[1]_i_2_n_40 ),
        .I1(apl1_reg_2932[1]),
        .I2(apl1_reg_2932[0]),
        .I3(\dec_al1[0]_i_2_n_40 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .O(\dec_al1[15]_i_33_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC7F80)) 
    \dec_al1[15]_i_34 
       (.I0(apl2_reg_2926[13]),
        .I1(\dec_al1[15]_i_8_n_40 ),
        .I2(apl2_reg_2926[12]),
        .I3(apl2_reg_2926[14]),
        .I4(\dec_al2_reg[14]_i_2_n_47 ),
        .I5(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[15]_i_34_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \dec_al1[15]_i_35 
       (.I0(\dec_al1[13]_i_2_n_40 ),
        .I1(apl2_reg_2926[11]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .I3(\dec_al1[15]_i_9_n_40 ),
        .I4(\dec_al1[12]_i_2_n_40 ),
        .O(\dec_al1[15]_i_35_n_40 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dec_al1[15]_i_36 
       (.I0(apl1_reg_2932[15]),
        .I1(\dec_al1[15]_i_34_n_40 ),
        .I2(apl1_reg_2932[14]),
        .O(\dec_al1[15]_i_36_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_al1[15]_i_37 
       (.I0(apl1_reg_2932[13]),
        .I1(\dec_al1[13]_i_2_n_40 ),
        .I2(apl1_reg_2932[12]),
        .I3(\dec_al1[12]_i_2_n_40 ),
        .O(\dec_al1[15]_i_37_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_al1[15]_i_38 
       (.I0(apl1_reg_2932[11]),
        .I1(\dec_al1[11]_i_2_n_40 ),
        .I2(apl1_reg_2932[10]),
        .I3(\dec_al1[15]_i_54_n_40 ),
        .O(\dec_al1[15]_i_38_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \dec_al1[15]_i_39 
       (.I0(apl1_reg_2932[9]),
        .I1(\dec_al1[9]_i_4_n_40 ),
        .I2(apl1_reg_2932[8]),
        .I3(\dec_al1[8]_i_4_n_40 ),
        .O(\dec_al1[15]_i_39_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \dec_al1[15]_i_40 
       (.I0(apl1_reg_2932[7]),
        .I1(\dec_al1[15]_i_55_n_40 ),
        .I2(\dec_al1[6]_i_2_n_40 ),
        .I3(\dec_al1[7]_i_2_n_40 ),
        .I4(apl1_reg_2932[6]),
        .O(\dec_al1[15]_i_40_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \dec_al1[15]_i_41 
       (.I0(apl1_reg_2932[5]),
        .I1(\dec_al1[5]_i_4_n_40 ),
        .I2(\dec_al1[4]_i_2_n_40 ),
        .I3(\dec_al1[5]_i_3_n_40 ),
        .I4(apl1_reg_2932[4]),
        .O(\dec_al1[15]_i_41_n_40 ));
  LUT6 #(
    .INIT(64'hFEAAA803AAA80002)) 
    \dec_al1[15]_i_42 
       (.I0(apl1_reg_2932[3]),
        .I1(\dec_al1[0]_i_2_n_40 ),
        .I2(\dec_al1[1]_i_2_n_40 ),
        .I3(\dec_al1[2]_i_3_n_40 ),
        .I4(\dec_al1[3]_i_3_n_40 ),
        .I5(apl1_reg_2932[2]),
        .O(\dec_al1[15]_i_42_n_40 ));
  LUT6 #(
    .INIT(64'hFFEEFFCFAAA8AA8A)) 
    \dec_al1[15]_i_43 
       (.I0(apl1_reg_2932[1]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[0]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[1]),
        .I5(apl1_reg_2932[0]),
        .O(\dec_al1[15]_i_43_n_40 ));
  LUT3 #(
    .INIT(8'h41)) 
    \dec_al1[15]_i_44 
       (.I0(apl1_reg_2932[15]),
        .I1(\dec_al1[15]_i_34_n_40 ),
        .I2(apl1_reg_2932[14]),
        .O(\dec_al1[15]_i_44_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_al1[15]_i_45 
       (.I0(\dec_al1[13]_i_2_n_40 ),
        .I1(apl1_reg_2932[13]),
        .I2(\dec_al1[12]_i_2_n_40 ),
        .I3(apl1_reg_2932[12]),
        .O(\dec_al1[15]_i_45_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_al1[15]_i_46 
       (.I0(\dec_al1[11]_i_2_n_40 ),
        .I1(apl1_reg_2932[11]),
        .I2(\dec_al1[15]_i_54_n_40 ),
        .I3(apl1_reg_2932[10]),
        .O(\dec_al1[15]_i_46_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dec_al1[15]_i_47 
       (.I0(\dec_al1[9]_i_4_n_40 ),
        .I1(apl1_reg_2932[9]),
        .I2(\dec_al1[8]_i_4_n_40 ),
        .I3(apl1_reg_2932[8]),
        .O(\dec_al1[15]_i_47_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \dec_al1[15]_i_48 
       (.I0(\dec_al1[7]_i_2_n_40 ),
        .I1(apl1_reg_2932[7]),
        .I2(\dec_al1[15]_i_55_n_40 ),
        .I3(\dec_al1[6]_i_2_n_40 ),
        .I4(apl1_reg_2932[6]),
        .O(\dec_al1[15]_i_48_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \dec_al1[15]_i_49 
       (.I0(\dec_al1[5]_i_3_n_40 ),
        .I1(apl1_reg_2932[5]),
        .I2(\dec_al1[5]_i_4_n_40 ),
        .I3(\dec_al1[4]_i_2_n_40 ),
        .I4(apl1_reg_2932[4]),
        .O(\dec_al1[15]_i_49_n_40 ));
  LUT6 #(
    .INIT(64'h0006666066600009)) 
    \dec_al1[15]_i_50 
       (.I0(\dec_al1[3]_i_3_n_40 ),
        .I1(apl1_reg_2932[3]),
        .I2(\dec_al1[0]_i_2_n_40 ),
        .I3(\dec_al1[1]_i_2_n_40 ),
        .I4(\dec_al1[2]_i_3_n_40 ),
        .I5(apl1_reg_2932[2]),
        .O(\dec_al1[15]_i_50_n_40 ));
  LUT6 #(
    .INIT(64'h0000060033333039)) 
    \dec_al1[15]_i_51 
       (.I0(apl2_reg_2926[1]),
        .I1(apl1_reg_2932[1]),
        .I2(\dec_al2_reg[14]_i_3_n_45 ),
        .I3(apl2_reg_2926[0]),
        .I4(\dec_al2_reg[14]_i_2_n_47 ),
        .I5(apl1_reg_2932[0]),
        .O(\dec_al1[15]_i_51_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \dec_al1[15]_i_52 
       (.I0(apl2_reg_2926[11]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[9]),
        .I5(\dec_al1[13]_i_4_n_40 ),
        .O(\dec_al1[15]_i_52_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0032)) 
    \dec_al1[15]_i_53 
       (.I0(apl2_reg_2926[1]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[0]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[15]_i_53_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \dec_al1[15]_i_54 
       (.I0(\dec_al1[10]_i_4_n_40 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[15]_i_54_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFF0032)) 
    \dec_al1[15]_i_55 
       (.I0(apl2_reg_2926[5]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[4]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(\dec_al1[5]_i_4_n_40 ),
        .O(\dec_al1[15]_i_55_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \dec_al1[15]_i_6 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[14]),
        .O(\dec_al1[15]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dec_al1[15]_i_7 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[12]),
        .O(\dec_al1[15]_i_7_n_40 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \dec_al1[15]_i_8 
       (.I0(apl2_reg_2926[11]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[10]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(\dec_al1[13]_i_4_n_40 ),
        .I5(apl2_reg_2926[9]),
        .O(\dec_al1[15]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \dec_al1[15]_i_9 
       (.I0(\dec_al1[15]_i_17_n_40 ),
        .I1(apl2_reg_2926[8]),
        .I2(apl2_reg_2926[9]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[10]),
        .I5(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[15]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[1]_i_1 
       (.I0(\dec_al1[1]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[1]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[1]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[1]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[1]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0012FFFF00120000)) 
    \dec_al1[1]_i_3 
       (.I0(apl2_reg_2926[1]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[0]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[1]),
        .O(\dec_al1[1]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[2]_i_1 
       (.I0(\dec_al1[2]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[2]),
        .I3(\dec_al1[2]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0000010E)) 
    \dec_al1[2]_i_2 
       (.I0(apl2_reg_2926[0]),
        .I1(apl2_reg_2926[1]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .I3(apl2_reg_2926[2]),
        .I4(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[2]_i_3 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[2]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[2]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[3]_i_1 
       (.I0(\dec_al1[3]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[3]),
        .I3(\dec_al1[3]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0011001100110012)) 
    \dec_al1[3]_i_2 
       (.I0(apl2_reg_2926[3]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[2]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[1]),
        .I5(apl2_reg_2926[0]),
        .O(\dec_al1[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[3]_i_3 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[3]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[3]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[4]_i_1 
       (.I0(\dec_al1[4]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[4]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[4]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[4]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \dec_al1[4]_i_3 
       (.I0(\dec_al1[5]_i_4_n_40 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[4]),
        .I3(\dec_al2_reg[14]_i_3_n_45 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[4]),
        .O(\dec_al1[4]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dec_al1[5]_i_1 
       (.I0(\dec_al1[5]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[5]),
        .I3(\dec_al1[5]_i_3_n_40 ),
        .I4(\dec_al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_2932_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFDD0012)) 
    \dec_al1[5]_i_2 
       (.I0(apl2_reg_2926[5]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[4]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(\dec_al1[5]_i_4_n_40 ),
        .O(\dec_al1[5]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[5]_i_3 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[5]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[5]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0033003300330032)) 
    \dec_al1[5]_i_4 
       (.I0(apl2_reg_2926[3]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[2]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[1]),
        .I5(apl2_reg_2926[0]),
        .O(\dec_al1[5]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[6]_i_1 
       (.I0(\dec_al1[6]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[6]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[6]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[6]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[6]_i_3 
       (.I0(\dec_al1[6]_i_4_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[6]),
        .O(\dec_al1[6]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA01AAFE)) 
    \dec_al1[6]_i_4 
       (.I0(\dec_al1[5]_i_4_n_40 ),
        .I1(apl2_reg_2926[4]),
        .I2(apl2_reg_2926[5]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[6]),
        .I5(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[6]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[7]_i_1 
       (.I0(\dec_al1[7]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[7]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[7]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[7]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFB04FFFFFB040000)) 
    \dec_al1[7]_i_3 
       (.I0(\dec_al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al2_reg[14]_i_3_n_45 ),
        .I3(\dec_al1[7]_i_4_n_40 ),
        .I4(\dec_al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_2932[7]),
        .O(\dec_al1[7]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAAFE)) 
    \dec_al1[7]_i_4 
       (.I0(\dec_al1[5]_i_4_n_40 ),
        .I1(apl2_reg_2926[4]),
        .I2(apl2_reg_2926[5]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[6]),
        .I5(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[7]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[8]_i_1 
       (.I0(\dec_al1[8]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[8]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[8]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[8]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[8]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[8]_i_3 
       (.I0(\dec_al1[8]_i_4_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[8]),
        .O(\dec_al1[8]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAAAAA1AE)) 
    \dec_al1[8]_i_4 
       (.I0(\dec_al1[7]_i_4_n_40 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .I3(apl2_reg_2926[8]),
        .I4(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\dec_al1[8]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[9]_i_1 
       (.I0(\dec_al1[9]_i_2_n_40 ),
        .I1(\dec_al1_reg[15]_i_4_n_47 ),
        .I2(\dec_al1[9]_i_3_n_40 ),
        .O(\apl1_reg_2932_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al1[9]_i_2 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[9]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al1[9]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_al1[9]_i_3 
       (.I0(\dec_al1[9]_i_4_n_40 ),
        .I1(\dec_al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_2932[9]),
        .O(\dec_al1[9]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFDDFFDD00110012)) 
    \dec_al1[9]_i_4 
       (.I0(apl2_reg_2926[9]),
        .I1(\dec_al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_2926[8]),
        .I3(\dec_al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_2926[7]),
        .I5(\dec_al1[7]_i_4_n_40 ),
        .O(\dec_al1[9]_i_4_n_40 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al1_reg[15]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_al1_reg[15]_i_11_n_40 ,\dec_al1_reg[15]_i_11_n_41 ,\dec_al1_reg[15]_i_11_n_42 ,\dec_al1_reg[15]_i_11_n_43 ,\dec_al1_reg[15]_i_11_n_44 ,\dec_al1_reg[15]_i_11_n_45 ,\dec_al1_reg[15]_i_11_n_46 ,\dec_al1_reg[15]_i_11_n_47 }),
        .DI({\dec_al1[15]_i_18_n_40 ,\dec_al1[15]_i_19_n_40 ,\dec_al1[15]_i_20_n_40 ,\dec_al1[15]_i_21_n_40 ,\dec_al1[15]_i_22_n_40 ,\dec_al1[15]_i_23_n_40 ,\dec_al1[15]_i_24_n_40 ,\dec_al1[15]_i_25_n_40 }),
        .O(\NLW_dec_al1_reg[15]_i_11_O_UNCONNECTED [7:0]),
        .S({\dec_al1[15]_i_26_n_40 ,\dec_al1[15]_i_27_n_40 ,\dec_al1[15]_i_28_n_40 ,\dec_al1[15]_i_29_n_40 ,\dec_al1[15]_i_30_n_40 ,\dec_al1[15]_i_31_n_40 ,\dec_al1[15]_i_32_n_40 ,\dec_al1[15]_i_33_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al1_reg[15]_i_14 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_al1_reg[15]_i_14_n_40 ,\dec_al1_reg[15]_i_14_n_41 ,\dec_al1_reg[15]_i_14_n_42 ,\dec_al1_reg[15]_i_14_n_43 ,\dec_al1_reg[15]_i_14_n_44 ,\dec_al1_reg[15]_i_14_n_45 ,\dec_al1_reg[15]_i_14_n_46 ,\dec_al1_reg[15]_i_14_n_47 }),
        .DI({\dec_al1[15]_i_36_n_40 ,\dec_al1[15]_i_37_n_40 ,\dec_al1[15]_i_38_n_40 ,\dec_al1[15]_i_39_n_40 ,\dec_al1[15]_i_40_n_40 ,\dec_al1[15]_i_41_n_40 ,\dec_al1[15]_i_42_n_40 ,\dec_al1[15]_i_43_n_40 }),
        .O(\NLW_dec_al1_reg[15]_i_14_O_UNCONNECTED [7:0]),
        .S({\dec_al1[15]_i_44_n_40 ,\dec_al1[15]_i_45_n_40 ,\dec_al1[15]_i_46_n_40 ,\dec_al1[15]_i_47_n_40 ,\dec_al1[15]_i_48_n_40 ,\dec_al1[15]_i_49_n_40 ,\dec_al1[15]_i_50_n_40 ,\dec_al1[15]_i_51_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al1_reg[15]_i_4 
       (.CI(\dec_al1_reg[15]_i_11_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED [7:1],\dec_al1_reg[15]_i_4_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al1[15]_i_12_n_40 }),
        .O(\NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al1[15]_i_13_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al1_reg[15]_i_5 
       (.CI(\dec_al1_reg[15]_i_14_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED [7:1],\dec_al1_reg[15]_i_5_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al1[15]_i_15_n_40 }),
        .O(\NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al1[15]_i_16_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[0]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[0]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[10]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[10]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[11]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[11]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dec_al2[12]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[12]),
        .O(\apl2_reg_2926_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \dec_al2[13]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[13]),
        .O(\apl2_reg_2926_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \dec_al2[14]_i_1 
       (.I0(apl2_reg_2926[14]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(\dec_al2_reg[14]_i_3_n_45 ),
        .O(\apl2_reg_2926_reg[14]_0 [14]));
  LUT3 #(
    .INIT(8'h02)) 
    \dec_al2[14]_i_10 
       (.I0(apl2_reg_2926[12]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[13]),
        .O(\dec_al2[14]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_11 
       (.I0(apl2_reg_2926[15]),
        .I1(apl2_reg_2926[14]),
        .O(\dec_al2[14]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_12 
       (.I0(apl2_reg_2926[11]),
        .I1(apl2_reg_2926[10]),
        .O(\dec_al2[14]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_13 
       (.I0(apl2_reg_2926[9]),
        .I1(apl2_reg_2926[8]),
        .O(\dec_al2[14]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_14 
       (.I0(apl2_reg_2926[7]),
        .I1(apl2_reg_2926[6]),
        .O(\dec_al2[14]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_15 
       (.I0(apl2_reg_2926[5]),
        .I1(apl2_reg_2926[4]),
        .O(\dec_al2[14]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_16 
       (.I0(apl2_reg_2926[3]),
        .I1(apl2_reg_2926[2]),
        .O(\dec_al2[14]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dec_al2[14]_i_17 
       (.I0(apl2_reg_2926[1]),
        .I1(apl2_reg_2926[0]),
        .O(\dec_al2[14]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_18 
       (.I0(apl2_reg_2926[14]),
        .I1(apl2_reg_2926[15]),
        .O(\dec_al2[14]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dec_al2[14]_i_19 
       (.I0(apl2_reg_2926[13]),
        .I1(apl2_reg_2926[12]),
        .O(\dec_al2[14]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_20 
       (.I0(apl2_reg_2926[10]),
        .I1(apl2_reg_2926[11]),
        .O(\dec_al2[14]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_21 
       (.I0(apl2_reg_2926[8]),
        .I1(apl2_reg_2926[9]),
        .O(\dec_al2[14]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_22 
       (.I0(apl2_reg_2926[6]),
        .I1(apl2_reg_2926[7]),
        .O(\dec_al2[14]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_23 
       (.I0(apl2_reg_2926[4]),
        .I1(apl2_reg_2926[5]),
        .O(\dec_al2[14]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_24 
       (.I0(apl2_reg_2926[2]),
        .I1(apl2_reg_2926[3]),
        .O(\dec_al2[14]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dec_al2[14]_i_25 
       (.I0(apl2_reg_2926[0]),
        .I1(apl2_reg_2926[1]),
        .O(\dec_al2[14]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_al2[14]_i_5 
       (.I0(apl2_reg_2926[16]),
        .O(\dec_al2[14]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \dec_al2[14]_i_6 
       (.I0(apl2_reg_2926[14]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[15]),
        .O(\dec_al2[14]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h01)) 
    \dec_al2[14]_i_7 
       (.I0(\dec_al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_2926[13]),
        .I2(apl2_reg_2926[12]),
        .O(\dec_al2[14]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_al2[14]_i_8 
       (.I0(apl2_reg_2926[16]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\dec_al2[14]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dec_al2[14]_i_9 
       (.I0(apl2_reg_2926[15]),
        .I1(\dec_al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_2926[14]),
        .O(\dec_al2[14]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[1]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[1]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[2]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[2]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[3]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[3]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[4]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[4]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[5]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[5]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[6]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[6]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [6]));
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[7]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[7]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[8]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[8]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dec_al2[9]_i_1 
       (.I0(\dec_al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_2926[9]),
        .I2(\dec_al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_2926_reg[14]_0 [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al2_reg[14]_i_2 
       (.CI(\dec_al2_reg[14]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED [7:1],\dec_al2_reg[14]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al2[14]_i_5_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al2_reg[14]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED [7:3],\dec_al2_reg[14]_i_3_n_45 ,\dec_al2_reg[14]_i_3_n_46 ,\dec_al2_reg[14]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al2[14]_i_6_n_40 ,\dec_al2[14]_i_7_n_40 }),
        .O(\NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\dec_al2[14]_i_8_n_40 ,\dec_al2[14]_i_9_n_40 ,\dec_al2[14]_i_10_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \dec_al2_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_al2_reg[14]_i_4_n_40 ,\dec_al2_reg[14]_i_4_n_41 ,\dec_al2_reg[14]_i_4_n_42 ,\dec_al2_reg[14]_i_4_n_43 ,\dec_al2_reg[14]_i_4_n_44 ,\dec_al2_reg[14]_i_4_n_45 ,\dec_al2_reg[14]_i_4_n_46 ,\dec_al2_reg[14]_i_4_n_47 }),
        .DI({\dec_al2[14]_i_11_n_40 ,1'b0,\dec_al2[14]_i_12_n_40 ,\dec_al2[14]_i_13_n_40 ,\dec_al2[14]_i_14_n_40 ,\dec_al2[14]_i_15_n_40 ,\dec_al2[14]_i_16_n_40 ,\dec_al2[14]_i_17_n_40 }),
        .O(\NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\dec_al2[14]_i_18_n_40 ,\dec_al2[14]_i_19_n_40 ,\dec_al2[14]_i_20_n_40 ,\dec_al2[14]_i_21_n_40 ,\dec_al2[14]_i_22_n_40 ,\dec_al2[14]_i_23_n_40 ,\dec_al2[14]_i_24_n_40 ,\dec_al2[14]_i_25_n_40 }));
  FDRE \dec_del_bph_addr_1_reg_3028_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_18_fu_326[0]),
        .Q(dec_del_bph_addr_reg_3036[0]),
        .R(1'b0));
  FDRE \dec_del_bph_addr_1_reg_3028_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_18_fu_326[1]),
        .Q(dec_del_bph_addr_reg_3036[1]),
        .R(1'b0));
  FDRE \dec_del_bph_addr_1_reg_3028_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_18_fu_326[2]),
        .Q(dec_del_bph_addr_reg_3036[2]),
        .R(1'b0));
  FDRE \dec_del_bpl_addr_1_reg_2892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_13_fu_310[0]),
        .Q(dec_del_bpl_addr_reg_2900[0]),
        .R(1'b0));
  FDRE \dec_del_bpl_addr_1_reg_2892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_13_fu_310[1]),
        .Q(dec_del_bpl_addr_reg_2900[1]),
        .R(1'b0));
  FDRE \dec_del_bpl_addr_1_reg_2892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_13_fu_310[2]),
        .Q(dec_del_bpl_addr_reg_2900[2]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [0]),
        .Q(dec_del_dhx_load_3_reg_3087[0]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [10]),
        .Q(dec_del_dhx_load_3_reg_3087[10]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [11]),
        .Q(dec_del_dhx_load_3_reg_3087[11]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [12]),
        .Q(dec_del_dhx_load_3_reg_3087[12]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [13]),
        .Q(dec_del_dhx_load_3_reg_3087[13]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [1]),
        .Q(dec_del_dhx_load_3_reg_3087[1]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [2]),
        .Q(dec_del_dhx_load_3_reg_3087[2]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [3]),
        .Q(dec_del_dhx_load_3_reg_3087[3]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [4]),
        .Q(dec_del_dhx_load_3_reg_3087[4]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [5]),
        .Q(dec_del_dhx_load_3_reg_3087[5]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [6]),
        .Q(dec_del_dhx_load_3_reg_3087[6]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [7]),
        .Q(dec_del_dhx_load_3_reg_3087[7]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [8]),
        .Q(dec_del_dhx_load_3_reg_3087[8]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_3_reg_3087_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [3]),
        .D(\dec_del_dhx_load_3_reg_3087_reg[13]_0 [9]),
        .Q(dec_del_dhx_load_3_reg_3087[9]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [0]),
        .Q(dec_del_dhx_load_5_reg_3092[0]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [10]),
        .Q(dec_del_dhx_load_5_reg_3092[10]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [11]),
        .Q(dec_del_dhx_load_5_reg_3092[11]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [12]),
        .Q(dec_del_dhx_load_5_reg_3092[12]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [13]),
        .Q(dec_del_dhx_load_5_reg_3092[13]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [1]),
        .Q(dec_del_dhx_load_5_reg_3092[1]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [2]),
        .Q(dec_del_dhx_load_5_reg_3092[2]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [3]),
        .Q(dec_del_dhx_load_5_reg_3092[3]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [4]),
        .Q(dec_del_dhx_load_5_reg_3092[4]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [5]),
        .Q(dec_del_dhx_load_5_reg_3092[5]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [6]),
        .Q(dec_del_dhx_load_5_reg_3092[6]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [7]),
        .Q(dec_del_dhx_load_5_reg_3092[7]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [8]),
        .Q(dec_del_dhx_load_5_reg_3092[8]),
        .R(1'b0));
  FDRE \dec_del_dhx_load_5_reg_3092_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\dec_del_dhx_load_5_reg_3092_reg[13]_1 [9]),
        .Q(dec_del_dhx_load_5_reg_3092[9]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [0]),
        .Q(dec_del_dltx_load_3_reg_2938[0]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [10]),
        .Q(dec_del_dltx_load_3_reg_2938[10]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [11]),
        .Q(dec_del_dltx_load_3_reg_2938[11]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [12]),
        .Q(dec_del_dltx_load_3_reg_2938[12]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [13]),
        .Q(dec_del_dltx_load_3_reg_2938[13]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [14]),
        .Q(dec_del_dltx_load_3_reg_2938[14]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [15]),
        .Q(dec_del_dltx_load_3_reg_2938[15]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [1]),
        .Q(dec_del_dltx_load_3_reg_2938[1]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [2]),
        .Q(dec_del_dltx_load_3_reg_2938[2]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [3]),
        .Q(dec_del_dltx_load_3_reg_2938[3]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [4]),
        .Q(dec_del_dltx_load_3_reg_2938[4]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [5]),
        .Q(dec_del_dltx_load_3_reg_2938[5]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [6]),
        .Q(dec_del_dltx_load_3_reg_2938[6]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [7]),
        .Q(dec_del_dltx_load_3_reg_2938[7]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [8]),
        .Q(dec_del_dltx_load_3_reg_2938[8]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_3_reg_2938_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[19]_0 [1]),
        .D(\dec_del_dltx_load_3_reg_2938_reg[15]_0 [9]),
        .Q(dec_del_dltx_load_3_reg_2938[9]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [0]),
        .Q(dec_del_dltx_load_5_reg_2943[0]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [10]),
        .Q(dec_del_dltx_load_5_reg_2943[10]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [11]),
        .Q(dec_del_dltx_load_5_reg_2943[11]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [12]),
        .Q(dec_del_dltx_load_5_reg_2943[12]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [13]),
        .Q(dec_del_dltx_load_5_reg_2943[13]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [14]),
        .Q(dec_del_dltx_load_5_reg_2943[14]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [15]),
        .Q(dec_del_dltx_load_5_reg_2943[15]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [1]),
        .Q(dec_del_dltx_load_5_reg_2943[1]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [2]),
        .Q(dec_del_dltx_load_5_reg_2943[2]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [3]),
        .Q(dec_del_dltx_load_5_reg_2943[3]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [4]),
        .Q(dec_del_dltx_load_5_reg_2943[4]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [5]),
        .Q(dec_del_dltx_load_5_reg_2943[5]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [6]),
        .Q(dec_del_dltx_load_5_reg_2943[6]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [7]),
        .Q(dec_del_dltx_load_5_reg_2943[7]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [8]),
        .Q(dec_del_dltx_load_5_reg_2943[8]),
        .R(1'b0));
  FDRE \dec_del_dltx_load_5_reg_2943_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\dec_del_dltx_load_5_reg_2943_reg[15]_0 [9]),
        .Q(dec_del_dltx_load_5_reg_2943[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h5C)) 
    \dec_deth[10]_i_1 
       (.I0(\dec_deth[10]_i_2_n_40 ),
        .I1(\dec_deth[11]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF05FFF3F)) 
    \dec_deth[10]_i_2 
       (.I0(\dec_detl_reg[13] [5]),
        .I1(\dec_detl_reg[13] [7]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I3(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .I4(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .O(\dec_deth[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFFFF000030103010)) 
    \dec_deth[11]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I3(\dec_detl_reg[13] [7]),
        .I4(\dec_deth[11]_i_2_n_40 ),
        .I5(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \dec_deth[11]_i_2 
       (.I0(\dec_detl_reg[13] [8]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .I2(\dec_detl_reg[13] [6]),
        .I3(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I4(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .O(\dec_deth[11]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h3010202030100000)) 
    \dec_deth[12]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I3(\dec_detl_reg[13] [7]),
        .I4(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I5(\dec_detl_reg[13] [8]),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h40440000)) 
    \dec_deth[13]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I2(\dec_detl_reg[13] [8]),
        .I3(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I4(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_deth[14]_i_1 
       (.I0(grp_decode_fu_519_dec_deth_o_ap_vld),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dec_deth[14]_i_2 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .I3(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dec_deth[3]_i_1 
       (.I0(\dec_deth_reg[3]_1 ),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I2(\dec_deth[3]_i_2_n_40 ),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \dec_deth[3]_i_2 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I1(\dec_deth_reg[3] ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .I3(\dec_deth_reg[3]_0 ),
        .I4(grp_decode_fu_519_dec_deth_o_ap_vld),
        .I5(DSP_ALU_INST[0]),
        .O(\dec_deth[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \dec_deth[9]_i_1 
       (.I0(\dec_deth_reg[9] ),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .I2(\dec_deth[10]_i_2_n_40 ),
        .O(\trunc_ln522_2_reg_2961_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_detl[10]_i_1 
       (.I0(\dec_detl[10]_i_2_n_40 ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl[11]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h0B0B3000)) 
    \dec_detl[10]_i_2 
       (.I0(\dec_detl_reg[13] [7]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I3(\dec_detl_reg[13] [5]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .O(\dec_detl[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFFFF000050085008)) 
    \dec_detl[11]_i_1 
       (.I0(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I1(\dec_detl_reg[13] [7]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I4(\dec_detl[11]_i_2_n_40 ),
        .I5(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h0202C000)) 
    \dec_detl[11]_i_2 
       (.I0(\dec_detl_reg[13] [6]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\dec_detl_reg[13] [8]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .O(\dec_detl[11]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h50085008000A0000)) 
    \dec_detl[12]_i_1 
       (.I0(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I1(\dec_detl_reg[13] [7]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I4(\dec_detl_reg[13] [8]),
        .I5(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h02000202)) 
    \dec_detl[13]_i_1 
       (.I0(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I3(\dec_detl_reg[13] [8]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_detl[14]_i_1 
       (.I0(grp_decode_fu_519_dec_detl_o_ap_vld),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \dec_detl[14]_i_2 
       (.I0(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [10]));
  LUT5 #(
    .INIT(32'hE200E2FF)) 
    \dec_detl[3]_i_1 
       (.I0(\dec_detl_reg[3] ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\dec_detl_reg[3]_0 ),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I4(\dec_detl[4]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \dec_detl[4]_i_1 
       (.I0(\dec_detl_reg[5] ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl[4]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000000003F733F7F)) 
    \dec_detl[4]_i_2 
       (.I0(\dec_detl_reg[13] [1]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I4(\dec_detl_reg[13] [5]),
        .I5(\dec_detl[4]_i_3_n_40 ),
        .O(\dec_detl[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h000000004F454A40)) 
    \dec_detl[4]_i_3 
       (.I0(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I1(\dec_detl_reg[13] [3]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\dec_detl_reg[13] [0]),
        .I4(\dec_detl_reg[13] [7]),
        .I5(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .O(\dec_detl[4]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \dec_detl[5]_i_1 
       (.I0(\dec_detl_reg[5] ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl[6]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dec_detl[6]_i_1 
       (.I0(\dec_detl[6]_i_2_n_40 ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl[7]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \dec_detl[6]_i_2 
       (.I0(\dec_detl_reg[13] [3]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I3(\dec_detl_reg[13] [7]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I5(\dec_detl[6]_i_3_n_40 ),
        .O(\dec_detl[6]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h3D403D7C)) 
    \dec_detl[6]_i_3 
       (.I0(\dec_detl_reg[13] [1]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I4(\dec_detl_reg[13] [5]),
        .O(\dec_detl[6]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_detl[7]_i_1 
       (.I0(\dec_detl[7]_i_2_n_40 ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl_reg[7] ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dec_detl[7]_i_2 
       (.I0(\dec_detl_reg[13] [4]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I2(\dec_detl_reg[13] [8]),
        .I3(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I5(\dec_detl[7]_i_3_n_40 ),
        .O(\dec_detl[7]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h0202BC80)) 
    \dec_detl[7]_i_3 
       (.I0(\dec_detl_reg[13] [2]),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .I2(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .I3(\dec_detl_reg[13] [6]),
        .I4(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .O(\dec_detl[7]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_detl[9]_i_1 
       (.I0(\dec_detl_reg[9] ),
        .I1(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .I2(\dec_detl[10]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[0]_i_1 
       (.I0(sext_ln618_fu_1709_p1[0]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [0]),
        .O(\dec_nbh_reg[14] [0]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[10]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[10]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [10]),
        .O(\dec_nbh_reg[14] [10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hB0FFB000)) 
    \dec_nbh[11]_i_1 
       (.I0(sext_ln617_fu_1736_p1[11]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [11]),
        .O(\dec_nbh_reg[14] [11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hB0FFB000)) 
    \dec_nbh[12]_i_1 
       (.I0(sext_ln617_fu_1736_p1[12]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [12]),
        .O(\dec_nbh_reg[14] [12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[13]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[13]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [13]),
        .O(\dec_nbh_reg[14] [13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \dec_nbh[14]_i_1 
       (.I0(i_16_fu_322[2]),
        .I1(i_16_fu_322[0]),
        .I2(i_16_fu_322[1]),
        .I3(ap_CS_fsm_state14),
        .I4(\q0_reg[10] [5]),
        .O(\i_16_fu_322_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \dec_nbh[14]_i_2 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(sext_ln617_fu_1736_p1[14]),
        .I2(sext_ln617_fu_1736_p1[15]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [14]),
        .O(\dec_nbh_reg[14] [14]));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \dec_nbh[1]_i_1 
       (.I0(sext_ln618_fu_1709_p1[1]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [1]),
        .O(\dec_nbh_reg[14] [1]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[2]_i_1 
       (.I0(sext_ln617_fu_1736_p1[2]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [2]),
        .O(\dec_nbh_reg[14] [2]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[3]_i_1 
       (.I0(sext_ln617_fu_1736_p1[3]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [3]),
        .O(\dec_nbh_reg[14] [3]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[4]_i_1 
       (.I0(sext_ln617_fu_1736_p1[4]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [4]),
        .O(\dec_nbh_reg[14] [4]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[5]_i_1 
       (.I0(sext_ln617_fu_1736_p1[5]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [5]),
        .O(\dec_nbh_reg[14] [5]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[6]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[6]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [6]),
        .O(\dec_nbh_reg[14] [6]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[7]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[7]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [7]),
        .O(\dec_nbh_reg[14] [7]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[8]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[8]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [8]),
        .O(\dec_nbh_reg[14] [8]));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \dec_nbh[9]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[9]),
        .I3(ap_NS_fsm[15]),
        .I4(\dec_nbh_reg[14]_0 [9]),
        .O(\dec_nbh_reg[14] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbh[9]_i_6 
       (.I0(sext_ln618_fu_1709_p1[5]),
        .I1(lshr_ln_reg_2785[0]),
        .O(\dec_nbh[9]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_7 
       (.I0(sext_ln618_fu_1709_p1[4]),
        .I1(lshr_ln_reg_2785[0]),
        .O(\dec_nbh[9]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_9 
       (.I0(sext_ln618_fu_1709_p1[2]),
        .I1(lshr_ln_reg_2785[0]),
        .O(\dec_nbh[9]_i_9_n_40 ));
  CARRY8 \dec_nbh_reg[9]_i_2 
       (.CI(sext_ln618_fu_1709_p1[1]),
        .CI_TOP(1'b0),
        .CO({\dec_nbh_reg[9]_i_2_n_40 ,\dec_nbh_reg[9]_i_2_n_41 ,\dec_nbh_reg[9]_i_2_n_42 ,\dec_nbh_reg[9]_i_2_n_43 ,\dec_nbh_reg[9]_i_2_n_44 ,\dec_nbh_reg[9]_i_2_n_45 ,\dec_nbh_reg[9]_i_2_n_46 ,\dec_nbh_reg[9]_i_2_n_47 }),
        .DI(sext_ln618_fu_1709_p1[9:2]),
        .O(sext_ln617_fu_1736_p1[9:2]),
        .S({S[2:1],sext_ln618_fu_1709_p1[7:6],\dec_nbh[9]_i_6_n_40 ,\dec_nbh[9]_i_7_n_40 ,S[0],\dec_nbh[9]_i_9_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_nbl[14]_i_1 
       (.I0(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_rh1[30]_i_1 
       (.I0(ap_NS_fsm[19]),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[10]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_2 
       (.I0(trunc_ln345_reg_2848[15]),
        .I1(sext_ln346_1_reg_2863[18]),
        .O(\dec_rlt1[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_3 
       (.I0(trunc_ln345_reg_2848[14]),
        .I1(sext_ln346_1_reg_2863[14]),
        .O(\dec_rlt1[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_4 
       (.I0(trunc_ln345_reg_2848[13]),
        .I1(sext_ln346_1_reg_2863[13]),
        .O(\dec_rlt1[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_5 
       (.I0(trunc_ln345_reg_2848[12]),
        .I1(sext_ln346_1_reg_2863[12]),
        .O(\dec_rlt1[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_6 
       (.I0(trunc_ln345_reg_2848[11]),
        .I1(sext_ln346_1_reg_2863[11]),
        .O(\dec_rlt1[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_7 
       (.I0(trunc_ln345_reg_2848[10]),
        .I1(sext_ln346_1_reg_2863[10]),
        .O(\dec_rlt1[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_8 
       (.I0(trunc_ln345_reg_2848[9]),
        .I1(sext_ln346_1_reg_2863[9]),
        .O(\dec_rlt1[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[15]_i_9 
       (.I0(trunc_ln345_reg_2848[8]),
        .I1(sext_ln346_1_reg_2863[8]),
        .O(\dec_rlt1[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[23]_i_10 
       (.I0(trunc_ln345_reg_2848[16]),
        .I1(sext_ln346_1_reg_2863[18]),
        .O(\dec_rlt1[23]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_rlt1[23]_i_2 
       (.I0(sext_ln346_1_reg_2863[18]),
        .O(\dec_rlt1[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[23]_i_3 
       (.I0(trunc_ln345_reg_2848[22]),
        .I1(trunc_ln345_reg_2848[23]),
        .O(\dec_rlt1[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[23]_i_4 
       (.I0(trunc_ln345_reg_2848[21]),
        .I1(trunc_ln345_reg_2848[22]),
        .O(\dec_rlt1[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[23]_i_5 
       (.I0(trunc_ln345_reg_2848[20]),
        .I1(trunc_ln345_reg_2848[21]),
        .O(\dec_rlt1[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[23]_i_6 
       (.I0(trunc_ln345_reg_2848[19]),
        .I1(trunc_ln345_reg_2848[20]),
        .O(\dec_rlt1[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[23]_i_7 
       (.I0(sext_ln346_1_reg_2863[18]),
        .I1(trunc_ln345_reg_2848[19]),
        .O(\dec_rlt1[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[23]_i_8 
       (.I0(sext_ln346_1_reg_2863[18]),
        .I1(trunc_ln345_reg_2848[18]),
        .O(\dec_rlt1[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[23]_i_9 
       (.I0(trunc_ln345_reg_2848[17]),
        .I1(sext_ln346_1_reg_2863[18]),
        .O(\dec_rlt1[23]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_rlt1[30]_i_1 
       (.I0(\ap_CS_fsm[9]_i_1__0_n_40 ),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[10]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_3 
       (.I0(trunc_ln345_reg_2848[29]),
        .I1(trunc_ln345_reg_2848[30]),
        .O(\dec_rlt1[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_4 
       (.I0(trunc_ln345_reg_2848[28]),
        .I1(trunc_ln345_reg_2848[29]),
        .O(\dec_rlt1[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_5 
       (.I0(trunc_ln345_reg_2848[27]),
        .I1(trunc_ln345_reg_2848[28]),
        .O(\dec_rlt1[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_6 
       (.I0(trunc_ln345_reg_2848[26]),
        .I1(trunc_ln345_reg_2848[27]),
        .O(\dec_rlt1[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_7 
       (.I0(trunc_ln345_reg_2848[25]),
        .I1(trunc_ln345_reg_2848[26]),
        .O(\dec_rlt1[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_8 
       (.I0(trunc_ln345_reg_2848[24]),
        .I1(trunc_ln345_reg_2848[25]),
        .O(\dec_rlt1[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_rlt1[30]_i_9 
       (.I0(trunc_ln345_reg_2848[23]),
        .I1(trunc_ln345_reg_2848[24]),
        .O(\dec_rlt1[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_2 
       (.I0(trunc_ln345_reg_2848[7]),
        .I1(sext_ln346_1_reg_2863[7]),
        .O(\dec_rlt1[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_3 
       (.I0(trunc_ln345_reg_2848[6]),
        .I1(sext_ln346_1_reg_2863[6]),
        .O(\dec_rlt1[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_4 
       (.I0(trunc_ln345_reg_2848[5]),
        .I1(sext_ln346_1_reg_2863[5]),
        .O(\dec_rlt1[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_5 
       (.I0(trunc_ln345_reg_2848[4]),
        .I1(sext_ln346_1_reg_2863[4]),
        .O(\dec_rlt1[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_6 
       (.I0(trunc_ln345_reg_2848[3]),
        .I1(sext_ln346_1_reg_2863[3]),
        .O(\dec_rlt1[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_7 
       (.I0(trunc_ln345_reg_2848[2]),
        .I1(sext_ln346_1_reg_2863[2]),
        .O(\dec_rlt1[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_8 
       (.I0(trunc_ln345_reg_2848[1]),
        .I1(sext_ln346_1_reg_2863[1]),
        .O(\dec_rlt1[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_rlt1[7]_i_9 
       (.I0(trunc_ln345_reg_2848[0]),
        .I1(sext_ln346_1_reg_2863[0]),
        .O(\dec_rlt1[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dec_rlt1_reg[15]_i_1 
       (.CI(\dec_rlt1_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\dec_rlt1_reg[15]_i_1_n_40 ,\dec_rlt1_reg[15]_i_1_n_41 ,\dec_rlt1_reg[15]_i_1_n_42 ,\dec_rlt1_reg[15]_i_1_n_43 ,\dec_rlt1_reg[15]_i_1_n_44 ,\dec_rlt1_reg[15]_i_1_n_45 ,\dec_rlt1_reg[15]_i_1_n_46 ,\dec_rlt1_reg[15]_i_1_n_47 }),
        .DI(trunc_ln345_reg_2848[15:8]),
        .O(\trunc_ln345_reg_2848_reg[28]_0 [15:8]),
        .S({\dec_rlt1[15]_i_2_n_40 ,\dec_rlt1[15]_i_3_n_40 ,\dec_rlt1[15]_i_4_n_40 ,\dec_rlt1[15]_i_5_n_40 ,\dec_rlt1[15]_i_6_n_40 ,\dec_rlt1[15]_i_7_n_40 ,\dec_rlt1[15]_i_8_n_40 ,\dec_rlt1[15]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dec_rlt1_reg[23]_i_1 
       (.CI(\dec_rlt1_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\dec_rlt1_reg[23]_i_1_n_40 ,\dec_rlt1_reg[23]_i_1_n_41 ,\dec_rlt1_reg[23]_i_1_n_42 ,\dec_rlt1_reg[23]_i_1_n_43 ,\dec_rlt1_reg[23]_i_1_n_44 ,\dec_rlt1_reg[23]_i_1_n_45 ,\dec_rlt1_reg[23]_i_1_n_46 ,\dec_rlt1_reg[23]_i_1_n_47 }),
        .DI({trunc_ln345_reg_2848[22:19],\dec_rlt1[23]_i_2_n_40 ,sext_ln346_1_reg_2863[18],trunc_ln345_reg_2848[17:16]}),
        .O(\trunc_ln345_reg_2848_reg[28]_0 [23:16]),
        .S({\dec_rlt1[23]_i_3_n_40 ,\dec_rlt1[23]_i_4_n_40 ,\dec_rlt1[23]_i_5_n_40 ,\dec_rlt1[23]_i_6_n_40 ,\dec_rlt1[23]_i_7_n_40 ,\dec_rlt1[23]_i_8_n_40 ,\dec_rlt1[23]_i_9_n_40 ,\dec_rlt1[23]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dec_rlt1_reg[30]_i_2 
       (.CI(\dec_rlt1_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dec_rlt1_reg[30]_i_2_CO_UNCONNECTED [7:6],\dec_rlt1_reg[30]_i_2_n_42 ,\dec_rlt1_reg[30]_i_2_n_43 ,\dec_rlt1_reg[30]_i_2_n_44 ,\dec_rlt1_reg[30]_i_2_n_45 ,\dec_rlt1_reg[30]_i_2_n_46 ,\dec_rlt1_reg[30]_i_2_n_47 }),
        .DI({1'b0,1'b0,trunc_ln345_reg_2848[28:23]}),
        .O({\NLW_dec_rlt1_reg[30]_i_2_O_UNCONNECTED [7],\trunc_ln345_reg_2848_reg[28]_0 [30:24]}),
        .S({1'b0,\dec_rlt1[30]_i_3_n_40 ,\dec_rlt1[30]_i_4_n_40 ,\dec_rlt1[30]_i_5_n_40 ,\dec_rlt1[30]_i_6_n_40 ,\dec_rlt1[30]_i_7_n_40 ,\dec_rlt1[30]_i_8_n_40 ,\dec_rlt1[30]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \dec_rlt1_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_rlt1_reg[7]_i_1_n_40 ,\dec_rlt1_reg[7]_i_1_n_41 ,\dec_rlt1_reg[7]_i_1_n_42 ,\dec_rlt1_reg[7]_i_1_n_43 ,\dec_rlt1_reg[7]_i_1_n_44 ,\dec_rlt1_reg[7]_i_1_n_45 ,\dec_rlt1_reg[7]_i_1_n_46 ,\dec_rlt1_reg[7]_i_1_n_47 }),
        .DI(trunc_ln345_reg_2848[7:0]),
        .O(\trunc_ln345_reg_2848_reg[28]_0 [7:0]),
        .S({\dec_rlt1[7]_i_2_n_40 ,\dec_rlt1[7]_i_3_n_40 ,\dec_rlt1[7]_i_4_n_40 ,\dec_rlt1[7]_i_5_n_40 ,\dec_rlt1[7]_i_6_n_40 ,\dec_rlt1[7]_i_7_n_40 ,\dec_rlt1[7]_i_8_n_40 ,\dec_rlt1[7]_i_9_n_40 }));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_decode_fu_519_ap_start_reg_i_1
       (.I0(\q0_reg[10] [4]),
        .I1(grp_decode_fu_519_ap_ready),
        .I2(grp_decode_fu_519_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_012_fu_342[0]_i_1 
       (.I0(i_012_fu_342_reg[0]),
        .O(\i_012_fu_342[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_012_fu_342[1]_i_1 
       (.I0(i_012_fu_342_reg[1]),
        .I1(i_012_fu_342_reg[0]),
        .O(i_31_fu_2482_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_012_fu_342[2]_i_1 
       (.I0(i_012_fu_342_reg[2]),
        .I1(i_012_fu_342_reg[0]),
        .I2(i_012_fu_342_reg[1]),
        .O(i_31_fu_2482_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_012_fu_342[3]_i_1 
       (.I0(i_012_fu_342_reg[3]),
        .I1(i_012_fu_342_reg[2]),
        .I2(i_012_fu_342_reg[1]),
        .I3(i_012_fu_342_reg[0]),
        .O(i_31_fu_2482_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_012_fu_342_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(\i_012_fu_342[0]_i_1_n_40 ),
        .Q(i_012_fu_342_reg[0]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \i_012_fu_342_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(i_31_fu_2482_p2[1]),
        .Q(i_012_fu_342_reg[1]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \i_012_fu_342_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(i_31_fu_2482_p2[2]),
        .Q(i_012_fu_342_reg[2]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \i_012_fu_342_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(i_31_fu_2482_p2[3]),
        .Q(i_012_fu_342_reg[3]),
        .R(ap_NS_fsm[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_13_fu_310[0]_i_1 
       (.I0(i_13_fu_310[0]),
        .O(grp_fu_700_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_13_fu_310[1]_i_1 
       (.I0(i_13_fu_310[0]),
        .I1(i_13_fu_310[1]),
        .O(grp_fu_700_p2[1]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_13_fu_310[2]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(i_13_fu_310[0]),
        .I2(i_13_fu_310[1]),
        .I3(i_13_fu_310[2]),
        .O(i_13_fu_3100));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_13_fu_310[2]_i_2 
       (.I0(i_13_fu_310[2]),
        .I1(i_13_fu_310[1]),
        .I2(i_13_fu_310[0]),
        .O(grp_fu_700_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_13_fu_310_reg[0] 
       (.C(ap_clk),
        .CE(i_13_fu_3100),
        .D(grp_fu_700_p2[0]),
        .Q(i_13_fu_310[0]),
        .R(ap_NS_fsm[4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_13_fu_310_reg[1] 
       (.C(ap_clk),
        .CE(i_13_fu_3100),
        .D(grp_fu_700_p2[1]),
        .Q(i_13_fu_310[1]),
        .R(ap_NS_fsm[4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_13_fu_310_reg[2] 
       (.C(ap_clk),
        .CE(i_13_fu_3100),
        .D(grp_fu_700_p2[2]),
        .Q(i_13_fu_310[2]),
        .R(ap_NS_fsm[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_15_fu_350[0]_i_1 
       (.I0(i_15_fu_350_reg[0]),
        .O(\i_15_fu_350[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_15_fu_350[1]_i_1 
       (.I0(i_15_fu_350_reg[1]),
        .I1(i_15_fu_350_reg[0]),
        .O(i_33_fu_2693_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_15_fu_350[2]_i_1 
       (.I0(i_15_fu_350_reg[2]),
        .I1(i_15_fu_350_reg[0]),
        .I2(i_15_fu_350_reg[1]),
        .O(i_33_fu_2693_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_15_fu_350[3]_i_1 
       (.I0(i_15_fu_350_reg[3]),
        .I1(i_15_fu_350_reg[1]),
        .I2(i_15_fu_350_reg[0]),
        .I3(i_15_fu_350_reg[2]),
        .O(i_33_fu_2693_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_15_fu_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(\i_15_fu_350[0]_i_1_n_40 ),
        .Q(i_15_fu_350_reg[0]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \i_15_fu_350_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(i_33_fu_2693_p2[1]),
        .Q(i_15_fu_350_reg[1]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \i_15_fu_350_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(i_33_fu_2693_p2[2]),
        .Q(i_15_fu_350_reg[2]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \i_15_fu_350_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(i_33_fu_2693_p2[3]),
        .Q(i_15_fu_350_reg[3]),
        .R(ap_NS_fsm[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_16_fu_322[0]_i_1 
       (.I0(i_16_fu_322[0]),
        .O(i_27_fu_1651_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_16_fu_322[1]_i_1 
       (.I0(i_16_fu_322[0]),
        .I1(i_16_fu_322[1]),
        .O(i_27_fu_1651_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_16_fu_322[2]_i_1 
       (.I0(i_16_fu_322[2]),
        .I1(i_16_fu_322[1]),
        .I2(i_16_fu_322[0]),
        .O(i_27_fu_1651_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \i_16_fu_322_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(i_27_fu_1651_p2[0]),
        .Q(i_16_fu_322[0]),
        .S(\ap_CS_fsm[9]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_16_fu_322_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(i_27_fu_1651_p2[1]),
        .Q(i_16_fu_322[1]),
        .R(\ap_CS_fsm[9]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_16_fu_322_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(i_27_fu_1651_p2[2]),
        .Q(i_16_fu_322[2]),
        .R(\ap_CS_fsm[9]_i_1__0_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_18_fu_326[0]_i_1 
       (.I0(i_18_fu_326[0]),
        .O(grp_fu_742_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_18_fu_326[1]_i_1 
       (.I0(i_18_fu_326[0]),
        .I1(i_18_fu_326[1]),
        .O(grp_fu_742_p2[1]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_18_fu_326[2]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(i_18_fu_326[0]),
        .I2(i_18_fu_326[1]),
        .I3(i_18_fu_326[2]),
        .O(i_18_fu_32602_out));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_18_fu_326[2]_i_2 
       (.I0(i_18_fu_326[2]),
        .I1(i_18_fu_326[1]),
        .I2(i_18_fu_326[0]),
        .O(grp_fu_742_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_18_fu_326_reg[0] 
       (.C(ap_clk),
        .CE(i_18_fu_32602_out),
        .D(grp_fu_742_p2[0]),
        .Q(i_18_fu_326[0]),
        .R(grp_decode_fu_519_dec_deth_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \i_18_fu_326_reg[1] 
       (.C(ap_clk),
        .CE(i_18_fu_32602_out),
        .D(grp_fu_742_p2[1]),
        .Q(i_18_fu_326[1]),
        .R(grp_decode_fu_519_dec_deth_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \i_18_fu_326_reg[2] 
       (.C(ap_clk),
        .CE(i_18_fu_32602_out),
        .D(grp_fu_742_p2[2]),
        .Q(i_18_fu_326[2]),
        .R(grp_decode_fu_519_dec_deth_o_ap_vld));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_306[0]_i_1 
       (.I0(i_fu_306[0]),
        .O(i_23_fu_819_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_306[1]_i_1 
       (.I0(i_fu_306[0]),
        .I1(i_fu_306[1]),
        .O(i_23_fu_819_p2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_306[2]_i_1 
       (.I0(grp_decode_fu_519_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_40_[0] ),
        .O(ap_NS_fsm111_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_306[2]_i_2 
       (.I0(i_fu_306[2]),
        .I1(i_fu_306[1]),
        .I2(i_fu_306[0]),
        .O(i_23_fu_819_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_23_fu_819_p2[0]),
        .Q(i_fu_306[0]),
        .S(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_23_fu_819_p2[1]),
        .Q(i_fu_306[1]),
        .R(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_23_fu_819_p2[2]),
        .Q(i_fu_306[2]),
        .R(ap_NS_fsm111_out));
  FDRE \icmp_ln535_2_reg_3011_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(icmp_ln535_2_fu_1980_p2),
        .Q(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .R(1'b0));
  FDRE \icmp_ln535_reg_2880_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U70_n_56),
        .Q(\icmp_ln535_reg_2880_reg_n_40_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx198_fu_314[0]_i_1 
       (.I0(idx198_fu_314[0]),
        .O(add_ln464_4_fu_1657_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx198_fu_314[1]_i_1 
       (.I0(idx198_fu_314[0]),
        .I1(idx198_fu_314[1]),
        .O(add_ln464_4_fu_1657_p2[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \idx198_fu_314[2]_i_1 
       (.I0(idx198_fu_314[2]),
        .I1(idx198_fu_314[1]),
        .I2(idx198_fu_314[0]),
        .O(add_ln464_4_fu_1657_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \idx198_fu_314_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(add_ln464_4_fu_1657_p2[0]),
        .Q(idx198_fu_314[0]),
        .S(\ap_CS_fsm[9]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx198_fu_314_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(add_ln464_4_fu_1657_p2[1]),
        .Q(idx198_fu_314[1]),
        .R(\ap_CS_fsm[9]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx198_fu_314_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[14]_i_1_n_40 ),
        .D(add_ln464_4_fu_1657_p2[2]),
        .Q(idx198_fu_314[2]),
        .R(\ap_CS_fsm[9]_i_1__0_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx204_fu_330[1]_i_1 
       (.I0(idx204_fu_330_reg[1]),
        .O(grp_decode_fu_519_h_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx204_fu_330[2]_i_1 
       (.I0(idx204_fu_330_reg[2]),
        .I1(idx204_fu_330_reg[1]),
        .O(grp_decode_fu_519_h_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx204_fu_330[3]_i_1 
       (.I0(idx204_fu_330_reg[3]),
        .I1(idx204_fu_330_reg[1]),
        .I2(idx204_fu_330_reg[2]),
        .O(grp_decode_fu_519_h_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx204_fu_330[4]_i_1 
       (.I0(idx204_fu_330_reg[4]),
        .I1(idx204_fu_330_reg[2]),
        .I2(idx204_fu_330_reg[1]),
        .I3(idx204_fu_330_reg[3]),
        .O(grp_decode_fu_519_h_address1[4]));
  FDRE #(
    .INIT(1'b0)) 
    \idx204_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(grp_decode_fu_519_h_address1[1]),
        .Q(idx204_fu_330_reg[1]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \idx204_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(grp_decode_fu_519_h_address1[2]),
        .Q(idx204_fu_330_reg[2]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \idx204_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(grp_decode_fu_519_h_address1[3]),
        .Q(idx204_fu_330_reg[3]),
        .R(ap_NS_fsm[19]));
  FDRE #(
    .INIT(1'b0)) 
    \idx204_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[24]),
        .D(grp_decode_fu_519_h_address1[4]),
        .Q(idx204_fu_330_reg[4]),
        .R(ap_NS_fsm[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \idx213_fu_346[0]_i_1 
       (.I0(idx213_fu_346_reg[0]),
        .O(data1));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \idx213_fu_346[1]_i_1 
       (.I0(idx213_fu_346_reg[0]),
        .I1(idx213_fu_346_reg[1]),
        .O(add_ln405_fu_2718_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \idx213_fu_346[2]_i_1 
       (.I0(idx213_fu_346_reg[2]),
        .I1(idx213_fu_346_reg[0]),
        .I2(idx213_fu_346_reg[1]),
        .O(add_ln405_fu_2718_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \idx213_fu_346[3]_i_1 
       (.I0(idx213_fu_346_reg[3]),
        .I1(idx213_fu_346_reg[2]),
        .I2(idx213_fu_346_reg[1]),
        .I3(idx213_fu_346_reg[0]),
        .O(add_ln405_fu_2718_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \idx213_fu_346_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(data1),
        .Q(idx213_fu_346_reg[0]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \idx213_fu_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(add_ln405_fu_2718_p2[1]),
        .Q(idx213_fu_346_reg[1]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \idx213_fu_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(add_ln405_fu_2718_p2[2]),
        .Q(idx213_fu_346_reg[2]),
        .R(ap_NS_fsm[25]));
  FDRE #(
    .INIT(1'b0)) 
    \idx213_fu_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[27]),
        .D(add_ln405_fu_2718_p2[3]),
        .Q(idx213_fu_346_reg[3]),
        .R(ap_NS_fsm[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_298[0]_i_1 
       (.I0(idx_fu_298[0]),
        .O(add_ln464_fu_825_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_298[1]_i_1 
       (.I0(idx_fu_298[0]),
        .I1(idx_fu_298[1]),
        .O(add_ln464_fu_825_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_298[2]_i_1 
       (.I0(idx_fu_298[2]),
        .I1(idx_fu_298[1]),
        .I2(idx_fu_298[0]),
        .O(add_ln464_fu_825_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \idx_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln464_fu_825_p2[0]),
        .Q(idx_fu_298[0]),
        .S(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln464_fu_825_p2[1]),
        .Q(idx_fu_298[1]),
        .R(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln464_fu_825_p2[2]),
        .Q(idx_fu_298[2]),
        .R(ap_NS_fsm111_out));
  FDRE \lshr_ln_reg_2785_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_wl_code_table_ce0),
        .D(\lshr_ln_reg_2785_reg[1]_0 [0]),
        .Q(lshr_ln_reg_2785[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_2785_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_wl_code_table_ce0),
        .D(\lshr_ln_reg_2785_reg[1]_0 [1]),
        .Q(lshr_ln_reg_2785[1]),
        .R(1'b0));
  bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8 mul_14s_14s_28_1_1_U76
       (.DSP_ALU_INST(\dec_del_dhx_load_3_reg_3087_reg[13]_0 ),
        .P({mul_14s_15ns_29_1_1_U75_n_40,mul_14s_15ns_29_1_1_U75_n_41,mul_14s_15ns_29_1_1_U75_n_42,mul_14s_15ns_29_1_1_U75_n_43,mul_14s_15ns_29_1_1_U75_n_44,mul_14s_15ns_29_1_1_U75_n_45,mul_14s_15ns_29_1_1_U75_n_46,mul_14s_15ns_29_1_1_U75_n_47,mul_14s_15ns_29_1_1_U75_n_48,mul_14s_15ns_29_1_1_U75_n_49,mul_14s_15ns_29_1_1_U75_n_50,mul_14s_15ns_29_1_1_U75_n_51,mul_14s_15ns_29_1_1_U75_n_52,mul_14s_15ns_29_1_1_U75_n_53}),
        .Q({\ap_CS_fsm_reg[19]_0 [2],grp_decode_fu_519_dec_deth_o_ap_vld}),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18]_0 ),
        .\ap_CS_fsm_reg[18]_0 (\ap_CS_fsm_reg[18]_1 ),
        .\ap_CS_fsm_reg[18]_1 (\ap_CS_fsm_reg[18]_2 ),
        .\ap_CS_fsm_reg[18]_2 (\ap_CS_fsm_reg[18]_3 ),
        .ap_clk(ap_clk),
        .ram_reg_0_7_30_30_i_2__2(ram_reg_0_7_30_30_i_2__2));
  bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9 mul_14s_15ns_29_1_1_U75
       (.B({tmp_fu_1908_p6,lshr_ln_reg_2785[1]}),
        .D(add_ln367_fu_1974_p2),
        .DI(\add_ln367_reg_3004[15]_i_2_n_40 ),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(lshr_ln_reg_2785[0]),
        .P({mul_14s_15ns_29_1_1_U75_n_40,mul_14s_15ns_29_1_1_U75_n_41,mul_14s_15ns_29_1_1_U75_n_42,mul_14s_15ns_29_1_1_U75_n_43,mul_14s_15ns_29_1_1_U75_n_44,mul_14s_15ns_29_1_1_U75_n_45,mul_14s_15ns_29_1_1_U75_n_46,mul_14s_15ns_29_1_1_U75_n_47,mul_14s_15ns_29_1_1_U75_n_48,mul_14s_15ns_29_1_1_U75_n_49,mul_14s_15ns_29_1_1_U75_n_50,mul_14s_15ns_29_1_1_U75_n_51,mul_14s_15ns_29_1_1_U75_n_52,mul_14s_15ns_29_1_1_U75_n_53}),
        .Q(trunc_ln469_2_fu_1830_p4[29:0]),
        .S({\add_ln367_reg_3004[15]_i_3_n_40 ,\add_ln367_reg_3004[15]_i_4_n_40 }),
        .\add_ln367_reg_3004_reg[23] ({\add_ln367_reg_3004[23]_i_2_n_40 ,\add_ln367_reg_3004[23]_i_3_n_40 ,\add_ln367_reg_3004[23]_i_4_n_40 ,\add_ln367_reg_3004[23]_i_5_n_40 ,\add_ln367_reg_3004[23]_i_6_n_40 ,\add_ln367_reg_3004[23]_i_7_n_40 ,\add_ln367_reg_3004[23]_i_8_n_40 ,\add_ln367_reg_3004[23]_i_9_n_40 }),
        .\add_ln367_reg_3004_reg[31] ({\add_ln367_reg_3004[31]_i_2_n_40 ,\add_ln367_reg_3004[31]_i_3_n_40 ,\add_ln367_reg_3004[31]_i_4_n_40 ,\add_ln367_reg_3004[31]_i_5_n_40 ,\add_ln367_reg_3004[31]_i_6_n_40 ,\add_ln367_reg_3004[31]_i_7_n_40 ,\add_ln367_reg_3004[31]_i_8_n_40 ,\add_ln367_reg_3004[31]_i_9_n_40 }),
        .icmp_ln535_2_fu_1980_p2(icmp_ln535_2_fu_1980_p2));
  bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10 mul_14s_32s_46_1_1_U62
       (.CEA2(CEA2),
        .D({mul_14s_32s_46_1_1_U62_n_40,mul_14s_32s_46_1_1_U62_n_41,mul_14s_32s_46_1_1_U62_n_42,mul_14s_32s_46_1_1_U62_n_43,mul_14s_32s_46_1_1_U62_n_44,mul_14s_32s_46_1_1_U62_n_45,mul_14s_32s_46_1_1_U62_n_46,mul_14s_32s_46_1_1_U62_n_47,mul_14s_32s_46_1_1_U62_n_48,mul_14s_32s_46_1_1_U62_n_49,mul_14s_32s_46_1_1_U62_n_50,mul_14s_32s_46_1_1_U62_n_51,mul_14s_32s_46_1_1_U62_n_52,mul_14s_32s_46_1_1_U62_n_53,mul_14s_32s_46_1_1_U62_n_54,mul_14s_32s_46_1_1_U62_n_55,mul_14s_32s_46_1_1_U62_n_56,mul_14s_32s_46_1_1_U62_n_57,mul_14s_32s_46_1_1_U62_n_58,mul_14s_32s_46_1_1_U62_n_59,mul_14s_32s_46_1_1_U62_n_60,mul_14s_32s_46_1_1_U62_n_61,mul_14s_32s_46_1_1_U62_n_62,mul_14s_32s_46_1_1_U62_n_63,mul_14s_32s_46_1_1_U62_n_64,mul_14s_32s_46_1_1_U62_n_65,mul_14s_32s_46_1_1_U62_n_66,mul_14s_32s_46_1_1_U62_n_67,mul_14s_32s_46_1_1_U62_n_68,mul_14s_32s_46_1_1_U62_n_69,mul_14s_32s_46_1_1_U62_n_70,mul_14s_32s_46_1_1_U62_n_71,mul_14s_32s_46_1_1_U62_n_72,mul_14s_32s_46_1_1_U62_n_73,mul_14s_32s_46_1_1_U62_n_74,mul_14s_32s_46_1_1_U62_n_75,mul_14s_32s_46_1_1_U62_n_76,mul_14s_32s_46_1_1_U62_n_77,mul_14s_32s_46_1_1_U62_n_78,mul_14s_32s_46_1_1_U62_n_79,mul_14s_32s_46_1_1_U62_n_80,mul_14s_32s_46_1_1_U62_n_81,mul_14s_32s_46_1_1_U62_n_82,mul_14s_32s_46_1_1_U62_n_83,mul_14s_32s_46_1_1_U62_n_84,mul_14s_32s_46_1_1_U62_n_85}),
        .DSP_ALU_INST(\dec_del_dhx_load_3_reg_3087_reg[13]_0 ),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .Q(ap_CS_fsm_state13),
        .ap_clk(ap_clk),
        .\zl_9_fu_318_reg[45] ({trunc_ln469_2_fu_1830_p4,\zl_9_fu_318_reg_n_40_[13] ,\zl_9_fu_318_reg_n_40_[12] ,\zl_9_fu_318_reg_n_40_[11] ,\zl_9_fu_318_reg_n_40_[10] ,\zl_9_fu_318_reg_n_40_[9] ,\zl_9_fu_318_reg_n_40_[8] ,\zl_9_fu_318_reg_n_40_[7] ,\zl_9_fu_318_reg_n_40_[6] ,\zl_9_fu_318_reg_n_40_[5] ,\zl_9_fu_318_reg_n_40_[4] ,\zl_9_fu_318_reg_n_40_[3] ,\zl_9_fu_318_reg_n_40_[2] ,\zl_9_fu_318_reg_n_40_[1] ,\zl_9_fu_318_reg_n_40_[0] }));
  bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11 mul_15s_32s_47_1_1_U63
       (.D({mul_15s_32s_47_1_1_U63_n_87,mul_15s_32s_47_1_1_U63_n_88,mul_15s_32s_47_1_1_U63_n_89,mul_15s_32s_47_1_1_U63_n_90,mul_15s_32s_47_1_1_U63_n_91,mul_15s_32s_47_1_1_U63_n_92,mul_15s_32s_47_1_1_U63_n_93,mul_15s_32s_47_1_1_U63_n_94,mul_15s_32s_47_1_1_U63_n_95,mul_15s_32s_47_1_1_U63_n_96,mul_15s_32s_47_1_1_U63_n_97,mul_15s_32s_47_1_1_U63_n_98,mul_15s_32s_47_1_1_U63_n_99,mul_15s_32s_47_1_1_U63_n_100,mul_15s_32s_47_1_1_U63_n_101,mul_15s_32s_47_1_1_U63_n_102,mul_15s_32s_47_1_1_U63_n_103,mul_15s_32s_47_1_1_U63_n_104,mul_15s_32s_47_1_1_U63_n_105,mul_15s_32s_47_1_1_U63_n_106,mul_15s_32s_47_1_1_U63_n_107,mul_15s_32s_47_1_1_U63_n_108,mul_15s_32s_47_1_1_U63_n_109,mul_15s_32s_47_1_1_U63_n_110,mul_15s_32s_47_1_1_U63_n_111,mul_15s_32s_47_1_1_U63_n_112,mul_15s_32s_47_1_1_U63_n_113,mul_15s_32s_47_1_1_U63_n_114,mul_15s_32s_47_1_1_U63_n_115,mul_15s_32s_47_1_1_U63_n_116,mul_15s_32s_47_1_1_U63_n_117,mul_15s_32s_47_1_1_U63_n_118,mul_15s_32s_47_1_1_U63_n_119,mul_15s_32s_47_1_1_U63_n_120,mul_15s_32s_47_1_1_U63_n_121,mul_15s_32s_47_1_1_U63_n_122,mul_15s_32s_47_1_1_U63_n_123,mul_15s_32s_47_1_1_U63_n_124,mul_15s_32s_47_1_1_U63_n_125,mul_15s_32s_47_1_1_U63_n_126,mul_15s_32s_47_1_1_U63_n_127,mul_15s_32s_47_1_1_U63_n_128,mul_15s_32s_47_1_1_U63_n_129,mul_15s_32s_47_1_1_U63_n_130,mul_15s_32s_47_1_1_U63_n_131,mul_15s_32s_47_1_1_U63_n_132}),
        .DI({\xa1_2_fu_338[7]_i_2_n_40 ,\xa1_2_fu_338[7]_i_3_n_40 ,\xa1_2_fu_338[7]_i_4_n_40 ,\xa1_2_fu_338[7]_i_5_n_40 ,\xa1_2_fu_338[7]_i_6_n_40 ,\xa1_2_fu_338[7]_i_7_n_40 ,\xa1_2_fu_338[7]_i_8_n_40 ,\xa1_2_fu_338[7]_i_9_n_40 }),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(\sext_ln479_5_reg_2994_reg[14]_0 ),
        .DSP_A_B_DATA_INST_1(\sext_ln479_reg_2843_reg[14]_0 ),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_1),
        .Q({ap_CS_fsm_state25,ap_CS_fsm_state23,grp_decode_fu_519_dec_deth_o_ap_vld}),
        .grp_fu_643_p2(grp_fu_643_p2),
        .q0(q0),
        .sext_ln333_fu_2450_p1(sext_ln333_fu_2450_p1),
        .\xa1_2_fu_338_reg[15] ({\xa1_2_fu_338[15]_i_2_n_40 ,\xa1_2_fu_338[15]_i_3_n_40 ,\xa1_2_fu_338[15]_i_4_n_40 ,\xa1_2_fu_338[15]_i_5_n_40 ,\xa1_2_fu_338[15]_i_6_n_40 ,\xa1_2_fu_338[15]_i_7_n_40 ,\xa1_2_fu_338[15]_i_8_n_40 ,\xa1_2_fu_338[15]_i_9_n_40 }),
        .\xa1_2_fu_338_reg[23] ({\xa1_2_fu_338[23]_i_2_n_40 ,\xa1_2_fu_338[23]_i_3_n_40 ,\xa1_2_fu_338[23]_i_4_n_40 ,\xa1_2_fu_338[23]_i_5_n_40 ,\xa1_2_fu_338[23]_i_6_n_40 ,\xa1_2_fu_338[23]_i_7_n_40 ,\xa1_2_fu_338[23]_i_8_n_40 ,\xa1_2_fu_338[23]_i_9_n_40 }),
        .\xa1_2_fu_338_reg[31] ({\xa1_2_fu_338[31]_i_2_n_40 ,\xa1_2_fu_338[31]_i_3_n_40 ,\xa1_2_fu_338[31]_i_4_n_40 ,\xa1_2_fu_338[31]_i_5_n_40 ,\xa1_2_fu_338[31]_i_6_n_40 ,\xa1_2_fu_338[31]_i_7_n_40 ,\xa1_2_fu_338[31]_i_8_n_40 ,\xa1_2_fu_338[31]_i_9_n_40 }),
        .\xa1_2_fu_338_reg[39] ({\xa1_2_fu_338[39]_i_2_n_40 ,\xa1_2_fu_338[39]_i_3_n_40 ,\xa1_2_fu_338[39]_i_4_n_40 ,\xa1_2_fu_338[39]_i_5_n_40 ,\xa1_2_fu_338[39]_i_6_n_40 ,\xa1_2_fu_338[39]_i_7_n_40 ,\xa1_2_fu_338[39]_i_8_n_40 ,\xa1_2_fu_338[39]_i_9_n_40 }),
        .\xa1_2_fu_338_reg[45] ({\xa1_2_fu_338[45]_i_2_n_40 ,\xa1_2_fu_338[45]_i_3_n_40 ,\xa1_2_fu_338[45]_i_4_n_40 ,\xa1_2_fu_338[45]_i_5_n_40 ,\xa1_2_fu_338[45]_i_6_n_40 }),
        .\xa1_2_fu_338_reg[45]_0 (xa1_2_fu_338));
  bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12 mul_15s_32s_47_1_1_U64
       (.B(\idx_fu_330_reg[1] ),
        .CEA2(\ap_CS_fsm_reg[10]_0 ),
        .DSP_ALU_INST(\ap_CS_fsm_reg[23]_0 ),
        .DSP_A_B_DATA_INST(h_address1[2]),
        .DSP_A_B_DATA_INST_0(\q1_reg[8]_0 [0]),
        .O({mul_15s_32s_47_1_1_U64_n_53,mul_15s_32s_47_1_1_U64_n_54,mul_15s_32s_47_1_1_U64_n_55,mul_15s_32s_47_1_1_U64_n_56,mul_15s_32s_47_1_1_U64_n_57,mul_15s_32s_47_1_1_U64_n_58,mul_15s_32s_47_1_1_U64_n_59,mul_15s_32s_47_1_1_U64_n_60}),
        .P(tmp_product__1),
        .Q({grp_decode_fu_519_xout2_ap_vld,ap_CS_fsm_state23}),
        .S(mul_32s_7s_39_1_1_U69_n_113),
        .\ap_CS_fsm_reg[22] ({mul_15s_32s_47_1_1_U64_n_61,mul_15s_32s_47_1_1_U64_n_62,mul_15s_32s_47_1_1_U64_n_63,mul_15s_32s_47_1_1_U64_n_64,mul_15s_32s_47_1_1_U64_n_65,mul_15s_32s_47_1_1_U64_n_66,mul_15s_32s_47_1_1_U64_n_67,mul_15s_32s_47_1_1_U64_n_68}),
        .\ap_CS_fsm_reg[22]_0 ({mul_15s_32s_47_1_1_U64_n_69,mul_15s_32s_47_1_1_U64_n_70,mul_15s_32s_47_1_1_U64_n_71,mul_15s_32s_47_1_1_U64_n_72,mul_15s_32s_47_1_1_U64_n_73,mul_15s_32s_47_1_1_U64_n_74,mul_15s_32s_47_1_1_U64_n_75,mul_15s_32s_47_1_1_U64_n_76}),
        .\ap_CS_fsm_reg[22]_1 ({mul_15s_32s_47_1_1_U64_n_77,mul_15s_32s_47_1_1_U64_n_78,mul_15s_32s_47_1_1_U64_n_79,mul_15s_32s_47_1_1_U64_n_80,mul_15s_32s_47_1_1_U64_n_81,mul_15s_32s_47_1_1_U64_n_82,mul_15s_32s_47_1_1_U64_n_83,mul_15s_32s_47_1_1_U64_n_84}),
        .\ap_CS_fsm_reg[22]_2 ({mul_15s_32s_47_1_1_U64_n_85,mul_15s_32s_47_1_1_U64_n_86,mul_15s_32s_47_1_1_U64_n_87,mul_15s_32s_47_1_1_U64_n_88,mul_15s_32s_47_1_1_U64_n_89,mul_15s_32s_47_1_1_U64_n_90,mul_15s_32s_47_1_1_U64_n_91,mul_15s_32s_47_1_1_U64_n_92}),
        .\ap_CS_fsm_reg[22]_3 ({mul_15s_32s_47_1_1_U64_n_93,mul_15s_32s_47_1_1_U64_n_94,mul_15s_32s_47_1_1_U64_n_95,mul_15s_32s_47_1_1_U64_n_96,mul_15s_32s_47_1_1_U64_n_97,mul_15s_32s_47_1_1_U64_n_98}),
        .ap_clk(ap_clk),
        .h_address1(h_address1[4:3]),
        .\idx204_fu_330_reg[3] (mul_15s_32s_47_1_1_U64_n_101),
        .\idx204_fu_330_reg[4] (mul_15s_32s_47_1_1_U64_n_102),
        .q0(q0[1:0]),
        .q00(q00),
        .\q1_reg[8] (idx204_fu_330_reg),
        .\q1_reg[8]_0 (\q0_reg[10] [5]),
        .\q1_reg[8]_1 (\q1_reg[8] ),
        .sext_ln333_1_fu_2459_p1(sext_ln333_1_fu_2459_p1),
        .xa2_2_fu_334_reg(xa2_2_fu_334_reg[44:36]),
        .\xa2_2_fu_334_reg[39] (\xa2_2_fu_334_reg[35]_0 ),
        .\xa2_2_fu_334_reg[7]_0 (\xa2_2_fu_334_reg_n_40_[1] ),
        .\xa2_2_fu_334_reg[7]_1 (sext_ln386_fu_2454_p1[1:0]),
        .xa2_2_fu_334_reg_7_sp_1(\xa2_2_fu_334_reg_n_40_[0] ));
  bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13 mul_16s_15ns_31_1_1_U70
       (.A(A),
        .D(add_ln350_fu_1195_p2),
        .DI(\add_ln350_reg_2874[15]_i_2_n_40 ),
        .DSP_ALU_INST(Q),
        .E(E),
        .P({mul_16s_15ns_31_1_1_U70_n_40,mul_16s_15ns_31_1_1_U70_n_41,mul_16s_15ns_31_1_1_U70_n_42,mul_16s_15ns_31_1_1_U70_n_43,mul_16s_15ns_31_1_1_U70_n_44,mul_16s_15ns_31_1_1_U70_n_45,mul_16s_15ns_31_1_1_U70_n_46,mul_16s_15ns_31_1_1_U70_n_47,mul_16s_15ns_31_1_1_U70_n_48,mul_16s_15ns_31_1_1_U70_n_49,mul_16s_15ns_31_1_1_U70_n_50,mul_16s_15ns_31_1_1_U70_n_51,mul_16s_15ns_31_1_1_U70_n_52,mul_16s_15ns_31_1_1_U70_n_53,mul_16s_15ns_31_1_1_U70_n_54,mul_16s_15ns_31_1_1_U70_n_55}),
        .Q({grp_decode_fu_519_dec_detl_o_ap_vld,grp_decode_fu_519_dec_nbl_o_ap_vld}),
        .S({\add_ln350_reg_2874[23]_i_2_n_40 ,\add_ln350_reg_2874[23]_i_3_n_40 ,\add_ln350_reg_2874[23]_i_4_n_40 ,\add_ln350_reg_2874[23]_i_5_n_40 ,\add_ln350_reg_2874[23]_i_6_n_40 ,\add_ln350_reg_2874[23]_i_7_n_40 ,\add_ln350_reg_2874[23]_i_8_n_40 ,\add_ln350_reg_2874[23]_i_9_n_40 }),
        .\add_ln350_reg_2874_reg[31] (trunc_ln_fu_1075_p4[29:0]),
        .\add_ln350_reg_2874_reg[31]_0 ({\add_ln350_reg_2874[31]_i_2_n_40 ,\add_ln350_reg_2874[31]_i_3_n_40 ,\add_ln350_reg_2874[31]_i_4_n_40 ,\add_ln350_reg_2874[31]_i_5_n_40 ,\add_ln350_reg_2874[31]_i_6_n_40 ,\add_ln350_reg_2874[31]_i_7_n_40 ,\add_ln350_reg_2874[31]_i_8_n_40 ,\add_ln350_reg_2874[31]_i_9_n_40 }),
        .ap_clk(ap_clk),
        .\icmp_ln535_reg_2880_reg[0] (mul_16s_15ns_31_1_1_U70_n_56),
        .\icmp_ln535_reg_2880_reg[0]_0 (\icmp_ln535_reg_2880_reg_n_40_[0] ));
  bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14 mul_16s_15ns_31_1_1_U71
       (.A(p_0_out),
        .D(add_ln347_fu_1160_p2),
        .DI(\add_ln347_reg_2868[15]_i_2_n_40 ),
        .DSP_ALU_INST(Q),
        .Q(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .S({\add_ln347_reg_2868[23]_i_2_n_40 ,\add_ln347_reg_2868[23]_i_3_n_40 ,\add_ln347_reg_2868[23]_i_4_n_40 ,\add_ln347_reg_2868[23]_i_5_n_40 ,\add_ln347_reg_2868[23]_i_6_n_40 ,\add_ln347_reg_2868[23]_i_7_n_40 ,\add_ln347_reg_2868[23]_i_8_n_40 ,\add_ln347_reg_2868[23]_i_9_n_40 }),
        .\add_ln347_reg_2868_reg[31] ({\add_ln347_reg_2868[31]_i_2_n_40 ,\add_ln347_reg_2868[31]_i_3_n_40 ,\add_ln347_reg_2868[31]_i_4_n_40 ,\add_ln347_reg_2868[31]_i_5_n_40 ,\add_ln347_reg_2868[31]_i_6_n_40 ,\add_ln347_reg_2868[31]_i_7_n_40 ,\add_ln347_reg_2868[31]_i_8_n_40 ,\add_ln347_reg_2868[31]_i_9_n_40 }),
        .ap_clk(ap_clk),
        .trunc_ln345_fu_1097_p1(trunc_ln345_fu_1097_p1[29:0]));
  bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15 mul_16s_16s_32_1_1_U72
       (.DSP_ALU_INST(\dec_del_dltx_load_3_reg_2938_reg[15]_0 ),
        .P({mul_16s_15ns_31_1_1_U70_n_40,mul_16s_15ns_31_1_1_U70_n_41,mul_16s_15ns_31_1_1_U70_n_42,mul_16s_15ns_31_1_1_U70_n_43,mul_16s_15ns_31_1_1_U70_n_44,mul_16s_15ns_31_1_1_U70_n_45,mul_16s_15ns_31_1_1_U70_n_46,mul_16s_15ns_31_1_1_U70_n_47,mul_16s_15ns_31_1_1_U70_n_48,mul_16s_15ns_31_1_1_U70_n_49,mul_16s_15ns_31_1_1_U70_n_50,mul_16s_15ns_31_1_1_U70_n_51,mul_16s_15ns_31_1_1_U70_n_52,mul_16s_15ns_31_1_1_U70_n_53,mul_16s_15ns_31_1_1_U70_n_54,mul_16s_15ns_31_1_1_U70_n_55}),
        .Q({\ap_CS_fsm_reg[19]_0 [0],grp_decode_fu_519_dec_detl_o_ap_vld}),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_2 ),
        .\ap_CS_fsm_reg[8]_2 (\ap_CS_fsm_reg[8]_3 ),
        .ap_clk(ap_clk),
        .ram_reg_0_7_30_30_i_2__1(ram_reg_0_7_30_30_i_2__1));
  bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16 mul_16s_32s_47_1_1_U65
       (.DSP_A_B_DATA_INST(\sext_ln477_2_reg_2989_reg[15]_0 ),
        .DSP_A_B_DATA_INST_0(\sext_ln477_reg_2838_reg[15]_0 ),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_3),
        .Q(grp_decode_fu_519_dec_deth_o_ap_vld),
        .tmp_product__1(tmp_product__1_0));
  bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17 mul_16s_32s_48_1_1_U66
       (.CEA2(CEB2),
        .D(D),
        .DSP_ALU_INST(\dec_del_dltx_load_3_reg_2938_reg[15]_0 ),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_clk_0({mul_16s_32s_48_1_1_U66_n_40,mul_16s_32s_48_1_1_U66_n_41,mul_16s_32s_48_1_1_U66_n_42,mul_16s_32s_48_1_1_U66_n_43,mul_16s_32s_48_1_1_U66_n_44,mul_16s_32s_48_1_1_U66_n_45,mul_16s_32s_48_1_1_U66_n_46,mul_16s_32s_48_1_1_U66_n_47,mul_16s_32s_48_1_1_U66_n_48,mul_16s_32s_48_1_1_U66_n_49,mul_16s_32s_48_1_1_U66_n_50,mul_16s_32s_48_1_1_U66_n_51,mul_16s_32s_48_1_1_U66_n_52,mul_16s_32s_48_1_1_U66_n_53,mul_16s_32s_48_1_1_U66_n_54,mul_16s_32s_48_1_1_U66_n_55,mul_16s_32s_48_1_1_U66_n_56,mul_16s_32s_48_1_1_U66_n_57,mul_16s_32s_48_1_1_U66_n_58,mul_16s_32s_48_1_1_U66_n_59,mul_16s_32s_48_1_1_U66_n_60,mul_16s_32s_48_1_1_U66_n_61,mul_16s_32s_48_1_1_U66_n_62,mul_16s_32s_48_1_1_U66_n_63,mul_16s_32s_48_1_1_U66_n_64,mul_16s_32s_48_1_1_U66_n_65,mul_16s_32s_48_1_1_U66_n_66,mul_16s_32s_48_1_1_U66_n_67,mul_16s_32s_48_1_1_U66_n_68,mul_16s_32s_48_1_1_U66_n_69,mul_16s_32s_48_1_1_U66_n_70,mul_16s_32s_48_1_1_U66_n_71,mul_16s_32s_48_1_1_U66_n_72,mul_16s_32s_48_1_1_U66_n_73,mul_16s_32s_48_1_1_U66_n_74,mul_16s_32s_48_1_1_U66_n_75,mul_16s_32s_48_1_1_U66_n_76,mul_16s_32s_48_1_1_U66_n_77,mul_16s_32s_48_1_1_U66_n_78,mul_16s_32s_48_1_1_U66_n_79,mul_16s_32s_48_1_1_U66_n_80,mul_16s_32s_48_1_1_U66_n_81,mul_16s_32s_48_1_1_U66_n_82,mul_16s_32s_48_1_1_U66_n_83,mul_16s_32s_48_1_1_U66_n_84,mul_16s_32s_48_1_1_U66_n_85}),
        .\zl_6_fu_302_reg[45] ({trunc_ln_fu_1075_p4,\zl_6_fu_302_reg_n_40_[13] ,\zl_6_fu_302_reg_n_40_[12] ,\zl_6_fu_302_reg_n_40_[11] ,\zl_6_fu_302_reg_n_40_[10] ,\zl_6_fu_302_reg_n_40_[9] ,\zl_6_fu_302_reg_n_40_[8] ,\zl_6_fu_302_reg_n_40_[7] ,\zl_6_fu_302_reg_n_40_[6] ,\zl_6_fu_302_reg_n_40_[5] ,\zl_6_fu_302_reg_n_40_[4] ,\zl_6_fu_302_reg_n_40_[3] ,\zl_6_fu_302_reg_n_40_[2] ,\zl_6_fu_302_reg_n_40_[1] ,\zl_6_fu_302_reg_n_40_[0] }));
  bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18 mul_32s_32s_64_1_1_U67
       (.D(apl2_fu_1339_p2),
        .DSP_A_B_DATA_INST(\add_ln367_reg_3004_reg[31]_0 ),
        .DSP_A_B_DATA_INST_0(\add_ln350_reg_2874_reg[31]_0 ),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_6),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_7),
        .O(tmp_product__3),
        .Q(ap_CS_fsm_state17),
        .S({\apl2_reg_2926[15]_i_8_n_40 ,\apl2_reg_2926[15]_i_9_n_40 ,\apl2_reg_2926[15]_i_10_n_40 ,mul_32s_32s_64_1_1_U68_n_41}),
        .\apl1_11_reg_3075_reg[12] ({\apl1_11_reg_3075[12]_i_4_n_40 ,\apl1_11_reg_3075[12]_i_5_n_40 ,\apl1_11_reg_3075[12]_i_6_n_40 ,\apl1_11_reg_3075[12]_i_7_n_40 ,\apl1_11_reg_3075[12]_i_10_n_40 }),
        .\apl1_11_reg_3075_reg[17] ({\apl1_11_reg_3075[17]_i_3_n_40 ,\apl1_11_reg_3075[17]_i_4_n_40 ,\apl1_11_reg_3075[17]_i_5_n_40 ,\apl1_11_reg_3075[17]_i_6_n_40 }),
        .\apl1_reg_2932_reg[12] ({\apl1_reg_2932[12]_i_4_n_40 ,\apl1_reg_2932[12]_i_5_n_40 ,\apl1_reg_2932[12]_i_6_n_40 ,\apl1_reg_2932[12]_i_7_n_40 ,\apl1_reg_2932[12]_i_10_n_40 }),
        .\apl1_reg_2932_reg[17] ({\apl1_reg_2932[17]_i_3_n_40 ,\apl1_reg_2932[17]_i_4_n_40 ,\apl1_reg_2932[17]_i_5_n_40 ,\apl1_reg_2932[17]_i_6_n_40 }),
        .\apl2_8_reg_3069_reg[15] (\sext_ln477_2_reg_2989_reg[15]_0 [15:5]),
        .\apl2_8_reg_3069_reg[15]_0 (\apl2_8_reg_3069[15]_i_22_n_40 ),
        .\apl2_8_reg_3069_reg[15]_1 (\apl2_8_reg_3069[15]_i_24_n_40 ),
        .\apl2_8_reg_3069_reg[15]_2 ({\apl2_8_reg_3069[15]_i_8_n_40 ,\apl2_8_reg_3069[15]_i_9_n_40 ,\apl2_8_reg_3069[15]_i_10_n_40 ,mul_32s_32s_64_1_1_U68_n_42}),
        .\apl2_8_reg_3069_reg[15]_i_1_0 (apl2_8_fu_2132_p2),
        .\apl2_8_reg_3069_reg[7] (\apl2_8_reg_3069[7]_i_33_n_40 ),
        .\apl2_8_reg_3069_reg[7]_0 (\apl2_8_reg_3069[7]_i_32_n_40 ),
        .\apl2_8_reg_3069_reg[7]_1 (\apl2_8_reg_3069[7]_i_31_n_40 ),
        .\apl2_8_reg_3069_reg[7]_2 (\apl2_8_reg_3069[7]_i_30_n_40 ),
        .\apl2_reg_2926_reg[15] (\sext_ln477_reg_2838_reg[15]_0 [15:5]),
        .\apl2_reg_2926_reg[15]_0 (\apl2_reg_2926[15]_i_22_n_40 ),
        .\apl2_reg_2926_reg[15]_1 (\apl2_reg_2926[15]_i_24_n_40 ),
        .\apl2_reg_2926_reg[15]_2 (grp_fu_722_p30),
        .\apl2_reg_2926_reg[7] (\apl2_reg_2926[7]_i_33_n_40 ),
        .\apl2_reg_2926_reg[7]_0 (\apl2_reg_2926[7]_i_32_n_40 ),
        .\apl2_reg_2926_reg[7]_1 (\apl2_reg_2926[7]_i_31_n_40 ),
        .\apl2_reg_2926_reg[7]_2 (\apl2_reg_2926[7]_i_30_n_40 ),
        .\dec_ah1_reg[14] (apl1_11_fu_2176_p2),
        .\dec_al1_reg[14] (apl1_fu_1383_p2),
        .grp_fu_659_p1(grp_fu_659_p1),
        .sext_ln580_4_fu_1329_p1(sext_ln580_4_fu_1329_p1),
        .sext_ln580_6_fu_2122_p1(sext_ln580_6_fu_2122_p1),
        .sext_ln599_2_fu_2164_p1(sext_ln599_2_fu_2164_p1),
        .sext_ln599_fu_1371_p1(sext_ln599_fu_1371_p1));
  bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19 mul_32s_32s_64_1_1_U68
       (.DSP_A_B_DATA_INST(DSP_A_B_DATA_INST_4),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_5),
        .O(tmp_product__3),
        .Q(ap_CS_fsm_state17),
        .S(mul_32s_32s_64_1_1_U68_n_41),
        .\apl2_8_reg_3069_reg[15] (\sext_ln477_2_reg_2989_reg[15]_0 [13:12]),
        .\apl2_8_reg_3069_reg[15]_0 (\apl2_8_reg_3069[15]_i_26_n_40 ),
        .\apl2_reg_2926_reg[15] (\sext_ln477_reg_2838_reg[15]_0 [13:12]),
        .\apl2_reg_2926_reg[15]_0 (\apl2_reg_2926[15]_i_26_n_40 ),
        .\dec_ah1_reg[13] (mul_32s_32s_64_1_1_U68_n_42),
        .grp_fu_659_p1(grp_fu_659_p1),
        .sext_ln580_4_fu_1329_p1(sext_ln580_4_fu_1329_p1[8]),
        .sext_ln580_6_fu_2122_p1(sext_ln580_6_fu_2122_p1[8]),
        .tmp_product_carry__4_i_8__1_0(grp_fu_722_p30));
  bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20 mul_32s_7s_39_1_1_U69
       (.CO(mul_32s_7s_39_1_1_U69_n_40),
        .DI(grp_fu_667_p0[1:0]),
        .O({mul_32s_7s_39_1_1_U69_n_42,mul_32s_7s_39_1_1_U69_n_43}),
        .P(tmp_product__1),
        .Q(add_ln347_reg_2868),
        .S({tmp_product__14_carry__3_i_3__0_n_40,tmp_product__14_carry__3_i_4__0_n_40,tmp_product__14_carry__3_i_5__0_n_40}),
        .\add_ln379_reg_3102_reg[31] (add_ln371_reg_3081),
        .\ap_CS_fsm_reg[22] (mul_32s_7s_39_1_1_U69_n_113),
        .q0(q0),
        .\q0_reg[29] (grp_fu_667_p0[29:28]),
        .\q0_reg[30] (mul_32s_7s_39_1_1_U69_n_41),
        .sext_ln333_1_fu_2459_p1(sext_ln333_1_fu_2459_p1),
        .sext_ln386_fu_2454_p1(sext_ln386_fu_2454_p1),
        .tmp_product__14_carry_0({grp_decode_fu_519_xout2_ap_vld,ap_CS_fsm_state23}),
        .\xa1_2_fu_338_reg[43] (\xa1_2_fu_338_reg[43]_0 ),
        .xa2_2_fu_334_reg(xa2_2_fu_334_reg[45]),
        .\xout1_reg[27] ({tmp_product__14_carry__3_i_1__0_n_40,tmp_product__14_carry__3_i_2__0_n_40}),
        .\xout1_reg[27]_0 (\xout1[27]_i_2_n_40 ),
        .\xout1_reg[27]_1 ({\xout1[27]_i_3_n_40 ,\xout1[27]_i_4_n_40 ,\xout1[27]_i_5_n_40 }),
        .\xout1_reg[31] (xa1_2_fu_338[43:4]),
        .\xout1_reg[31]_0 ({\xout1[31]_i_2_n_40 ,\xout1[31]_i_3_n_40 ,\xout1[31]_i_4_n_40 ,\xout1[31]_i_5_n_40 }),
        .\xout1_reg[3] ({\xout1[3]_i_19_n_40 ,\xout1[3]_i_20_n_40 }));
  bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21 mux_4_2_14_1_1_U74
       (.B(tmp_fu_1908_p6),
        .DI(mux_1_1),
        .Q(lshr_ln_reg_2785));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \p_0_out_inferred__10/tmp_product_i_1 
       (.I0(DSP_A_B_DATA_INST_8[2]),
        .I1(DSP_A_B_DATA_INST_8[1]),
        .I2(DSP_A_B_DATA_INST_8[4]),
        .I3(DSP_A_B_DATA_INST_8[3]),
        .I4(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hE533F4D8DC351717)) 
    \p_0_out_inferred__10/tmp_product_i_10 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[5]),
        .I4(DSP_A_B_DATA_INST_8[0]),
        .I5(DSP_A_B_DATA_INST_8[2]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hD28B7C8C645B439F)) 
    \p_0_out_inferred__10/tmp_product_i_11 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[5]),
        .I4(DSP_A_B_DATA_INST_8[0]),
        .I5(DSP_A_B_DATA_INST_8[2]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hF6EFBA8E2FD7C553)) 
    \p_0_out_inferred__10/tmp_product_i_12 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[2]),
        .I4(DSP_A_B_DATA_INST_8[0]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h9DC0C03B134B4B37)) 
    \p_0_out_inferred__10/tmp_product_i_13 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[2]),
        .I4(DSP_A_B_DATA_INST_8[5]),
        .I5(DSP_A_B_DATA_INST_8[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h8F0C0F3F)) 
    \p_0_out_inferred__10/tmp_product_i_2 
       (.I0(DSP_A_B_DATA_INST_8[1]),
        .I1(DSP_A_B_DATA_INST_8[3]),
        .I2(DSP_A_B_DATA_INST_8[5]),
        .I3(DSP_A_B_DATA_INST_8[4]),
        .I4(DSP_A_B_DATA_INST_8[2]),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'h9191FDDC0223DDDD)) 
    \p_0_out_inferred__10/tmp_product_i_3 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[0]),
        .I4(DSP_A_B_DATA_INST_8[5]),
        .I5(DSP_A_B_DATA_INST_8[2]),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'hA3A32504DAFBB9B9)) 
    \p_0_out_inferred__10/tmp_product_i_4 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[0]),
        .I4(DSP_A_B_DATA_INST_8[2]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'h96D760509FAFD351)) 
    \p_0_out_inferred__10/tmp_product_i_5 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[0]),
        .I4(DSP_A_B_DATA_INST_8[2]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[9]));
  LUT6 #(
    .INIT(64'hE16BB6CA943D3593)) 
    \p_0_out_inferred__10/tmp_product_i_6 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[2]),
        .I4(DSP_A_B_DATA_INST_8[0]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'hD4B1A05E5FA1579D)) 
    \p_0_out_inferred__10/tmp_product_i_7 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[0]),
        .I4(DSP_A_B_DATA_INST_8[2]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hF25D7866A21B991F)) 
    \p_0_out_inferred__10/tmp_product_i_8 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[4]),
        .I2(DSP_A_B_DATA_INST_8[1]),
        .I3(DSP_A_B_DATA_INST_8[2]),
        .I4(DSP_A_B_DATA_INST_8[0]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'h45DAED2F2770D030)) 
    \p_0_out_inferred__10/tmp_product_i_9 
       (.I0(DSP_A_B_DATA_INST_8[3]),
        .I1(DSP_A_B_DATA_INST_8[0]),
        .I2(DSP_A_B_DATA_INST_8[4]),
        .I3(DSP_A_B_DATA_INST_8[2]),
        .I4(DSP_A_B_DATA_INST_8[1]),
        .I5(DSP_A_B_DATA_INST_8[5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \q0[10]_i_11 
       (.I0(sext_ln617_fu_1736_p1[7]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_CS_fsm_state14),
        .I4(\q0[10]_i_4 ),
        .I5(\q0[10]_i_7 ),
        .O(grp_decode_fu_519_ilb_table_address0[1]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \q0[10]_i_14 
       (.I0(sext_ln617_fu_1736_p1[6]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_CS_fsm_state14),
        .I4(\q0[10]_i_5 ),
        .I5(\q0[10]_i_7 ),
        .O(grp_decode_fu_519_ilb_table_address0[0]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \q0[10]_i_17 
       (.I0(sext_ln617_fu_1736_p1[8]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_CS_fsm_state14),
        .I4(\q0[10]_i_6 ),
        .I5(\q0[10]_i_7 ),
        .O(grp_decode_fu_519_ilb_table_address0[2]));
  LUT6 #(
    .INIT(64'hEFEFEFE0E0E0E0E0)) 
    \q0[10]_i_1__0 
       (.I0(ap_CS_fsm_state14),
        .I1(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .I2(\q0_reg[10] [5]),
        .I3(\q0_reg[10]_0 [3]),
        .I4(\q0_reg[10]_0 [2]),
        .I5(\q0_reg[10] [3]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \q0[10]_i_20 
       (.I0(sext_ln617_fu_1736_p1[10]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_CS_fsm_state14),
        .I4(\q0[10]_i_7_0 ),
        .I5(\q0[10]_i_7 ),
        .O(grp_decode_fu_519_ilb_table_address0[4]));
  LUT6 #(
    .INIT(64'h80FF800080008000)) 
    \q0[10]_i_8 
       (.I0(sext_ln617_fu_1736_p1[9]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(ap_CS_fsm_state14),
        .I4(\q0[10]_i_3 ),
        .I5(\q0[10]_i_7 ),
        .O(grp_decode_fu_519_ilb_table_address0[3]));
  LUT6 #(
    .INIT(64'h0000303FDFD51015)) 
    \q1[10]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [9]));
  LUT6 #(
    .INIT(64'h0000303FEFEA1015)) 
    \q1[11]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [10]));
  LUT6 #(
    .INIT(64'h0000303F656A1015)) 
    \q1[12]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [11]));
  LUT6 #(
    .INIT(64'h0000303FAAAA5555)) 
    \q1[1]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[4]),
        .I5(h_address1[3]),
        .O(\idx204_fu_330_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h5C555CCC0C000CCC)) 
    \q1[2]_i_1 
       (.I0(h_address1[2]),
        .I1(mul_15s_32s_47_1_1_U64_n_101),
        .I2(idx204_fu_330_reg[1]),
        .I3(\q0_reg[10] [5]),
        .I4(\q1_reg[8]_0 [0]),
        .I5(mul_15s_32s_47_1_1_U64_n_102),
        .O(\idx204_fu_330_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h0000BABFDFD59A95)) 
    \q1[3]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h1616162020201620)) 
    \q1[4]_i_1 
       (.I0(h_address1[2]),
        .I1(h_address1[4]),
        .I2(h_address1[3]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(\q0_reg[10] [5]),
        .I5(idx204_fu_330_reg[1]),
        .O(\idx204_fu_330_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h44444444000BBB0B)) 
    \q1[5]_i_1 
       (.I0(h_address1[3]),
        .I1(h_address1[2]),
        .I2(\q1_reg[8]_0 [0]),
        .I3(\q0_reg[10] [5]),
        .I4(idx204_fu_330_reg[1]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [4]));
  LUT6 #(
    .INIT(64'h0000FFFFDFD5303F)) 
    \q1[6]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [5]));
  LUT6 #(
    .INIT(64'h0000202A757F1015)) 
    \q1[7]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[4]),
        .I5(h_address1[3]),
        .O(\idx204_fu_330_reg[1]_0 [6]));
  LUT6 #(
    .INIT(64'h0000006363630063)) 
    \q1[8]_i_1 
       (.I0(h_address1[3]),
        .I1(h_address1[4]),
        .I2(h_address1[2]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(\q0_reg[10] [5]),
        .I5(idx204_fu_330_reg[1]),
        .O(\idx204_fu_330_reg[1]_0 [7]));
  LUT6 #(
    .INIT(64'h0000757FDFD51015)) 
    \q1[9]_i_1 
       (.I0(h_address1[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(h_address1[3]),
        .I5(h_address1[4]),
        .O(\idx204_fu_330_reg[1]_0 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_0_0_i_1
       (.I0(sub_ln378_reg_3097[0]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[0]),
        .I3(\q0_reg[10] [2]),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'h08A8A8A8A8080808)) 
    ram_reg_0_15_0_0_i_10
       (.I0(ram_reg_0_15_0_0_i_7_n_40),
        .I1(i_012_fu_342_reg[2]),
        .I2(ap_NS_fsm[27]),
        .I3(idx213_fu_346_reg[1]),
        .I4(idx213_fu_346_reg[0]),
        .I5(idx213_fu_346_reg[2]),
        .O(ram_reg_0_15_0_0_i_10_n_40));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A8A8A8)) 
    ram_reg_0_15_0_0_i_11
       (.I0(ram_reg_0_15_0_0_i_7_n_40),
        .I1(i_012_fu_342_reg[3]),
        .I2(ap_CS_fsm_state27),
        .I3(ap_NS_fsm[27]),
        .I4(ram_reg_0_15_0_0_i_12_n_40),
        .I5(ram_reg_0_15_0_0_i_13_n_40),
        .O(grp_decode_fu_519_accumd_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    ram_reg_0_15_0_0_i_12
       (.I0(idx213_fu_346_reg[3]),
        .I1(idx213_fu_346_reg[2]),
        .I2(idx213_fu_346_reg[1]),
        .I3(idx213_fu_346_reg[0]),
        .O(ram_reg_0_15_0_0_i_12_n_40));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h802A)) 
    ram_reg_0_15_0_0_i_13
       (.I0(ap_CS_fsm_state28),
        .I1(trunc_ln405_reg_3147[1]),
        .I2(trunc_ln405_reg_3147[2]),
        .I3(trunc_ln405_reg_3147[3]),
        .O(ram_reg_0_15_0_0_i_13_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(add_ln379_reg_3102[0]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [0]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hF200)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\q0_reg[10] [5]),
        .I1(ram_reg_0_15_0_0_i_7_n_40),
        .I2(\q0_reg[31]_3 ),
        .I3(\ap_CS_fsm_reg[10]_0 ),
        .O(\ap_CS_fsm_reg[10]_6 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3
       (.I0(\q0_reg[31]_1 [0]),
        .I1(\q0_reg[10] [2]),
        .I2(grp_decode_fu_519_accumd_address0[0]),
        .O(accumd_address0[0]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\q0_reg[31]_1 [1]),
        .I1(\q0_reg[10] [2]),
        .I2(trunc_ln405_reg_3147[1]),
        .I3(ap_CS_fsm_state28),
        .I4(ram_reg_0_15_0_0_i_9_n_40),
        .O(accumd_address0[1]));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8B8B8)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\q0_reg[31]_1 [2]),
        .I1(\q0_reg[10] [2]),
        .I2(ram_reg_0_15_0_0_i_10_n_40),
        .I3(ap_CS_fsm_state28),
        .I4(trunc_ln405_reg_3147[1]),
        .I5(trunc_ln405_reg_3147[2]),
        .O(accumd_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(\q0_reg[31]_1 [3]),
        .I1(\q0_reg[10] [2]),
        .I2(grp_decode_fu_519_accumd_address0[3]),
        .O(accumd_address0[3]));
  LUT6 #(
    .INIT(64'h5555455555555555)) 
    ram_reg_0_15_0_0_i_7
       (.I0(ap_CS_fsm_state28),
        .I1(i_15_fu_350_reg[0]),
        .I2(i_15_fu_350_reg[1]),
        .I3(i_15_fu_350_reg[3]),
        .I4(i_15_fu_350_reg[2]),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_0_15_0_0_i_7_n_40));
  LUT6 #(
    .INIT(64'h8FFF8F8888888888)) 
    ram_reg_0_15_0_0_i_8
       (.I0(trunc_ln405_reg_3147[0]),
        .I1(ap_CS_fsm_state28),
        .I2(idx213_fu_346_reg[0]),
        .I3(ap_NS_fsm[27]),
        .I4(i_012_fu_342_reg[0]),
        .I5(ram_reg_0_15_0_0_i_7_n_40),
        .O(grp_decode_fu_519_accumd_address0[0]));
  LUT6 #(
    .INIT(64'h7D7D7D0000000000)) 
    ram_reg_0_15_0_0_i_9
       (.I0(ap_NS_fsm[27]),
        .I1(idx213_fu_346_reg[1]),
        .I2(idx213_fu_346_reg[0]),
        .I3(ap_CS_fsm_state27),
        .I4(i_012_fu_342_reg[1]),
        .I5(ram_reg_0_15_0_0_i_7_n_40),
        .O(ram_reg_0_15_0_0_i_9_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1
       (.I0(sub_ln378_reg_3097[10]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[10]),
        .I3(\q0_reg[10] [2]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(add_ln379_reg_3102[10]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [10]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1
       (.I0(sub_ln378_reg_3097[11]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[11]),
        .I3(\q0_reg[10] [2]),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(add_ln379_reg_3102[11]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [11]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_12_12_i_1
       (.I0(sub_ln378_reg_3097[12]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[12]),
        .I3(\q0_reg[10] [2]),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(add_ln379_reg_3102[12]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [12]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_13_13_i_1
       (.I0(sub_ln378_reg_3097[13]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[13]),
        .I3(\q0_reg[10] [2]),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(add_ln379_reg_3102[13]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [13]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1
       (.I0(sub_ln378_reg_3097[14]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[14]),
        .I3(\q0_reg[10] [2]),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(add_ln379_reg_3102[14]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [14]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1
       (.I0(sub_ln378_reg_3097[15]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[15]),
        .I3(\q0_reg[10] [2]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(add_ln379_reg_3102[15]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [15]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_16_16_i_1
       (.I0(sub_ln378_reg_3097[16]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[16]),
        .I3(\q0_reg[10] [2]),
        .O(d0[16]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_16_16_i_1__0
       (.I0(add_ln379_reg_3102[16]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [16]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_17_17_i_1
       (.I0(sub_ln378_reg_3097[17]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[17]),
        .I3(\q0_reg[10] [2]),
        .O(d0[17]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_17_17_i_1__0
       (.I0(add_ln379_reg_3102[17]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [17]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_18_18_i_1
       (.I0(sub_ln378_reg_3097[18]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[18]),
        .I3(\q0_reg[10] [2]),
        .O(d0[18]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_18_18_i_1__0
       (.I0(add_ln379_reg_3102[18]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [18]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_19_19_i_1
       (.I0(sub_ln378_reg_3097[19]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[19]),
        .I3(\q0_reg[10] [2]),
        .O(d0[19]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_19_19_i_1__0
       (.I0(add_ln379_reg_3102[19]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [19]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1
       (.I0(sub_ln378_reg_3097[1]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[1]),
        .I3(\q0_reg[10] [2]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(add_ln379_reg_3102[1]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [1]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_20_20_i_1
       (.I0(sub_ln378_reg_3097[20]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[20]),
        .I3(\q0_reg[10] [2]),
        .O(d0[20]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_20_20_i_1__0
       (.I0(add_ln379_reg_3102[20]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [20]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_21_21_i_1
       (.I0(sub_ln378_reg_3097[21]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[21]),
        .I3(\q0_reg[10] [2]),
        .O(d0[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_21_21_i_1__0
       (.I0(add_ln379_reg_3102[21]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [21]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_22_22_i_1
       (.I0(sub_ln378_reg_3097[22]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[22]),
        .I3(\q0_reg[10] [2]),
        .O(d0[22]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_22_22_i_1__0
       (.I0(add_ln379_reg_3102[22]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [22]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_23_23_i_1
       (.I0(sub_ln378_reg_3097[23]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[23]),
        .I3(\q0_reg[10] [2]),
        .O(d0[23]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_23_23_i_1__0
       (.I0(add_ln379_reg_3102[23]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [23]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_24_24_i_1
       (.I0(sub_ln378_reg_3097[24]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[24]),
        .I3(\q0_reg[10] [2]),
        .O(d0[24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_24_24_i_1__0
       (.I0(add_ln379_reg_3102[24]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [24]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_25_25_i_1
       (.I0(sub_ln378_reg_3097[25]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[25]),
        .I3(\q0_reg[10] [2]),
        .O(d0[25]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_25_25_i_1__0
       (.I0(add_ln379_reg_3102[25]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [25]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_26_26_i_1
       (.I0(sub_ln378_reg_3097[26]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[26]),
        .I3(\q0_reg[10] [2]),
        .O(d0[26]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_26_26_i_1__0
       (.I0(add_ln379_reg_3102[26]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [26]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_27_27_i_1
       (.I0(sub_ln378_reg_3097[27]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[27]),
        .I3(\q0_reg[10] [2]),
        .O(d0[27]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_27_27_i_1__0
       (.I0(add_ln379_reg_3102[27]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [27]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_28_28_i_1
       (.I0(sub_ln378_reg_3097[28]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[28]),
        .I3(\q0_reg[10] [2]),
        .O(d0[28]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_28_28_i_1__0
       (.I0(add_ln379_reg_3102[28]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [28]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_29_29_i_1
       (.I0(sub_ln378_reg_3097[29]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[29]),
        .I3(\q0_reg[10] [2]),
        .O(d0[29]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_29_29_i_1__0
       (.I0(add_ln379_reg_3102[29]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [29]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_2_2_i_1
       (.I0(sub_ln378_reg_3097[2]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[2]),
        .I3(\q0_reg[10] [2]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(add_ln379_reg_3102[2]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [2]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_30_30_i_1
       (.I0(sub_ln378_reg_3097[30]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[30]),
        .I3(\q0_reg[10] [2]),
        .O(d0[30]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_30_30_i_1__0
       (.I0(add_ln379_reg_3102[30]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [30]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [30]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_31_31_i_1
       (.I0(sub_ln378_reg_3097[31]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[31]),
        .I3(\q0_reg[10] [2]),
        .O(d0[31]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_31_31_i_1__0
       (.I0(add_ln379_reg_3102[31]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [31]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_3_3_i_1
       (.I0(sub_ln378_reg_3097[3]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[3]),
        .I3(\q0_reg[10] [2]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(add_ln379_reg_3102[3]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [3]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_4_4_i_1
       (.I0(sub_ln378_reg_3097[4]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[4]),
        .I3(\q0_reg[10] [2]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(add_ln379_reg_3102[4]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [4]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_5_5_i_1
       (.I0(sub_ln378_reg_3097[5]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[5]),
        .I3(\q0_reg[10] [2]),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(add_ln379_reg_3102[5]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [5]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1
       (.I0(sub_ln378_reg_3097[6]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[6]),
        .I3(\q0_reg[10] [2]),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(add_ln379_reg_3102[6]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [6]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1
       (.I0(sub_ln378_reg_3097[7]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[7]),
        .I3(\q0_reg[10] [2]),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(add_ln379_reg_3102[7]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [7]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1
       (.I0(sub_ln378_reg_3097[8]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[8]),
        .I3(\q0_reg[10] [2]),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(add_ln379_reg_3102[8]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [8]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1
       (.I0(sub_ln378_reg_3097[9]),
        .I1(ap_CS_fsm_state28),
        .I2(q0[9]),
        .I3(\q0_reg[10] [2]),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(add_ln379_reg_3102[9]),
        .I1(ap_CS_fsm_state28),
        .I2(\q0_reg[31]_2 [9]),
        .I3(\q0_reg[10] [2]),
        .O(\add_ln379_reg_3102_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    ram_reg_0_7_0_0_i_19__1
       (.I0(idx198_fu_314[0]),
        .I1(ap_CS_fsm_state14),
        .I2(i_18_fu_32602_out),
        .I3(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .O(ram_reg_0_7_0_0_i_19__1_n_40));
  LUT5 #(
    .INIT(32'hEEEA0000)) 
    ram_reg_0_7_0_0_i_2__1
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[10] [5]),
        .I2(\ap_CS_fsm_reg[19]_0 [0]),
        .I3(ap_CS_fsm_state8),
        .I4(CEB2),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hEEEA0000)) 
    ram_reg_0_7_0_0_i_2__2
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[10] [5]),
        .I2(\ap_CS_fsm_reg[19]_0 [2]),
        .I3(ap_CS_fsm_state18),
        .I4(CEA2),
        .O(\ap_CS_fsm_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFFFFAA020000AA02)) 
    ram_reg_0_7_0_0_i_3__1
       (.I0(ram_reg_0_7_0_0_i_7__1_n_40),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[19]_0 [0]),
        .I3(dec_del_bpl_addr_reg_2900[0]),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [0]),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFAA020000AA02)) 
    ram_reg_0_7_0_0_i_3__2
       (.I0(ram_reg_0_7_0_0_i_7__2_n_40),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg[19]_0 [2]),
        .I3(dec_del_bph_addr_reg_3036[0]),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [0]),
        .O(\ap_CS_fsm_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA0000FEAA)) 
    ram_reg_0_7_0_0_i_4__1
       (.I0(ram_reg_0_7_0_0_i_8__1_n_40),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[19]_0 [0]),
        .I3(dec_del_bpl_addr_reg_2900[1]),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [1]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFE00000FFE0)) 
    ram_reg_0_7_0_0_i_4__2
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[19]_0 [2]),
        .I2(dec_del_bph_addr_reg_3036[1]),
        .I3(ram_reg_0_7_0_0_i_8__2_n_40),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [1]),
        .O(\ap_CS_fsm_reg[17]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA0000FEAA)) 
    ram_reg_0_7_0_0_i_5__1
       (.I0(ram_reg_0_7_0_0_i_9__1_n_40),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[19]_0 [0]),
        .I3(dec_del_bpl_addr_reg_2900[2]),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [2]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAA020000AA02)) 
    ram_reg_0_7_0_0_i_5__2
       (.I0(ram_reg_0_7_0_0_i_9__2_n_40),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg[19]_0 [2]),
        .I3(dec_del_bph_addr_reg_3036[2]),
        .I4(\q0_reg[10] [1]),
        .I5(\q0_reg[31]_0 [2]),
        .O(\ap_CS_fsm_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hFF080808FFFFFFFF)) 
    ram_reg_0_7_0_0_i_7__1
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(idx_fu_298[0]),
        .I2(i_13_fu_3100),
        .I3(ap_CS_fsm_state7),
        .I4(i_13_fu_310[0]),
        .I5(tmp_product_i_2__5_n_40),
        .O(ram_reg_0_7_0_0_i_7__1_n_40));
  LUT6 #(
    .INIT(64'hFF707070FFFFFFFF)) 
    ram_reg_0_7_0_0_i_7__2
       (.I0(i_18_fu_32602_out),
        .I1(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .I2(ram_reg_0_7_0_0_i_19__1_n_40),
        .I3(ap_CS_fsm_state17),
        .I4(i_18_fu_326[0]),
        .I5(tmp_product_i_2__6_n_40),
        .O(ram_reg_0_7_0_0_i_7__2_n_40));
  LUT6 #(
    .INIT(64'hF800F8F800000000)) 
    ram_reg_0_7_0_0_i_8__1
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(idx_fu_298[1]),
        .I2(i_13_fu_3100),
        .I3(i_13_fu_310[1]),
        .I4(ap_CS_fsm_state7),
        .I5(tmp_product_i_2__5_n_40),
        .O(ram_reg_0_7_0_0_i_8__1_n_40));
  LUT6 #(
    .INIT(64'hF800F8F800000000)) 
    ram_reg_0_7_0_0_i_8__2
       (.I0(ap_CS_fsm_state14),
        .I1(idx198_fu_314[1]),
        .I2(i_18_fu_32602_out),
        .I3(i_18_fu_326[1]),
        .I4(ap_CS_fsm_state17),
        .I5(tmp_product_i_2__6_n_40),
        .O(ram_reg_0_7_0_0_i_8__2_n_40));
  LUT6 #(
    .INIT(64'hF800F8F800000000)) 
    ram_reg_0_7_0_0_i_9__1
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(idx_fu_298[2]),
        .I2(i_13_fu_3100),
        .I3(i_13_fu_310[2]),
        .I4(ap_CS_fsm_state7),
        .I5(tmp_product_i_2__5_n_40),
        .O(ram_reg_0_7_0_0_i_9__1_n_40));
  LUT5 #(
    .INIT(32'hFF0F8F8F)) 
    ram_reg_0_7_0_0_i_9__2
       (.I0(ap_CS_fsm_state14),
        .I1(idx198_fu_314[2]),
        .I2(tmp_product_i_2__6_n_40),
        .I3(i_18_fu_326[2]),
        .I4(i_18_fu_32602_out),
        .O(ram_reg_0_7_0_0_i_9__2_n_40));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__1
       (.I0(dec_del_dltx_load_5_reg_2943[14]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[14]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[14]),
        .O(DINADIN[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__2
       (.I0(dec_del_dhx_load_5_reg_3092[12]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[12]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[12]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__1
       (.I0(dec_del_dltx_load_5_reg_2943[13]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[13]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[13]),
        .O(DINADIN[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__2
       (.I0(dec_del_dhx_load_5_reg_3092[11]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[11]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[11]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__1
       (.I0(dec_del_dltx_load_5_reg_2943[12]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[12]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[12]),
        .O(DINADIN[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__2
       (.I0(dec_del_dhx_load_5_reg_3092[10]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[10]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[10]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__2
       (.I0(dec_del_dltx_load_5_reg_2943[11]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[11]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[11]),
        .O(DINADIN[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__3
       (.I0(dec_del_dhx_load_5_reg_3092[9]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[9]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[9]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__2
       (.I0(dec_del_dltx_load_5_reg_2943[10]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[10]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[10]),
        .O(DINADIN[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__3
       (.I0(dec_del_dhx_load_5_reg_3092[8]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[8]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[8]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__2
       (.I0(dec_del_dltx_load_5_reg_2943[9]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[9]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[9]),
        .O(DINADIN[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__3
       (.I0(dec_del_dhx_load_5_reg_3092[7]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[7]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[7]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__2
       (.I0(dec_del_dltx_load_5_reg_2943[8]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[8]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[8]),
        .O(DINADIN[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__3
       (.I0(dec_del_dhx_load_5_reg_3092[6]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[6]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[6]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_17__2
       (.I0(dec_del_dltx_load_5_reg_2943[7]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[7]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[7]),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_17__3
       (.I0(dec_del_dhx_load_5_reg_3092[5]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[5]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[5]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_18__2
       (.I0(dec_del_dltx_load_5_reg_2943[6]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[6]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[6]),
        .O(DINADIN[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_18__3
       (.I0(dec_del_dhx_load_5_reg_3092[4]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[4]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[4]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_19__2
       (.I0(dec_del_dltx_load_5_reg_2943[5]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[5]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[5]),
        .O(DINADIN[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_19__3
       (.I0(dec_del_dhx_load_5_reg_3092[3]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[3]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[3]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1__2
       (.I0(\q0_reg[10] [5]),
        .I1(\ap_CS_fsm_reg[19]_0 [1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state7),
        .O(dec_del_dltx_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1__3
       (.I0(\q0_reg[10] [5]),
        .I1(\ap_CS_fsm_reg[19]_0 [3]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state17),
        .O(dec_del_dhx_ce1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_20__2
       (.I0(dec_del_dltx_load_5_reg_2943[4]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[4]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[4]),
        .O(DINADIN[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_20__3
       (.I0(dec_del_dhx_load_5_reg_3092[2]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[2]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[2]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_21__2
       (.I0(dec_del_dltx_load_5_reg_2943[3]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[3]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[3]),
        .O(DINADIN[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_21__3
       (.I0(dec_del_dhx_load_5_reg_3092[1]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[1]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[1]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_22__2
       (.I0(dec_del_dltx_load_5_reg_2943[2]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[2]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[2]),
        .O(DINADIN[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_22__3
       (.I0(dec_del_dhx_load_5_reg_3092[0]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[0]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[0]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_23__1
       (.I0(dec_del_dltx_load_5_reg_2943[1]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[1]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[1]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_23__3
       (.I0(reg_765[13]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[13]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_24__1
       (.I0(dec_del_dltx_load_5_reg_2943[0]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[0]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[0]),
        .O(DINADIN[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_24__3
       (.I0(reg_765[12]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[12]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__2
       (.I0(reg_754[15]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[15]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__3
       (.I0(reg_765[11]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[11]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26__2
       (.I0(reg_754[14]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[14]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26__3
       (.I0(reg_765[10]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[10]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__2
       (.I0(reg_754[13]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[13]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__3
       (.I0(reg_765[9]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[9]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__2
       (.I0(reg_754[12]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[12]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__3
       (.I0(reg_765[8]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[8]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29__2
       (.I0(reg_754[11]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[11]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29__3
       (.I0(reg_765[7]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[7]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA8AA)) 
    ram_reg_bram_0_i_2__2
       (.I0(\q0_reg[10] [5]),
        .I1(ap_NS_fsm[7]),
        .I2(ram_reg_bram_0_i_43__1_n_40),
        .I3(ram_reg_bram_0_i_44__2_n_40),
        .I4(ram_reg_bram_0_i_45_n_40),
        .I5(\q0_reg[10] [0]),
        .O(dec_del_dltx_ce0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    ram_reg_bram_0_i_2__3
       (.I0(\q0_reg[10] [5]),
        .I1(ram_reg_bram_0_i_39__1_n_40),
        .I2(ap_NS_fsm[19]),
        .I3(\ap_CS_fsm_reg[19]_0 [3]),
        .I4(\q0_reg[10] [0]),
        .O(dec_del_dhx_ce0));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30__2
       (.I0(reg_754[10]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[10]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30__3
       (.I0(reg_765[6]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[6]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31__2
       (.I0(reg_754[9]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[9]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31__3
       (.I0(reg_765[5]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[5]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32__2
       (.I0(reg_754[8]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[8]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32__3
       (.I0(reg_765[4]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[4]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_33__2
       (.I0(reg_754[7]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[7]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_33__3
       (.I0(reg_765[3]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[3]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_34__2
       (.I0(reg_754[6]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[6]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_34__3
       (.I0(reg_765[2]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[2]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_35__2
       (.I0(reg_754[5]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[5]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_35__3
       (.I0(reg_765[1]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[1]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_36__2
       (.I0(reg_754[4]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[4]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_36__3
       (.I0(reg_765[0]),
        .I1(ap_CS_fsm_state22),
        .I2(dec_del_dhx_load_3_reg_3087[0]),
        .I3(\q0_reg[10] [0]),
        .O(\reg_765_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_37__1
       (.I0(reg_754[3]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[3]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_bram_0_i_37__3
       (.I0(\q0_reg[10] [5]),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state21),
        .I4(\ap_CS_fsm_reg[19]_0 [3]),
        .O(\ap_CS_fsm_reg[10]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ram_reg_bram_0_i_38__2
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(\q0_reg[10] [5]),
        .I3(ram_reg_bram_0_0),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_38__3
       (.I0(reg_754[2]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[2]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    ram_reg_bram_0_i_39__1
       (.I0(\icmp_ln535_2_reg_3011_reg_n_40_[0] ),
        .I1(i_18_fu_32602_out),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_39__1_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_39__3
       (.I0(reg_754[1]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[1]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_3__1
       (.I0(\ap_CS_fsm_reg[19]_0 [1]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state13),
        .O(\ap_CS_fsm_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_3__2
       (.I0(\ap_CS_fsm_reg[19]_0 [3]),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state22),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h1011100010001000)) 
    ram_reg_bram_0_i_40__1
       (.I0(ap_NS_fsm[19]),
        .I1(\ap_CS_fsm_reg[19]_0 [3]),
        .I2(i_18_fu_326[2]),
        .I3(ap_NS_fsm[17]),
        .I4(ap_CS_fsm_state14),
        .I5(idx198_fu_314[2]),
        .O(ram_reg_bram_0_i_40__1_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_40__3
       (.I0(reg_754[0]),
        .I1(ap_CS_fsm_state12),
        .I2(dec_del_dltx_load_3_reg_2938[0]),
        .I3(\q0_reg[10] [0]),
        .O(DINBDIN[0]));
  LUT6 #(
    .INIT(64'h0000000F00070007)) 
    ram_reg_bram_0_i_41__0
       (.I0(ap_CS_fsm_state14),
        .I1(idx198_fu_314[1]),
        .I2(\ap_CS_fsm_reg[19]_0 [3]),
        .I3(ap_NS_fsm[19]),
        .I4(i_18_fu_326[1]),
        .I5(ap_NS_fsm[17]),
        .O(ram_reg_bram_0_i_41__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_bram_0_i_41__3
       (.I0(\q0_reg[10] [5]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm_reg[19]_0 [1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h000007000F000700)) 
    ram_reg_bram_0_i_42__0
       (.I0(ap_CS_fsm_state14),
        .I1(idx198_fu_314[0]),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_bram_0_i_43__3_n_40),
        .I4(ap_NS_fsm[17]),
        .I5(i_18_fu_326[0]),
        .O(ram_reg_bram_0_i_42__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ram_reg_bram_0_i_42__2
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(\q0_reg[10] [5]),
        .I3(ram_reg_bram_0_0),
        .O(\ap_CS_fsm_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_43__1
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(\ap_CS_fsm_reg_n_40_[0] ),
        .I2(grp_decode_fu_519_ap_start_reg),
        .O(ram_reg_bram_0_i_43__1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_43__3
       (.I0(\ap_CS_fsm_reg[19]_0 [3]),
        .I1(ap_NS_fsm[19]),
        .O(ram_reg_bram_0_i_43__3_n_40));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_44__2
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_44__2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_45
       (.I0(\ap_CS_fsm_reg[19]_0 [1]),
        .I1(\ap_CS_fsm[9]_i_1__0_n_40 ),
        .O(ram_reg_bram_0_i_45_n_40));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    ram_reg_bram_0_i_46__0
       (.I0(idx_fu_298[2]),
        .I1(grp_decode_fu_519_wl_code_table_ce0),
        .I2(ap_NS_fsm[7]),
        .I3(i_13_fu_310[2]),
        .I4(\ap_CS_fsm[9]_i_1__0_n_40 ),
        .I5(\ap_CS_fsm_reg[19]_0 [1]),
        .O(ram_reg_bram_0_i_46__0_n_40));
  LUT6 #(
    .INIT(64'h000000000000553F)) 
    ram_reg_bram_0_i_47__0
       (.I0(i_13_fu_310[1]),
        .I1(idx_fu_298[1]),
        .I2(grp_decode_fu_519_wl_code_table_ce0),
        .I3(ap_NS_fsm[7]),
        .I4(\ap_CS_fsm_reg[19]_0 [1]),
        .I5(\ap_CS_fsm[9]_i_1__0_n_40 ),
        .O(ram_reg_bram_0_i_47__0_n_40));
  LUT6 #(
    .INIT(64'h0000000010151515)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_45_n_40),
        .I1(i_13_fu_310[0]),
        .I2(ap_NS_fsm[7]),
        .I3(grp_decode_fu_519_wl_code_table_ce0),
        .I4(idx_fu_298[0]),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_bram_0_i_48_n_40));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_4__2
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_4__3
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_bram_0_i_5__1
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg[19]_0 [1]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state12),
        .O(\ap_CS_fsm_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_bram_0_i_5__3
       (.I0(ap_CS_fsm_state23),
        .I1(\ap_CS_fsm_reg[19]_0 [3]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_0_i_46__0_n_40),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state11),
        .I3(\q0_reg[10] [0]),
        .I4(ram_reg_bram_0[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_0_i_40__1_n_40),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(\q0_reg[10] [0]),
        .I4(ram_reg_bram_0[2]),
        .O(\ap_CS_fsm_reg[20]_0 [2]));
  LUT5 #(
    .INIT(32'hFF010001)) 
    ram_reg_bram_0_i_7__2
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_bram_0_i_47__0_n_40),
        .I3(\q0_reg[10] [0]),
        .I4(ram_reg_bram_0[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hFF010001)) 
    ram_reg_bram_0_i_7__3
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(ram_reg_bram_0_i_41__0_n_40),
        .I3(\q0_reg[10] [0]),
        .I4(ram_reg_bram_0[1]),
        .O(\ap_CS_fsm_reg[20]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF000D0000000D)) 
    ram_reg_bram_0_i_8__2
       (.I0(\ap_CS_fsm_reg[19]_0 [1]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(ram_reg_bram_0_i_48_n_40),
        .I4(\q0_reg[10] [0]),
        .I5(ram_reg_bram_0[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFF000D0000000D)) 
    ram_reg_bram_0_i_8__3
       (.I0(\ap_CS_fsm_reg[19]_0 [3]),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(ram_reg_bram_0_i_42__0_n_40),
        .I4(\q0_reg[10] [0]),
        .I5(ram_reg_bram_0[0]),
        .O(\ap_CS_fsm_reg[20]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__1
       (.I0(dec_del_dltx_load_5_reg_2943[15]),
        .I1(ap_CS_fsm_state13),
        .I2(sext_ln346_1_reg_2863[18]),
        .I3(ap_CS_fsm_state11),
        .I4(reg_754[15]),
        .O(DINADIN[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__2
       (.I0(dec_del_dhx_load_5_reg_3092[13]),
        .I1(ap_CS_fsm_state23),
        .I2(sext_ln543_reg_3015[13]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_765[13]),
        .O(\dec_del_dhx_load_5_reg_3092_reg[13]_0 [13]));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_754[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[19]_0 [1]),
        .I2(ap_CS_fsm_state11),
        .O(\reg_754[15]_i_1_n_40 ));
  FDRE \reg_754_reg[0] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [0]),
        .Q(reg_754[0]),
        .R(1'b0));
  FDRE \reg_754_reg[10] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [10]),
        .Q(reg_754[10]),
        .R(1'b0));
  FDRE \reg_754_reg[11] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [11]),
        .Q(reg_754[11]),
        .R(1'b0));
  FDRE \reg_754_reg[12] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [12]),
        .Q(reg_754[12]),
        .R(1'b0));
  FDRE \reg_754_reg[13] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [13]),
        .Q(reg_754[13]),
        .R(1'b0));
  FDRE \reg_754_reg[14] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [14]),
        .Q(reg_754[14]),
        .R(1'b0));
  FDRE \reg_754_reg[15] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [15]),
        .Q(reg_754[15]),
        .R(1'b0));
  FDRE \reg_754_reg[1] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [1]),
        .Q(reg_754[1]),
        .R(1'b0));
  FDRE \reg_754_reg[2] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [2]),
        .Q(reg_754[2]),
        .R(1'b0));
  FDRE \reg_754_reg[3] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [3]),
        .Q(reg_754[3]),
        .R(1'b0));
  FDRE \reg_754_reg[4] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [4]),
        .Q(reg_754[4]),
        .R(1'b0));
  FDRE \reg_754_reg[5] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [5]),
        .Q(reg_754[5]),
        .R(1'b0));
  FDRE \reg_754_reg[6] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [6]),
        .Q(reg_754[6]),
        .R(1'b0));
  FDRE \reg_754_reg[7] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [7]),
        .Q(reg_754[7]),
        .R(1'b0));
  FDRE \reg_754_reg[8] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [8]),
        .Q(reg_754[8]),
        .R(1'b0));
  FDRE \reg_754_reg[9] 
       (.C(ap_clk),
        .CE(\reg_754[15]_i_1_n_40 ),
        .D(\reg_754_reg[15]_0 [9]),
        .Q(reg_754[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_10 
       (.I0(grp_fu_643_p2[8]),
        .I1(tmp_product__1_0[8]),
        .O(\reg_761[0]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_11 
       (.I0(grp_fu_643_p2[7]),
        .I1(tmp_product__1_0[7]),
        .O(\reg_761[0]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_12 
       (.I0(grp_fu_643_p2[6]),
        .I1(tmp_product__1_0[6]),
        .O(\reg_761[0]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_13 
       (.I0(grp_fu_643_p2[5]),
        .I1(tmp_product__1_0[5]),
        .O(\reg_761[0]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_14 
       (.I0(grp_fu_643_p2[4]),
        .I1(tmp_product__1_0[4]),
        .O(\reg_761[0]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_15 
       (.I0(grp_fu_643_p2[3]),
        .I1(tmp_product__1_0[3]),
        .O(\reg_761[0]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_16 
       (.I0(grp_fu_643_p2[2]),
        .I1(tmp_product__1_0[2]),
        .O(\reg_761[0]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_17 
       (.I0(grp_fu_643_p2[1]),
        .I1(tmp_product__1_0[1]),
        .O(\reg_761[0]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_18 
       (.I0(grp_fu_643_p2[0]),
        .I1(tmp_product__1_0[0]),
        .O(\reg_761[0]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_3 
       (.I0(grp_fu_643_p2[15]),
        .I1(tmp_product__1_0[15]),
        .O(\reg_761[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_4 
       (.I0(grp_fu_643_p2[14]),
        .I1(tmp_product__1_0[14]),
        .O(\reg_761[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_5 
       (.I0(grp_fu_643_p2[13]),
        .I1(tmp_product__1_0[13]),
        .O(\reg_761[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_6 
       (.I0(grp_fu_643_p2[12]),
        .I1(tmp_product__1_0[12]),
        .O(\reg_761[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_7 
       (.I0(grp_fu_643_p2[11]),
        .I1(tmp_product__1_0[11]),
        .O(\reg_761[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_8 
       (.I0(grp_fu_643_p2[10]),
        .I1(tmp_product__1_0[10]),
        .O(\reg_761[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[0]_i_9 
       (.I0(grp_fu_643_p2[9]),
        .I1(tmp_product__1_0[9]),
        .O(\reg_761[0]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_2 
       (.I0(grp_fu_643_p2[31]),
        .I1(tmp_product__1_0[31]),
        .O(\reg_761[16]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_3 
       (.I0(grp_fu_643_p2[30]),
        .I1(tmp_product__1_0[30]),
        .O(\reg_761[16]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_4 
       (.I0(grp_fu_643_p2[29]),
        .I1(tmp_product__1_0[29]),
        .O(\reg_761[16]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_5 
       (.I0(grp_fu_643_p2[28]),
        .I1(tmp_product__1_0[28]),
        .O(\reg_761[16]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_6 
       (.I0(grp_fu_643_p2[27]),
        .I1(tmp_product__1_0[27]),
        .O(\reg_761[16]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_7 
       (.I0(grp_fu_643_p2[26]),
        .I1(tmp_product__1_0[26]),
        .O(\reg_761[16]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_8 
       (.I0(grp_fu_643_p2[25]),
        .I1(tmp_product__1_0[25]),
        .O(\reg_761[16]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[16]_i_9 
       (.I0(grp_fu_643_p2[24]),
        .I1(tmp_product__1_0[24]),
        .O(\reg_761[16]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_2 
       (.I0(grp_fu_643_p2[39]),
        .I1(tmp_product__1_0[39]),
        .O(\reg_761[24]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_3 
       (.I0(grp_fu_643_p2[38]),
        .I1(tmp_product__1_0[38]),
        .O(\reg_761[24]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_4 
       (.I0(grp_fu_643_p2[37]),
        .I1(tmp_product__1_0[37]),
        .O(\reg_761[24]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_5 
       (.I0(grp_fu_643_p2[36]),
        .I1(tmp_product__1_0[36]),
        .O(\reg_761[24]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_6 
       (.I0(grp_fu_643_p2[35]),
        .I1(tmp_product__1_0[35]),
        .O(\reg_761[24]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_7 
       (.I0(grp_fu_643_p2[34]),
        .I1(tmp_product__1_0[34]),
        .O(\reg_761[24]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_8 
       (.I0(grp_fu_643_p2[33]),
        .I1(tmp_product__1_0[33]),
        .O(\reg_761[24]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[24]_i_9 
       (.I0(grp_fu_643_p2[32]),
        .I1(tmp_product__1_0[32]),
        .O(\reg_761[24]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_761[31]_i_1 
       (.I0(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .I1(grp_decode_fu_519_dec_deth_o_ap_vld),
        .O(reg_7610));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_3 
       (.I0(grp_fu_643_p2[46]),
        .I1(tmp_product__1_0[46]),
        .O(\reg_761[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_4 
       (.I0(grp_fu_643_p2[45]),
        .I1(tmp_product__1_0[45]),
        .O(\reg_761[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_5 
       (.I0(grp_fu_643_p2[44]),
        .I1(tmp_product__1_0[44]),
        .O(\reg_761[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_6 
       (.I0(grp_fu_643_p2[43]),
        .I1(tmp_product__1_0[43]),
        .O(\reg_761[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_7 
       (.I0(grp_fu_643_p2[42]),
        .I1(tmp_product__1_0[42]),
        .O(\reg_761[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_8 
       (.I0(grp_fu_643_p2[41]),
        .I1(tmp_product__1_0[41]),
        .O(\reg_761[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[31]_i_9 
       (.I0(grp_fu_643_p2[40]),
        .I1(tmp_product__1_0[40]),
        .O(\reg_761[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_2 
       (.I0(grp_fu_643_p2[23]),
        .I1(tmp_product__1_0[23]),
        .O(\reg_761[8]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_3 
       (.I0(grp_fu_643_p2[22]),
        .I1(tmp_product__1_0[22]),
        .O(\reg_761[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_4 
       (.I0(grp_fu_643_p2[21]),
        .I1(tmp_product__1_0[21]),
        .O(\reg_761[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_5 
       (.I0(grp_fu_643_p2[20]),
        .I1(tmp_product__1_0[20]),
        .O(\reg_761[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_6 
       (.I0(grp_fu_643_p2[19]),
        .I1(tmp_product__1_0[19]),
        .O(\reg_761[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_7 
       (.I0(grp_fu_643_p2[18]),
        .I1(tmp_product__1_0[18]),
        .O(\reg_761[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_8 
       (.I0(grp_fu_643_p2[17]),
        .I1(tmp_product__1_0[17]),
        .O(\reg_761[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_761[8]_i_9 
       (.I0(grp_fu_643_p2[16]),
        .I1(tmp_product__1_0[16]),
        .O(\reg_761[8]_i_9_n_40 ));
  FDRE \reg_761_reg[0] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[15]),
        .Q(reg_761[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[0]_i_1 
       (.CI(\reg_761_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_761_reg[0]_i_1_n_40 ,\reg_761_reg[0]_i_1_n_41 ,\reg_761_reg[0]_i_1_n_42 ,\reg_761_reg[0]_i_1_n_43 ,\reg_761_reg[0]_i_1_n_44 ,\reg_761_reg[0]_i_1_n_45 ,\reg_761_reg[0]_i_1_n_46 ,\reg_761_reg[0]_i_1_n_47 }),
        .DI(grp_fu_643_p2[15:8]),
        .O({grp_fu_675_p2[15],\NLW_reg_761_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\reg_761[0]_i_3_n_40 ,\reg_761[0]_i_4_n_40 ,\reg_761[0]_i_5_n_40 ,\reg_761[0]_i_6_n_40 ,\reg_761[0]_i_7_n_40 ,\reg_761[0]_i_8_n_40 ,\reg_761[0]_i_9_n_40 ,\reg_761[0]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_761_reg[0]_i_2_n_40 ,\reg_761_reg[0]_i_2_n_41 ,\reg_761_reg[0]_i_2_n_42 ,\reg_761_reg[0]_i_2_n_43 ,\reg_761_reg[0]_i_2_n_44 ,\reg_761_reg[0]_i_2_n_45 ,\reg_761_reg[0]_i_2_n_46 ,\reg_761_reg[0]_i_2_n_47 }),
        .DI(grp_fu_643_p2[7:0]),
        .O(\NLW_reg_761_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\reg_761[0]_i_11_n_40 ,\reg_761[0]_i_12_n_40 ,\reg_761[0]_i_13_n_40 ,\reg_761[0]_i_14_n_40 ,\reg_761[0]_i_15_n_40 ,\reg_761[0]_i_16_n_40 ,\reg_761[0]_i_17_n_40 ,\reg_761[0]_i_18_n_40 }));
  FDRE \reg_761_reg[10] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[25]),
        .Q(reg_761[10]),
        .R(1'b0));
  FDRE \reg_761_reg[11] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[26]),
        .Q(reg_761[11]),
        .R(1'b0));
  FDRE \reg_761_reg[12] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[27]),
        .Q(reg_761[12]),
        .R(1'b0));
  FDRE \reg_761_reg[13] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[28]),
        .Q(reg_761[13]),
        .R(1'b0));
  FDRE \reg_761_reg[14] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[29]),
        .Q(reg_761[14]),
        .R(1'b0));
  FDRE \reg_761_reg[15] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[30]),
        .Q(reg_761[15]),
        .R(1'b0));
  FDRE \reg_761_reg[16] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[31]),
        .Q(reg_761[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[16]_i_1 
       (.CI(\reg_761_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_761_reg[16]_i_1_n_40 ,\reg_761_reg[16]_i_1_n_41 ,\reg_761_reg[16]_i_1_n_42 ,\reg_761_reg[16]_i_1_n_43 ,\reg_761_reg[16]_i_1_n_44 ,\reg_761_reg[16]_i_1_n_45 ,\reg_761_reg[16]_i_1_n_46 ,\reg_761_reg[16]_i_1_n_47 }),
        .DI(grp_fu_643_p2[31:24]),
        .O(grp_fu_675_p2[31:24]),
        .S({\reg_761[16]_i_2_n_40 ,\reg_761[16]_i_3_n_40 ,\reg_761[16]_i_4_n_40 ,\reg_761[16]_i_5_n_40 ,\reg_761[16]_i_6_n_40 ,\reg_761[16]_i_7_n_40 ,\reg_761[16]_i_8_n_40 ,\reg_761[16]_i_9_n_40 }));
  FDRE \reg_761_reg[17] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[32]),
        .Q(reg_761[17]),
        .R(1'b0));
  FDRE \reg_761_reg[18] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[33]),
        .Q(reg_761[18]),
        .R(1'b0));
  FDRE \reg_761_reg[19] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[34]),
        .Q(reg_761[19]),
        .R(1'b0));
  FDRE \reg_761_reg[1] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[16]),
        .Q(reg_761[1]),
        .R(1'b0));
  FDRE \reg_761_reg[20] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[35]),
        .Q(reg_761[20]),
        .R(1'b0));
  FDRE \reg_761_reg[21] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[36]),
        .Q(reg_761[21]),
        .R(1'b0));
  FDRE \reg_761_reg[22] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[37]),
        .Q(reg_761[22]),
        .R(1'b0));
  FDRE \reg_761_reg[23] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[38]),
        .Q(reg_761[23]),
        .R(1'b0));
  FDRE \reg_761_reg[24] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[39]),
        .Q(reg_761[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[24]_i_1 
       (.CI(\reg_761_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_761_reg[24]_i_1_n_40 ,\reg_761_reg[24]_i_1_n_41 ,\reg_761_reg[24]_i_1_n_42 ,\reg_761_reg[24]_i_1_n_43 ,\reg_761_reg[24]_i_1_n_44 ,\reg_761_reg[24]_i_1_n_45 ,\reg_761_reg[24]_i_1_n_46 ,\reg_761_reg[24]_i_1_n_47 }),
        .DI(grp_fu_643_p2[39:32]),
        .O(grp_fu_675_p2[39:32]),
        .S({\reg_761[24]_i_2_n_40 ,\reg_761[24]_i_3_n_40 ,\reg_761[24]_i_4_n_40 ,\reg_761[24]_i_5_n_40 ,\reg_761[24]_i_6_n_40 ,\reg_761[24]_i_7_n_40 ,\reg_761[24]_i_8_n_40 ,\reg_761[24]_i_9_n_40 }));
  FDRE \reg_761_reg[25] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[40]),
        .Q(reg_761[25]),
        .R(1'b0));
  FDRE \reg_761_reg[26] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[41]),
        .Q(reg_761[26]),
        .R(1'b0));
  FDRE \reg_761_reg[27] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[42]),
        .Q(reg_761[27]),
        .R(1'b0));
  FDRE \reg_761_reg[28] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[43]),
        .Q(reg_761[28]),
        .R(1'b0));
  FDRE \reg_761_reg[29] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[44]),
        .Q(reg_761[29]),
        .R(1'b0));
  FDRE \reg_761_reg[2] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[17]),
        .Q(reg_761[2]),
        .R(1'b0));
  FDRE \reg_761_reg[30] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[45]),
        .Q(reg_761[30]),
        .R(1'b0));
  FDRE \reg_761_reg[31] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[46]),
        .Q(reg_761[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[31]_i_2 
       (.CI(\reg_761_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_761_reg[31]_i_2_CO_UNCONNECTED [7:6],\reg_761_reg[31]_i_2_n_42 ,\reg_761_reg[31]_i_2_n_43 ,\reg_761_reg[31]_i_2_n_44 ,\reg_761_reg[31]_i_2_n_45 ,\reg_761_reg[31]_i_2_n_46 ,\reg_761_reg[31]_i_2_n_47 }),
        .DI({1'b0,1'b0,grp_fu_643_p2[45:40]}),
        .O({\NLW_reg_761_reg[31]_i_2_O_UNCONNECTED [7],grp_fu_675_p2[46:40]}),
        .S({1'b0,\reg_761[31]_i_3_n_40 ,\reg_761[31]_i_4_n_40 ,\reg_761[31]_i_5_n_40 ,\reg_761[31]_i_6_n_40 ,\reg_761[31]_i_7_n_40 ,\reg_761[31]_i_8_n_40 ,\reg_761[31]_i_9_n_40 }));
  FDRE \reg_761_reg[3] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[18]),
        .Q(reg_761[3]),
        .R(1'b0));
  FDRE \reg_761_reg[4] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[19]),
        .Q(reg_761[4]),
        .R(1'b0));
  FDRE \reg_761_reg[5] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[20]),
        .Q(reg_761[5]),
        .R(1'b0));
  FDRE \reg_761_reg[6] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[21]),
        .Q(reg_761[6]),
        .R(1'b0));
  FDRE \reg_761_reg[7] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[22]),
        .Q(reg_761[7]),
        .R(1'b0));
  FDRE \reg_761_reg[8] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[23]),
        .Q(reg_761[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_761_reg[8]_i_1 
       (.CI(\reg_761_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_761_reg[8]_i_1_n_40 ,\reg_761_reg[8]_i_1_n_41 ,\reg_761_reg[8]_i_1_n_42 ,\reg_761_reg[8]_i_1_n_43 ,\reg_761_reg[8]_i_1_n_44 ,\reg_761_reg[8]_i_1_n_45 ,\reg_761_reg[8]_i_1_n_46 ,\reg_761_reg[8]_i_1_n_47 }),
        .DI(grp_fu_643_p2[23:16]),
        .O(grp_fu_675_p2[23:16]),
        .S({\reg_761[8]_i_2_n_40 ,\reg_761[8]_i_3_n_40 ,\reg_761[8]_i_4_n_40 ,\reg_761[8]_i_5_n_40 ,\reg_761[8]_i_6_n_40 ,\reg_761[8]_i_7_n_40 ,\reg_761[8]_i_8_n_40 ,\reg_761[8]_i_9_n_40 }));
  FDRE \reg_761_reg[9] 
       (.C(ap_clk),
        .CE(reg_7610),
        .D(grp_fu_675_p2[24]),
        .Q(reg_761[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_765[13]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg[19]_0 [3]),
        .I2(ap_CS_fsm_state21),
        .O(\reg_765[13]_i_1_n_40 ));
  FDRE \reg_765_reg[0] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [0]),
        .Q(reg_765[0]),
        .R(1'b0));
  FDRE \reg_765_reg[10] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [10]),
        .Q(reg_765[10]),
        .R(1'b0));
  FDRE \reg_765_reg[11] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [11]),
        .Q(reg_765[11]),
        .R(1'b0));
  FDRE \reg_765_reg[12] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [12]),
        .Q(reg_765[12]),
        .R(1'b0));
  FDRE \reg_765_reg[13] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [13]),
        .Q(reg_765[13]),
        .R(1'b0));
  FDRE \reg_765_reg[1] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [1]),
        .Q(reg_765[1]),
        .R(1'b0));
  FDRE \reg_765_reg[2] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [2]),
        .Q(reg_765[2]),
        .R(1'b0));
  FDRE \reg_765_reg[3] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [3]),
        .Q(reg_765[3]),
        .R(1'b0));
  FDRE \reg_765_reg[4] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [4]),
        .Q(reg_765[4]),
        .R(1'b0));
  FDRE \reg_765_reg[5] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [5]),
        .Q(reg_765[5]),
        .R(1'b0));
  FDRE \reg_765_reg[6] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [6]),
        .Q(reg_765[6]),
        .R(1'b0));
  FDRE \reg_765_reg[7] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [7]),
        .Q(reg_765[7]),
        .R(1'b0));
  FDRE \reg_765_reg[8] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [8]),
        .Q(reg_765[8]),
        .R(1'b0));
  FDRE \reg_765_reg[9] 
       (.C(ap_clk),
        .CE(\reg_765[13]_i_1_n_40 ),
        .D(\reg_765_reg[13]_1 [9]),
        .Q(reg_765[9]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_55),
        .Q(sext_ln346_1_reg_2863[0]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_45),
        .Q(sext_ln346_1_reg_2863[10]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_44),
        .Q(sext_ln346_1_reg_2863[11]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_43),
        .Q(sext_ln346_1_reg_2863[12]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_42),
        .Q(sext_ln346_1_reg_2863[13]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_41),
        .Q(sext_ln346_1_reg_2863[14]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[18] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_40),
        .Q(sext_ln346_1_reg_2863[18]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_54),
        .Q(sext_ln346_1_reg_2863[1]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_53),
        .Q(sext_ln346_1_reg_2863[2]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_52),
        .Q(sext_ln346_1_reg_2863[3]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_51),
        .Q(sext_ln346_1_reg_2863[4]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_50),
        .Q(sext_ln346_1_reg_2863[5]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_49),
        .Q(sext_ln346_1_reg_2863[6]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_48),
        .Q(sext_ln346_1_reg_2863[7]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_47),
        .Q(sext_ln346_1_reg_2863[8]),
        .R(1'b0));
  FDRE \sext_ln346_1_reg_2863_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(mul_16s_15ns_31_1_1_U70_n_46),
        .Q(sext_ln346_1_reg_2863[9]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [0]),
        .Q(sext_ln477_2_reg_2989[0]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [10]),
        .Q(sext_ln477_2_reg_2989[10]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [11]),
        .Q(sext_ln477_2_reg_2989[11]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [12]),
        .Q(sext_ln477_2_reg_2989[12]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [13]),
        .Q(sext_ln477_2_reg_2989[13]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [14]),
        .Q(sext_ln477_2_reg_2989[14]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [15]),
        .Q(sext_ln477_2_reg_2989[15]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [1]),
        .Q(sext_ln477_2_reg_2989[1]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [2]),
        .Q(sext_ln477_2_reg_2989[2]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [3]),
        .Q(sext_ln477_2_reg_2989[3]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [4]),
        .Q(sext_ln477_2_reg_2989[4]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [5]),
        .Q(sext_ln477_2_reg_2989[5]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [6]),
        .Q(sext_ln477_2_reg_2989[6]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [7]),
        .Q(sext_ln477_2_reg_2989[7]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [8]),
        .Q(sext_ln477_2_reg_2989[8]),
        .R(1'b0));
  FDRE \sext_ln477_2_reg_2989_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln477_2_reg_2989_reg[15]_0 [9]),
        .Q(sext_ln477_2_reg_2989[9]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [0]),
        .Q(sext_ln477_reg_2838[0]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [10]),
        .Q(sext_ln477_reg_2838[10]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [11]),
        .Q(sext_ln477_reg_2838[11]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [12]),
        .Q(sext_ln477_reg_2838[12]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [13]),
        .Q(sext_ln477_reg_2838[13]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [14]),
        .Q(sext_ln477_reg_2838[14]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [15]),
        .Q(sext_ln477_reg_2838[15]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [1]),
        .Q(sext_ln477_reg_2838[1]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [2]),
        .Q(sext_ln477_reg_2838[2]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [3]),
        .Q(sext_ln477_reg_2838[3]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [4]),
        .Q(sext_ln477_reg_2838[4]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [5]),
        .Q(sext_ln477_reg_2838[5]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [6]),
        .Q(sext_ln477_reg_2838[6]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [7]),
        .Q(sext_ln477_reg_2838[7]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [8]),
        .Q(sext_ln477_reg_2838[8]),
        .R(1'b0));
  FDRE \sext_ln477_reg_2838_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln477_reg_2838_reg[15]_0 [9]),
        .Q(sext_ln477_reg_2838[9]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [0]),
        .Q(sext_ln479_5_reg_2994[0]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [10]),
        .Q(sext_ln479_5_reg_2994[10]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [11]),
        .Q(sext_ln479_5_reg_2994[11]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [12]),
        .Q(sext_ln479_5_reg_2994[12]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [13]),
        .Q(sext_ln479_5_reg_2994[13]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [14]),
        .Q(sext_ln479_5_reg_2994[14]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [1]),
        .Q(sext_ln479_5_reg_2994[1]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [2]),
        .Q(sext_ln479_5_reg_2994[2]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [3]),
        .Q(sext_ln479_5_reg_2994[3]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [4]),
        .Q(sext_ln479_5_reg_2994[4]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [5]),
        .Q(sext_ln479_5_reg_2994[5]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [6]),
        .Q(sext_ln479_5_reg_2994[6]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [7]),
        .Q(sext_ln479_5_reg_2994[7]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [8]),
        .Q(sext_ln479_5_reg_2994[8]),
        .R(1'b0));
  FDRE \sext_ln479_5_reg_2994_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(\sext_ln479_5_reg_2994_reg[14]_0 [9]),
        .Q(sext_ln479_5_reg_2994[9]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [0]),
        .Q(sext_ln479_reg_2843[0]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [10]),
        .Q(sext_ln479_reg_2843[10]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [11]),
        .Q(sext_ln479_reg_2843[11]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [12]),
        .Q(sext_ln479_reg_2843[12]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [13]),
        .Q(sext_ln479_reg_2843[13]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [14]),
        .Q(sext_ln479_reg_2843[14]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [1]),
        .Q(sext_ln479_reg_2843[1]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [2]),
        .Q(sext_ln479_reg_2843[2]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [3]),
        .Q(sext_ln479_reg_2843[3]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [4]),
        .Q(sext_ln479_reg_2843[4]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [5]),
        .Q(sext_ln479_reg_2843[5]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [6]),
        .Q(sext_ln479_reg_2843[6]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [7]),
        .Q(sext_ln479_reg_2843[7]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [8]),
        .Q(sext_ln479_reg_2843[8]),
        .R(1'b0));
  FDRE \sext_ln479_reg_2843_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(\sext_ln479_reg_2843_reg[14]_0 [9]),
        .Q(sext_ln479_reg_2843[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_2 
       (.I0(add_ln347_reg_2868[15]),
        .I1(add_ln371_reg_3081[15]),
        .O(\sub_ln378_reg_3097[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_3 
       (.I0(add_ln347_reg_2868[14]),
        .I1(add_ln371_reg_3081[14]),
        .O(\sub_ln378_reg_3097[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_4 
       (.I0(add_ln347_reg_2868[13]),
        .I1(add_ln371_reg_3081[13]),
        .O(\sub_ln378_reg_3097[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_5 
       (.I0(add_ln347_reg_2868[12]),
        .I1(add_ln371_reg_3081[12]),
        .O(\sub_ln378_reg_3097[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_6 
       (.I0(add_ln347_reg_2868[11]),
        .I1(add_ln371_reg_3081[11]),
        .O(\sub_ln378_reg_3097[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_7 
       (.I0(add_ln347_reg_2868[10]),
        .I1(add_ln371_reg_3081[10]),
        .O(\sub_ln378_reg_3097[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_8 
       (.I0(add_ln347_reg_2868[9]),
        .I1(add_ln371_reg_3081[9]),
        .O(\sub_ln378_reg_3097[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[15]_i_9 
       (.I0(add_ln347_reg_2868[8]),
        .I1(add_ln371_reg_3081[8]),
        .O(\sub_ln378_reg_3097[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_2 
       (.I0(add_ln347_reg_2868[23]),
        .I1(add_ln371_reg_3081[23]),
        .O(\sub_ln378_reg_3097[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_3 
       (.I0(add_ln347_reg_2868[22]),
        .I1(add_ln371_reg_3081[22]),
        .O(\sub_ln378_reg_3097[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_4 
       (.I0(add_ln347_reg_2868[21]),
        .I1(add_ln371_reg_3081[21]),
        .O(\sub_ln378_reg_3097[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_5 
       (.I0(add_ln347_reg_2868[20]),
        .I1(add_ln371_reg_3081[20]),
        .O(\sub_ln378_reg_3097[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_6 
       (.I0(add_ln347_reg_2868[19]),
        .I1(add_ln371_reg_3081[19]),
        .O(\sub_ln378_reg_3097[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_7 
       (.I0(add_ln347_reg_2868[18]),
        .I1(add_ln371_reg_3081[18]),
        .O(\sub_ln378_reg_3097[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_8 
       (.I0(add_ln347_reg_2868[17]),
        .I1(add_ln371_reg_3081[17]),
        .O(\sub_ln378_reg_3097[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[23]_i_9 
       (.I0(add_ln347_reg_2868[16]),
        .I1(add_ln371_reg_3081[16]),
        .O(\sub_ln378_reg_3097[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_2 
       (.I0(add_ln371_reg_3081[31]),
        .I1(add_ln347_reg_2868[31]),
        .O(\sub_ln378_reg_3097[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_3 
       (.I0(add_ln347_reg_2868[30]),
        .I1(add_ln371_reg_3081[30]),
        .O(\sub_ln378_reg_3097[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_4 
       (.I0(add_ln347_reg_2868[29]),
        .I1(add_ln371_reg_3081[29]),
        .O(\sub_ln378_reg_3097[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_5 
       (.I0(add_ln347_reg_2868[28]),
        .I1(add_ln371_reg_3081[28]),
        .O(\sub_ln378_reg_3097[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_6 
       (.I0(add_ln347_reg_2868[27]),
        .I1(add_ln371_reg_3081[27]),
        .O(\sub_ln378_reg_3097[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_7 
       (.I0(add_ln347_reg_2868[26]),
        .I1(add_ln371_reg_3081[26]),
        .O(\sub_ln378_reg_3097[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_8 
       (.I0(add_ln347_reg_2868[25]),
        .I1(add_ln371_reg_3081[25]),
        .O(\sub_ln378_reg_3097[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[31]_i_9 
       (.I0(add_ln347_reg_2868[24]),
        .I1(add_ln371_reg_3081[24]),
        .O(\sub_ln378_reg_3097[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_2 
       (.I0(add_ln347_reg_2868[7]),
        .I1(add_ln371_reg_3081[7]),
        .O(\sub_ln378_reg_3097[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_3 
       (.I0(add_ln347_reg_2868[6]),
        .I1(add_ln371_reg_3081[6]),
        .O(\sub_ln378_reg_3097[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_4 
       (.I0(add_ln347_reg_2868[5]),
        .I1(add_ln371_reg_3081[5]),
        .O(\sub_ln378_reg_3097[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_5 
       (.I0(add_ln347_reg_2868[4]),
        .I1(add_ln371_reg_3081[4]),
        .O(\sub_ln378_reg_3097[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_6 
       (.I0(add_ln347_reg_2868[3]),
        .I1(add_ln371_reg_3081[3]),
        .O(\sub_ln378_reg_3097[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_7 
       (.I0(add_ln347_reg_2868[2]),
        .I1(add_ln371_reg_3081[2]),
        .O(\sub_ln378_reg_3097[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_8 
       (.I0(add_ln347_reg_2868[1]),
        .I1(add_ln371_reg_3081[1]),
        .O(\sub_ln378_reg_3097[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln378_reg_3097[7]_i_9 
       (.I0(add_ln347_reg_2868[0]),
        .I1(add_ln371_reg_3081[0]),
        .O(\sub_ln378_reg_3097[7]_i_9_n_40 ));
  FDRE \sub_ln378_reg_3097_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[0]),
        .Q(sub_ln378_reg_3097[0]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[10]),
        .Q(sub_ln378_reg_3097[10]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[11]),
        .Q(sub_ln378_reg_3097[11]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[12]),
        .Q(sub_ln378_reg_3097[12]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[13]),
        .Q(sub_ln378_reg_3097[13]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[14]),
        .Q(sub_ln378_reg_3097[14]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[15]),
        .Q(sub_ln378_reg_3097[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln378_reg_3097_reg[15]_i_1 
       (.CI(\sub_ln378_reg_3097_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\sub_ln378_reg_3097_reg[15]_i_1_n_40 ,\sub_ln378_reg_3097_reg[15]_i_1_n_41 ,\sub_ln378_reg_3097_reg[15]_i_1_n_42 ,\sub_ln378_reg_3097_reg[15]_i_1_n_43 ,\sub_ln378_reg_3097_reg[15]_i_1_n_44 ,\sub_ln378_reg_3097_reg[15]_i_1_n_45 ,\sub_ln378_reg_3097_reg[15]_i_1_n_46 ,\sub_ln378_reg_3097_reg[15]_i_1_n_47 }),
        .DI(add_ln347_reg_2868[15:8]),
        .O(sub_ln378_fu_2412_p20_out[15:8]),
        .S({\sub_ln378_reg_3097[15]_i_2_n_40 ,\sub_ln378_reg_3097[15]_i_3_n_40 ,\sub_ln378_reg_3097[15]_i_4_n_40 ,\sub_ln378_reg_3097[15]_i_5_n_40 ,\sub_ln378_reg_3097[15]_i_6_n_40 ,\sub_ln378_reg_3097[15]_i_7_n_40 ,\sub_ln378_reg_3097[15]_i_8_n_40 ,\sub_ln378_reg_3097[15]_i_9_n_40 }));
  FDRE \sub_ln378_reg_3097_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[16]),
        .Q(sub_ln378_reg_3097[16]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[17]),
        .Q(sub_ln378_reg_3097[17]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[18]),
        .Q(sub_ln378_reg_3097[18]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[19]),
        .Q(sub_ln378_reg_3097[19]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[1]),
        .Q(sub_ln378_reg_3097[1]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[20]),
        .Q(sub_ln378_reg_3097[20]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[21]),
        .Q(sub_ln378_reg_3097[21]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[22]),
        .Q(sub_ln378_reg_3097[22]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[23]),
        .Q(sub_ln378_reg_3097[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln378_reg_3097_reg[23]_i_1 
       (.CI(\sub_ln378_reg_3097_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\sub_ln378_reg_3097_reg[23]_i_1_n_40 ,\sub_ln378_reg_3097_reg[23]_i_1_n_41 ,\sub_ln378_reg_3097_reg[23]_i_1_n_42 ,\sub_ln378_reg_3097_reg[23]_i_1_n_43 ,\sub_ln378_reg_3097_reg[23]_i_1_n_44 ,\sub_ln378_reg_3097_reg[23]_i_1_n_45 ,\sub_ln378_reg_3097_reg[23]_i_1_n_46 ,\sub_ln378_reg_3097_reg[23]_i_1_n_47 }),
        .DI(add_ln347_reg_2868[23:16]),
        .O(sub_ln378_fu_2412_p20_out[23:16]),
        .S({\sub_ln378_reg_3097[23]_i_2_n_40 ,\sub_ln378_reg_3097[23]_i_3_n_40 ,\sub_ln378_reg_3097[23]_i_4_n_40 ,\sub_ln378_reg_3097[23]_i_5_n_40 ,\sub_ln378_reg_3097[23]_i_6_n_40 ,\sub_ln378_reg_3097[23]_i_7_n_40 ,\sub_ln378_reg_3097[23]_i_8_n_40 ,\sub_ln378_reg_3097[23]_i_9_n_40 }));
  FDRE \sub_ln378_reg_3097_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[24]),
        .Q(sub_ln378_reg_3097[24]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[25]),
        .Q(sub_ln378_reg_3097[25]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[26]),
        .Q(sub_ln378_reg_3097[26]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[27]),
        .Q(sub_ln378_reg_3097[27]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[28]),
        .Q(sub_ln378_reg_3097[28]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[29]),
        .Q(sub_ln378_reg_3097[29]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[2]),
        .Q(sub_ln378_reg_3097[2]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[30]),
        .Q(sub_ln378_reg_3097[30]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[31]),
        .Q(sub_ln378_reg_3097[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln378_reg_3097_reg[31]_i_1 
       (.CI(\sub_ln378_reg_3097_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln378_reg_3097_reg[31]_i_1_CO_UNCONNECTED [7],\sub_ln378_reg_3097_reg[31]_i_1_n_41 ,\sub_ln378_reg_3097_reg[31]_i_1_n_42 ,\sub_ln378_reg_3097_reg[31]_i_1_n_43 ,\sub_ln378_reg_3097_reg[31]_i_1_n_44 ,\sub_ln378_reg_3097_reg[31]_i_1_n_45 ,\sub_ln378_reg_3097_reg[31]_i_1_n_46 ,\sub_ln378_reg_3097_reg[31]_i_1_n_47 }),
        .DI({1'b0,add_ln347_reg_2868[30:24]}),
        .O(sub_ln378_fu_2412_p20_out[31:24]),
        .S({\sub_ln378_reg_3097[31]_i_2_n_40 ,\sub_ln378_reg_3097[31]_i_3_n_40 ,\sub_ln378_reg_3097[31]_i_4_n_40 ,\sub_ln378_reg_3097[31]_i_5_n_40 ,\sub_ln378_reg_3097[31]_i_6_n_40 ,\sub_ln378_reg_3097[31]_i_7_n_40 ,\sub_ln378_reg_3097[31]_i_8_n_40 ,\sub_ln378_reg_3097[31]_i_9_n_40 }));
  FDRE \sub_ln378_reg_3097_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[3]),
        .Q(sub_ln378_reg_3097[3]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[4]),
        .Q(sub_ln378_reg_3097[4]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[5]),
        .Q(sub_ln378_reg_3097[5]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[6]),
        .Q(sub_ln378_reg_3097[6]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[7]),
        .Q(sub_ln378_reg_3097[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln378_reg_3097_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln378_reg_3097_reg[7]_i_1_n_40 ,\sub_ln378_reg_3097_reg[7]_i_1_n_41 ,\sub_ln378_reg_3097_reg[7]_i_1_n_42 ,\sub_ln378_reg_3097_reg[7]_i_1_n_43 ,\sub_ln378_reg_3097_reg[7]_i_1_n_44 ,\sub_ln378_reg_3097_reg[7]_i_1_n_45 ,\sub_ln378_reg_3097_reg[7]_i_1_n_46 ,\sub_ln378_reg_3097_reg[7]_i_1_n_47 }),
        .DI(add_ln347_reg_2868[7:0]),
        .O(sub_ln378_fu_2412_p20_out[7:0]),
        .S({\sub_ln378_reg_3097[7]_i_2_n_40 ,\sub_ln378_reg_3097[7]_i_3_n_40 ,\sub_ln378_reg_3097[7]_i_4_n_40 ,\sub_ln378_reg_3097[7]_i_5_n_40 ,\sub_ln378_reg_3097[7]_i_6_n_40 ,\sub_ln378_reg_3097[7]_i_7_n_40 ,\sub_ln378_reg_3097[7]_i_8_n_40 ,\sub_ln378_reg_3097[7]_i_9_n_40 }));
  FDRE \sub_ln378_reg_3097_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[8]),
        .Q(sub_ln378_reg_3097[8]),
        .R(1'b0));
  FDRE \sub_ln378_reg_3097_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(sub_ln378_fu_2412_p20_out[9]),
        .Q(sub_ln378_reg_3097[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000470047000000)) 
    tmp_product__14_carry__3_i_1__0
       (.I0(q0[29]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(sext_ln386_fu_2454_p1[29]),
        .I3(mul_32s_7s_39_1_1_U69_n_42),
        .I4(grp_fu_667_p0[30]),
        .I5(mul_32s_7s_39_1_1_U69_n_41),
        .O(tmp_product__14_carry__3_i_1__0_n_40));
  LUT5 #(
    .INIT(32'h8E00008E)) 
    tmp_product__14_carry__3_i_2__0
       (.I0(mul_32s_7s_39_1_1_U69_n_40),
        .I1(mul_32s_7s_39_1_1_U69_n_43),
        .I2(grp_fu_667_p0[28]),
        .I3(grp_fu_667_p0[29]),
        .I4(mul_32s_7s_39_1_1_U69_n_42),
        .O(tmp_product__14_carry__3_i_2__0_n_40));
  LUT6 #(
    .INIT(64'h33553355F3FFF355)) 
    tmp_product__14_carry__3_i_3__0
       (.I0(sext_ln386_fu_2454_p1[31]),
        .I1(q0[31]),
        .I2(q0[30]),
        .I3(grp_decode_fu_519_xout2_ap_vld),
        .I4(sext_ln386_fu_2454_p1[30]),
        .I5(mul_32s_7s_39_1_1_U69_n_41),
        .O(tmp_product__14_carry__3_i_3__0_n_40));
  LUT6 #(
    .INIT(64'h9A659A9A9A656565)) 
    tmp_product__14_carry__3_i_4__0
       (.I0(tmp_product__14_carry__3_i_1__0_n_40),
        .I1(mul_32s_7s_39_1_1_U69_n_41),
        .I2(grp_fu_667_p0[30]),
        .I3(q0[31]),
        .I4(grp_decode_fu_519_xout2_ap_vld),
        .I5(sext_ln386_fu_2454_p1[31]),
        .O(tmp_product__14_carry__3_i_4__0_n_40));
  LUT6 #(
    .INIT(64'hD4FF00D42B00FF2B)) 
    tmp_product__14_carry__3_i_5__0
       (.I0(grp_fu_667_p0[28]),
        .I1(mul_32s_7s_39_1_1_U69_n_43),
        .I2(mul_32s_7s_39_1_1_U69_n_40),
        .I3(grp_fu_667_p0[29]),
        .I4(mul_32s_7s_39_1_1_U69_n_42),
        .I5(tmp_product__14_carry__3_i_7__0_n_40),
        .O(tmp_product__14_carry__3_i_5__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__3_i_6__0
       (.I0(q0[30]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(sext_ln386_fu_2454_p1[30]),
        .O(grp_fu_667_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_product__14_carry__3_i_7__0
       (.I0(mul_32s_7s_39_1_1_U69_n_41),
        .I1(sext_ln386_fu_2454_p1[30]),
        .I2(grp_decode_fu_519_xout2_ap_vld),
        .I3(q0[30]),
        .O(tmp_product__14_carry__3_i_7__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    tmp_product_i_15__8
       (.I0(idx204_fu_330_reg[2]),
        .I1(idx204_fu_330_reg[1]),
        .I2(\q0_reg[10] [5]),
        .I3(\q1_reg[8]_0 [0]),
        .I4(\q1_reg[8]_0 [1]),
        .O(h_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA8A)) 
    tmp_product_i_1__10
       (.I0(\q0_reg[10] [5]),
        .I1(i_18_fu_32602_out),
        .I2(tmp_product_i_2__6_n_40),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state12),
        .I5(\q0_reg[10] [1]),
        .O(CEA2));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    tmp_product_i_1__11
       (.I0(\q0_reg[10] [5]),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(grp_decode_fu_519_h_ce1),
        .I4(\q0_reg[10] [2]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    tmp_product_i_1__12
       (.I0(grp_decode_fu_519_h_ce1),
        .I1(\q0_reg[10] [5]),
        .I2(\q0_reg[10]_0 [0]),
        .I3(\q0_reg[10] [3]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    tmp_product_i_1__13
       (.I0(grp_decode_fu_519_wl_code_table_ce0),
        .I1(\q0_reg[10] [5]),
        .I2(\q0_reg[10]_0 [1]),
        .I3(\q0_reg[10] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA8A)) 
    tmp_product_i_1__9
       (.I0(\q0_reg[10] [5]),
        .I1(i_13_fu_3100),
        .I2(tmp_product_i_2__5_n_40),
        .I3(grp_decode_fu_519_wl_code_table_ce0),
        .I4(ap_NS_fsm111_out),
        .I5(\q0_reg[10] [1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    tmp_product_i_2__5
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg[19]_0 [0]),
        .O(tmp_product_i_2__5_n_40));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h1)) 
    tmp_product_i_2__6
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[19]_0 [2]),
        .O(tmp_product_i_2__6_n_40));
  FDRE \trunc_ln15_reg_2828_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .D(\trunc_ln15_reg_2828_reg[3]_1 [0]),
        .Q(\trunc_ln15_reg_2828_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_2828_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .D(\trunc_ln15_reg_2828_reg[3]_1 [1]),
        .Q(\trunc_ln15_reg_2828_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_2828_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .D(\trunc_ln15_reg_2828_reg[3]_1 [2]),
        .Q(\trunc_ln15_reg_2828_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_2828_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_nbl_o_ap_vld),
        .D(\trunc_ln15_reg_2828_reg[3]_1 [3]),
        .Q(\trunc_ln15_reg_2828_reg[3]_0 [3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_2 
       (.I0(reg_761[15]),
        .I1(trunc_ln_fu_1075_p4[15]),
        .O(\trunc_ln345_reg_2848[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_3 
       (.I0(reg_761[14]),
        .I1(trunc_ln_fu_1075_p4[14]),
        .O(\trunc_ln345_reg_2848[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_4 
       (.I0(reg_761[13]),
        .I1(trunc_ln_fu_1075_p4[13]),
        .O(\trunc_ln345_reg_2848[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_5 
       (.I0(reg_761[12]),
        .I1(trunc_ln_fu_1075_p4[12]),
        .O(\trunc_ln345_reg_2848[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_6 
       (.I0(reg_761[11]),
        .I1(trunc_ln_fu_1075_p4[11]),
        .O(\trunc_ln345_reg_2848[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_7 
       (.I0(reg_761[10]),
        .I1(trunc_ln_fu_1075_p4[10]),
        .O(\trunc_ln345_reg_2848[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_8 
       (.I0(reg_761[9]),
        .I1(trunc_ln_fu_1075_p4[9]),
        .O(\trunc_ln345_reg_2848[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[15]_i_9 
       (.I0(reg_761[8]),
        .I1(trunc_ln_fu_1075_p4[8]),
        .O(\trunc_ln345_reg_2848[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_2 
       (.I0(reg_761[23]),
        .I1(trunc_ln_fu_1075_p4[23]),
        .O(\trunc_ln345_reg_2848[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_3 
       (.I0(reg_761[22]),
        .I1(trunc_ln_fu_1075_p4[22]),
        .O(\trunc_ln345_reg_2848[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_4 
       (.I0(reg_761[21]),
        .I1(trunc_ln_fu_1075_p4[21]),
        .O(\trunc_ln345_reg_2848[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_5 
       (.I0(reg_761[20]),
        .I1(trunc_ln_fu_1075_p4[20]),
        .O(\trunc_ln345_reg_2848[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_6 
       (.I0(reg_761[19]),
        .I1(trunc_ln_fu_1075_p4[19]),
        .O(\trunc_ln345_reg_2848[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_7 
       (.I0(reg_761[18]),
        .I1(trunc_ln_fu_1075_p4[18]),
        .O(\trunc_ln345_reg_2848[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_8 
       (.I0(reg_761[17]),
        .I1(trunc_ln_fu_1075_p4[17]),
        .O(\trunc_ln345_reg_2848[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[23]_i_9 
       (.I0(reg_761[16]),
        .I1(trunc_ln_fu_1075_p4[16]),
        .O(\trunc_ln345_reg_2848[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_2 
       (.I0(trunc_ln_fu_1075_p4[31]),
        .I1(reg_761[31]),
        .O(\trunc_ln345_reg_2848[30]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_3 
       (.I0(reg_761[30]),
        .I1(trunc_ln_fu_1075_p4[30]),
        .O(\trunc_ln345_reg_2848[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_4 
       (.I0(reg_761[29]),
        .I1(trunc_ln_fu_1075_p4[29]),
        .O(\trunc_ln345_reg_2848[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_5 
       (.I0(reg_761[28]),
        .I1(trunc_ln_fu_1075_p4[28]),
        .O(\trunc_ln345_reg_2848[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_6 
       (.I0(reg_761[27]),
        .I1(trunc_ln_fu_1075_p4[27]),
        .O(\trunc_ln345_reg_2848[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_7 
       (.I0(reg_761[26]),
        .I1(trunc_ln_fu_1075_p4[26]),
        .O(\trunc_ln345_reg_2848[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_8 
       (.I0(reg_761[25]),
        .I1(trunc_ln_fu_1075_p4[25]),
        .O(\trunc_ln345_reg_2848[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[30]_i_9 
       (.I0(reg_761[24]),
        .I1(trunc_ln_fu_1075_p4[24]),
        .O(\trunc_ln345_reg_2848[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_2 
       (.I0(reg_761[7]),
        .I1(trunc_ln_fu_1075_p4[7]),
        .O(\trunc_ln345_reg_2848[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_3 
       (.I0(reg_761[6]),
        .I1(trunc_ln_fu_1075_p4[6]),
        .O(\trunc_ln345_reg_2848[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_4 
       (.I0(reg_761[5]),
        .I1(trunc_ln_fu_1075_p4[5]),
        .O(\trunc_ln345_reg_2848[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_5 
       (.I0(reg_761[4]),
        .I1(trunc_ln_fu_1075_p4[4]),
        .O(\trunc_ln345_reg_2848[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_6 
       (.I0(reg_761[3]),
        .I1(trunc_ln_fu_1075_p4[3]),
        .O(\trunc_ln345_reg_2848[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_7 
       (.I0(reg_761[2]),
        .I1(trunc_ln_fu_1075_p4[2]),
        .O(\trunc_ln345_reg_2848[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_8 
       (.I0(reg_761[1]),
        .I1(trunc_ln_fu_1075_p4[1]),
        .O(\trunc_ln345_reg_2848[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln345_reg_2848[7]_i_9 
       (.I0(reg_761[0]),
        .I1(trunc_ln_fu_1075_p4[0]),
        .O(\trunc_ln345_reg_2848[7]_i_9_n_40 ));
  FDRE \trunc_ln345_reg_2848_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[0]),
        .Q(trunc_ln345_reg_2848[0]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[10]),
        .Q(trunc_ln345_reg_2848[10]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[11]),
        .Q(trunc_ln345_reg_2848[11]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[12]),
        .Q(trunc_ln345_reg_2848[12]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[13]),
        .Q(trunc_ln345_reg_2848[13]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[14] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[14]),
        .Q(trunc_ln345_reg_2848[14]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[15] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[15]),
        .Q(trunc_ln345_reg_2848[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln345_reg_2848_reg[15]_i_1 
       (.CI(\trunc_ln345_reg_2848_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln345_reg_2848_reg[15]_i_1_n_40 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_41 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_42 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_43 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_44 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_45 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_46 ,\trunc_ln345_reg_2848_reg[15]_i_1_n_47 }),
        .DI(reg_761[15:8]),
        .O(trunc_ln345_fu_1097_p1[15:8]),
        .S({\trunc_ln345_reg_2848[15]_i_2_n_40 ,\trunc_ln345_reg_2848[15]_i_3_n_40 ,\trunc_ln345_reg_2848[15]_i_4_n_40 ,\trunc_ln345_reg_2848[15]_i_5_n_40 ,\trunc_ln345_reg_2848[15]_i_6_n_40 ,\trunc_ln345_reg_2848[15]_i_7_n_40 ,\trunc_ln345_reg_2848[15]_i_8_n_40 ,\trunc_ln345_reg_2848[15]_i_9_n_40 }));
  FDRE \trunc_ln345_reg_2848_reg[16] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[16]),
        .Q(trunc_ln345_reg_2848[16]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[17] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[17]),
        .Q(trunc_ln345_reg_2848[17]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[18] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[18]),
        .Q(trunc_ln345_reg_2848[18]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[19] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[19]),
        .Q(trunc_ln345_reg_2848[19]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[1]),
        .Q(trunc_ln345_reg_2848[1]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[20] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[20]),
        .Q(trunc_ln345_reg_2848[20]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[21] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[21]),
        .Q(trunc_ln345_reg_2848[21]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[22] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[22]),
        .Q(trunc_ln345_reg_2848[22]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[23] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[23]),
        .Q(trunc_ln345_reg_2848[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln345_reg_2848_reg[23]_i_1 
       (.CI(\trunc_ln345_reg_2848_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln345_reg_2848_reg[23]_i_1_n_40 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_41 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_42 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_43 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_44 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_45 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_46 ,\trunc_ln345_reg_2848_reg[23]_i_1_n_47 }),
        .DI(reg_761[23:16]),
        .O(trunc_ln345_fu_1097_p1[23:16]),
        .S({\trunc_ln345_reg_2848[23]_i_2_n_40 ,\trunc_ln345_reg_2848[23]_i_3_n_40 ,\trunc_ln345_reg_2848[23]_i_4_n_40 ,\trunc_ln345_reg_2848[23]_i_5_n_40 ,\trunc_ln345_reg_2848[23]_i_6_n_40 ,\trunc_ln345_reg_2848[23]_i_7_n_40 ,\trunc_ln345_reg_2848[23]_i_8_n_40 ,\trunc_ln345_reg_2848[23]_i_9_n_40 }));
  FDRE \trunc_ln345_reg_2848_reg[24] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[24]),
        .Q(trunc_ln345_reg_2848[24]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[25] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[25]),
        .Q(trunc_ln345_reg_2848[25]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[26] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[26]),
        .Q(trunc_ln345_reg_2848[26]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[27] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[27]),
        .Q(trunc_ln345_reg_2848[27]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[28] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[28]),
        .Q(trunc_ln345_reg_2848[28]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[29] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[29]),
        .Q(trunc_ln345_reg_2848[29]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[2]),
        .Q(trunc_ln345_reg_2848[2]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[30] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[30]),
        .Q(trunc_ln345_reg_2848[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln345_reg_2848_reg[30]_i_1 
       (.CI(\trunc_ln345_reg_2848_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln345_reg_2848_reg[30]_i_1_CO_UNCONNECTED [7],\trunc_ln345_reg_2848_reg[30]_i_1_n_41 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_42 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_43 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_44 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_45 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_46 ,\trunc_ln345_reg_2848_reg[30]_i_1_n_47 }),
        .DI({1'b0,reg_761[30:24]}),
        .O({trunc_ln345_fu_1097_p1__0,trunc_ln345_fu_1097_p1[30:24]}),
        .S({\trunc_ln345_reg_2848[30]_i_2_n_40 ,\trunc_ln345_reg_2848[30]_i_3_n_40 ,\trunc_ln345_reg_2848[30]_i_4_n_40 ,\trunc_ln345_reg_2848[30]_i_5_n_40 ,\trunc_ln345_reg_2848[30]_i_6_n_40 ,\trunc_ln345_reg_2848[30]_i_7_n_40 ,\trunc_ln345_reg_2848[30]_i_8_n_40 ,\trunc_ln345_reg_2848[30]_i_9_n_40 }));
  FDRE \trunc_ln345_reg_2848_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[3]),
        .Q(trunc_ln345_reg_2848[3]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[4]),
        .Q(trunc_ln345_reg_2848[4]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[5]),
        .Q(trunc_ln345_reg_2848[5]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[6]),
        .Q(trunc_ln345_reg_2848[6]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[7]),
        .Q(trunc_ln345_reg_2848[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln345_reg_2848_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln345_reg_2848_reg[7]_i_1_n_40 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_41 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_42 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_43 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_44 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_45 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_46 ,\trunc_ln345_reg_2848_reg[7]_i_1_n_47 }),
        .DI(reg_761[7:0]),
        .O(trunc_ln345_fu_1097_p1[7:0]),
        .S({\trunc_ln345_reg_2848[7]_i_2_n_40 ,\trunc_ln345_reg_2848[7]_i_3_n_40 ,\trunc_ln345_reg_2848[7]_i_4_n_40 ,\trunc_ln345_reg_2848[7]_i_5_n_40 ,\trunc_ln345_reg_2848[7]_i_6_n_40 ,\trunc_ln345_reg_2848[7]_i_7_n_40 ,\trunc_ln345_reg_2848[7]_i_8_n_40 ,\trunc_ln345_reg_2848[7]_i_9_n_40 }));
  FDRE \trunc_ln345_reg_2848_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[8]),
        .Q(trunc_ln345_reg_2848[8]),
        .R(1'b0));
  FDRE \trunc_ln345_reg_2848_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_detl_o_ap_vld),
        .D(trunc_ln345_fu_1097_p1[9]),
        .Q(trunc_ln345_reg_2848[9]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[0] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_53),
        .Q(sext_ln543_reg_3015[0]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[10] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_43),
        .Q(sext_ln543_reg_3015[10]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[11] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_42),
        .Q(sext_ln543_reg_3015[11]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[12] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_41),
        .Q(sext_ln543_reg_3015[12]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[13] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_40),
        .Q(sext_ln543_reg_3015[13]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[1] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_52),
        .Q(sext_ln543_reg_3015[1]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[2] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_51),
        .Q(sext_ln543_reg_3015[2]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[3] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_50),
        .Q(sext_ln543_reg_3015[3]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[4] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_49),
        .Q(sext_ln543_reg_3015[4]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[5] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_48),
        .Q(sext_ln543_reg_3015[5]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[6] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_47),
        .Q(sext_ln543_reg_3015[6]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[7] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_46),
        .Q(sext_ln543_reg_3015[7]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[8] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_45),
        .Q(sext_ln543_reg_3015[8]),
        .R(1'b0));
  FDRE \trunc_ln364_1_reg_2999_reg[9] 
       (.C(ap_clk),
        .CE(grp_decode_fu_519_dec_deth_o_ap_vld),
        .D(mul_14s_15ns_29_1_1_U75_n_44),
        .Q(sext_ln543_reg_3015[9]),
        .R(1'b0));
  FDRE \trunc_ln405_reg_3147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(idx213_fu_346_reg[0]),
        .Q(trunc_ln405_reg_3147[0]),
        .R(1'b0));
  FDRE \trunc_ln405_reg_3147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(idx213_fu_346_reg[1]),
        .Q(trunc_ln405_reg_3147[1]),
        .R(1'b0));
  FDRE \trunc_ln405_reg_3147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(idx213_fu_346_reg[2]),
        .Q(trunc_ln405_reg_3147[2]),
        .R(1'b0));
  FDRE \trunc_ln405_reg_3147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(idx213_fu_346_reg[3]),
        .Q(trunc_ln405_reg_3147[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \trunc_ln522_2_reg_2961[0]_i_1 
       (.I0(sext_ln617_fu_1736_p1[11]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .O(select_ln624_fu_1766_p3__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \trunc_ln522_2_reg_2961[1]_i_1 
       (.I0(sext_ln617_fu_1736_p1[12]),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .O(select_ln624_fu_1766_p3__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \trunc_ln522_2_reg_2961[2]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ),
        .I2(sext_ln617_fu_1736_p1[13]),
        .O(select_ln624_fu_1766_p3__0[13]));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAABAAAA)) 
    \trunc_ln522_2_reg_2961[2]_i_2 
       (.I0(\trunc_ln522_2_reg_2961[2]_i_3_n_40 ),
        .I1(\trunc_ln522_2_reg_2961[2]_i_4_n_40 ),
        .I2(\trunc_ln522_2_reg_2961[2]_i_5_n_40 ),
        .I3(\trunc_ln522_2_reg_2961[2]_i_6_n_40 ),
        .I4(\trunc_ln522_2_reg_2961[2]_i_7_n_40 ),
        .I5(\trunc_ln522_2_reg_2961[2]_i_8_n_40 ),
        .O(\trunc_ln522_2_reg_2961[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln522_2_reg_2961[2]_i_3 
       (.I0(sext_ln617_fu_1736_p1[15]),
        .I1(sext_ln617_fu_1736_p1[14]),
        .O(\trunc_ln522_2_reg_2961[2]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln522_2_reg_2961[2]_i_4 
       (.I0(sext_ln617_fu_1736_p1[15]),
        .I1(sext_ln617_fu_1736_p1[13]),
        .O(\trunc_ln522_2_reg_2961[2]_i_4_n_40 ));
  LUT5 #(
    .INIT(32'hF0F0F0D0)) 
    \trunc_ln522_2_reg_2961[2]_i_5 
       (.I0(sext_ln618_fu_1709_p1[1]),
        .I1(sext_ln617_fu_1736_p1[7]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_1736_p1[2]),
        .I4(sext_ln617_fu_1736_p1[9]),
        .O(\trunc_ln522_2_reg_2961[2]_i_5_n_40 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln522_2_reg_2961[2]_i_6 
       (.I0(sext_ln617_fu_1736_p1[6]),
        .I1(sext_ln617_fu_1736_p1[5]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_1736_p1[4]),
        .I4(sext_ln617_fu_1736_p1[10]),
        .O(\trunc_ln522_2_reg_2961[2]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'h3337)) 
    \trunc_ln522_2_reg_2961[2]_i_7 
       (.I0(sext_ln617_fu_1736_p1[8]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I2(sext_ln617_fu_1736_p1[3]),
        .I3(sext_ln618_fu_1709_p1[0]),
        .O(\trunc_ln522_2_reg_2961[2]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \trunc_ln522_2_reg_2961[2]_i_8 
       (.I0(sext_ln617_fu_1736_p1[11]),
        .I1(sext_ln617_fu_1736_p1[12]),
        .I2(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .O(\trunc_ln522_2_reg_2961[2]_i_8_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \trunc_ln522_2_reg_2961[3]_i_1 
       (.I0(\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ),
        .I1(sext_ln617_fu_1736_p1[14]),
        .I2(sext_ln617_fu_1736_p1[15]),
        .O(select_ln624_fu_1766_p3__0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_2_reg_2961[3]_i_10 
       (.I0(lshr_ln_reg_2785[0]),
        .I1(sext_ln618_fu_1709_p1[10]),
        .O(\trunc_ln522_2_reg_2961[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_2_reg_2961[3]_i_9 
       (.I0(lshr_ln_reg_2785[0]),
        .I1(sext_ln618_fu_1709_p1[11]),
        .O(\trunc_ln522_2_reg_2961[3]_i_9_n_40 ));
  FDRE \trunc_ln522_2_reg_2961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(select_ln624_fu_1766_p3__0[11]),
        .Q(\trunc_ln522_2_reg_2961_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln522_2_reg_2961_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(select_ln624_fu_1766_p3__0[12]),
        .Q(\trunc_ln522_2_reg_2961_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln522_2_reg_2961_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(select_ln624_fu_1766_p3__0[13]),
        .Q(\trunc_ln522_2_reg_2961_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln522_2_reg_2961_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(select_ln624_fu_1766_p3__0[14]),
        .Q(\trunc_ln522_2_reg_2961_reg[3]_0 [3]),
        .R(1'b0));
  CARRY8 \trunc_ln522_2_reg_2961_reg[3]_i_2 
       (.CI(\dec_nbh_reg[9]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED [7],\trunc_ln522_2_reg_2961_reg[3]_i_2_n_41 ,\NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED [5],\trunc_ln522_2_reg_2961_reg[3]_i_2_n_43 ,\trunc_ln522_2_reg_2961_reg[3]_i_2_n_44 ,\trunc_ln522_2_reg_2961_reg[3]_i_2_n_45 ,\trunc_ln522_2_reg_2961_reg[3]_i_2_n_46 ,\trunc_ln522_2_reg_2961_reg[3]_i_2_n_47 }),
        .DI({1'b0,1'b0,sext_ln618_fu_1709_p1[14:11],mux_1_1,lshr_ln_reg_2785[0]}),
        .O({\NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_O_UNCONNECTED [7:6],sext_ln617_fu_1736_p1[15:10]}),
        .S({1'b0,1'b1,\dec_nbh_reg[13] ,\trunc_ln522_2_reg_2961[3]_i_9_n_40 ,\trunc_ln522_2_reg_2961[3]_i_10_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \xa1_2_fu_338[15]_i_19 
       (.I0(sub_ln378_fu_2412_p20_out[0]),
        .O(\xa1_2_fu_338[15]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_2 
       (.I0(xa1_2_fu_338[15]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[15]_i_20 
       (.I0(sub_ln378_fu_2412_p20_out[4]),
        .I1(sub_ln378_fu_2412_p20_out[6]),
        .O(\xa1_2_fu_338[15]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[15]_i_21 
       (.I0(sub_ln378_fu_2412_p20_out[3]),
        .I1(sub_ln378_fu_2412_p20_out[5]),
        .O(\xa1_2_fu_338[15]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[15]_i_22 
       (.I0(sub_ln378_fu_2412_p20_out[2]),
        .I1(sub_ln378_fu_2412_p20_out[4]),
        .O(\xa1_2_fu_338[15]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[15]_i_23 
       (.I0(sub_ln378_fu_2412_p20_out[1]),
        .I1(sub_ln378_fu_2412_p20_out[3]),
        .O(\xa1_2_fu_338[15]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[15]_i_24 
       (.I0(sub_ln378_fu_2412_p20_out[0]),
        .I1(sub_ln378_fu_2412_p20_out[2]),
        .O(\xa1_2_fu_338[15]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xa1_2_fu_338[15]_i_25 
       (.I0(sub_ln378_fu_2412_p20_out[1]),
        .O(\xa1_2_fu_338[15]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_3 
       (.I0(xa1_2_fu_338[14]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_4 
       (.I0(xa1_2_fu_338[13]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_5 
       (.I0(xa1_2_fu_338[12]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_6 
       (.I0(xa1_2_fu_338[11]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_7 
       (.I0(xa1_2_fu_338[10]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_8 
       (.I0(xa1_2_fu_338[9]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[15]_i_9 
       (.I0(xa1_2_fu_338[8]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_19 
       (.I0(sub_ln378_fu_2412_p20_out[12]),
        .I1(sub_ln378_fu_2412_p20_out[14]),
        .O(\xa1_2_fu_338[23]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_2 
       (.I0(xa1_2_fu_338[23]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_20 
       (.I0(sub_ln378_fu_2412_p20_out[11]),
        .I1(sub_ln378_fu_2412_p20_out[13]),
        .O(\xa1_2_fu_338[23]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_21 
       (.I0(sub_ln378_fu_2412_p20_out[10]),
        .I1(sub_ln378_fu_2412_p20_out[12]),
        .O(\xa1_2_fu_338[23]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_22 
       (.I0(sub_ln378_fu_2412_p20_out[9]),
        .I1(sub_ln378_fu_2412_p20_out[11]),
        .O(\xa1_2_fu_338[23]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_23 
       (.I0(sub_ln378_fu_2412_p20_out[8]),
        .I1(sub_ln378_fu_2412_p20_out[10]),
        .O(\xa1_2_fu_338[23]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_24 
       (.I0(sub_ln378_fu_2412_p20_out[7]),
        .I1(sub_ln378_fu_2412_p20_out[9]),
        .O(\xa1_2_fu_338[23]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_25 
       (.I0(sub_ln378_fu_2412_p20_out[6]),
        .I1(sub_ln378_fu_2412_p20_out[8]),
        .O(\xa1_2_fu_338[23]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[23]_i_26 
       (.I0(sub_ln378_fu_2412_p20_out[5]),
        .I1(sub_ln378_fu_2412_p20_out[7]),
        .O(\xa1_2_fu_338[23]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_3 
       (.I0(xa1_2_fu_338[22]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_4 
       (.I0(xa1_2_fu_338[21]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_5 
       (.I0(xa1_2_fu_338[20]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_6 
       (.I0(xa1_2_fu_338[19]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_7 
       (.I0(xa1_2_fu_338[18]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_8 
       (.I0(xa1_2_fu_338[17]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[23]_i_9 
       (.I0(xa1_2_fu_338[16]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_19 
       (.I0(sub_ln378_fu_2412_p20_out[20]),
        .I1(sub_ln378_fu_2412_p20_out[22]),
        .O(\xa1_2_fu_338[31]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_2 
       (.I0(xa1_2_fu_338[31]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_20 
       (.I0(sub_ln378_fu_2412_p20_out[19]),
        .I1(sub_ln378_fu_2412_p20_out[21]),
        .O(\xa1_2_fu_338[31]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_21 
       (.I0(sub_ln378_fu_2412_p20_out[18]),
        .I1(sub_ln378_fu_2412_p20_out[20]),
        .O(\xa1_2_fu_338[31]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_22 
       (.I0(sub_ln378_fu_2412_p20_out[17]),
        .I1(sub_ln378_fu_2412_p20_out[19]),
        .O(\xa1_2_fu_338[31]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_23 
       (.I0(sub_ln378_fu_2412_p20_out[16]),
        .I1(sub_ln378_fu_2412_p20_out[18]),
        .O(\xa1_2_fu_338[31]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_24 
       (.I0(sub_ln378_fu_2412_p20_out[15]),
        .I1(sub_ln378_fu_2412_p20_out[17]),
        .O(\xa1_2_fu_338[31]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_25 
       (.I0(sub_ln378_fu_2412_p20_out[14]),
        .I1(sub_ln378_fu_2412_p20_out[16]),
        .O(\xa1_2_fu_338[31]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[31]_i_26 
       (.I0(sub_ln378_fu_2412_p20_out[13]),
        .I1(sub_ln378_fu_2412_p20_out[15]),
        .O(\xa1_2_fu_338[31]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_3 
       (.I0(xa1_2_fu_338[30]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_4 
       (.I0(xa1_2_fu_338[29]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_5 
       (.I0(xa1_2_fu_338[28]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_6 
       (.I0(xa1_2_fu_338[27]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_7 
       (.I0(xa1_2_fu_338[26]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_8 
       (.I0(xa1_2_fu_338[25]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[31]_i_9 
       (.I0(xa1_2_fu_338[24]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_19 
       (.I0(sub_ln378_fu_2412_p20_out[28]),
        .I1(sub_ln378_fu_2412_p20_out[30]),
        .O(\xa1_2_fu_338[39]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_2 
       (.I0(xa1_2_fu_338[39]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_20 
       (.I0(sub_ln378_fu_2412_p20_out[27]),
        .I1(sub_ln378_fu_2412_p20_out[29]),
        .O(\xa1_2_fu_338[39]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_21 
       (.I0(sub_ln378_fu_2412_p20_out[26]),
        .I1(sub_ln378_fu_2412_p20_out[28]),
        .O(\xa1_2_fu_338[39]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_22 
       (.I0(sub_ln378_fu_2412_p20_out[25]),
        .I1(sub_ln378_fu_2412_p20_out[27]),
        .O(\xa1_2_fu_338[39]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_23 
       (.I0(sub_ln378_fu_2412_p20_out[24]),
        .I1(sub_ln378_fu_2412_p20_out[26]),
        .O(\xa1_2_fu_338[39]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_24 
       (.I0(sub_ln378_fu_2412_p20_out[23]),
        .I1(sub_ln378_fu_2412_p20_out[25]),
        .O(\xa1_2_fu_338[39]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_25 
       (.I0(sub_ln378_fu_2412_p20_out[22]),
        .I1(sub_ln378_fu_2412_p20_out[24]),
        .O(\xa1_2_fu_338[39]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[39]_i_26 
       (.I0(sub_ln378_fu_2412_p20_out[21]),
        .I1(sub_ln378_fu_2412_p20_out[23]),
        .O(\xa1_2_fu_338[39]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_3 
       (.I0(xa1_2_fu_338[38]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_4 
       (.I0(xa1_2_fu_338[37]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_5 
       (.I0(xa1_2_fu_338[36]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_6 
       (.I0(xa1_2_fu_338[35]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_7 
       (.I0(xa1_2_fu_338[34]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_8 
       (.I0(xa1_2_fu_338[33]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[39]_i_9 
       (.I0(xa1_2_fu_338[32]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[39]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[45]_i_14 
       (.I0(sub_ln378_fu_2412_p20_out[30]),
        .I1(sub_ln378_fu_2412_p20_out[31]),
        .O(\xa1_2_fu_338[45]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[45]_i_15 
       (.I0(sub_ln378_fu_2412_p20_out[31]),
        .I1(sub_ln378_fu_2412_p20_out[30]),
        .O(\xa1_2_fu_338[45]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa1_2_fu_338[45]_i_16 
       (.I0(sub_ln378_fu_2412_p20_out[31]),
        .I1(sub_ln378_fu_2412_p20_out[29]),
        .O(\xa1_2_fu_338[45]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[45]_i_2 
       (.I0(xa1_2_fu_338[44]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[45]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[45]_i_3 
       (.I0(xa1_2_fu_338[43]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[45]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[45]_i_4 
       (.I0(xa1_2_fu_338[42]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[45]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[45]_i_5 
       (.I0(xa1_2_fu_338[41]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[45]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[45]_i_6 
       (.I0(xa1_2_fu_338[40]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[45]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_2 
       (.I0(xa1_2_fu_338[7]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_3 
       (.I0(xa1_2_fu_338[6]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_4 
       (.I0(xa1_2_fu_338[5]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_5 
       (.I0(xa1_2_fu_338[4]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_6 
       (.I0(xa1_2_fu_338[3]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_7 
       (.I0(xa1_2_fu_338[2]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_8 
       (.I0(xa1_2_fu_338[1]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa1_2_fu_338[7]_i_9 
       (.I0(xa1_2_fu_338[0]),
        .I1(ap_CS_fsm_state23),
        .O(\xa1_2_fu_338[7]_i_9_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_132),
        .Q(xa1_2_fu_338[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[10] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_122),
        .Q(xa1_2_fu_338[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[11] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_121),
        .Q(xa1_2_fu_338[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[12] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_120),
        .Q(xa1_2_fu_338[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[13] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_119),
        .Q(xa1_2_fu_338[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[14] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_118),
        .Q(xa1_2_fu_338[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[15] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_117),
        .Q(xa1_2_fu_338[15]),
        .R(1'b0));
  CARRY8 \xa1_2_fu_338_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[15]_i_18_n_40 ,\xa1_2_fu_338_reg[15]_i_18_n_41 ,\xa1_2_fu_338_reg[15]_i_18_n_42 ,\xa1_2_fu_338_reg[15]_i_18_n_43 ,\xa1_2_fu_338_reg[15]_i_18_n_44 ,\xa1_2_fu_338_reg[15]_i_18_n_45 ,\xa1_2_fu_338_reg[15]_i_18_n_46 ,\xa1_2_fu_338_reg[15]_i_18_n_47 }),
        .DI({sub_ln378_fu_2412_p20_out[4:0],1'b0,\xa1_2_fu_338[15]_i_19_n_40 ,1'b0}),
        .O({sext_ln333_fu_2450_p1[8:2],\NLW_xa1_2_fu_338_reg[15]_i_18_O_UNCONNECTED [0]}),
        .S({\xa1_2_fu_338[15]_i_20_n_40 ,\xa1_2_fu_338[15]_i_21_n_40 ,\xa1_2_fu_338[15]_i_22_n_40 ,\xa1_2_fu_338[15]_i_23_n_40 ,\xa1_2_fu_338[15]_i_24_n_40 ,\xa1_2_fu_338[15]_i_25_n_40 ,sub_ln378_fu_2412_p20_out[0],1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[16] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_116),
        .Q(xa1_2_fu_338[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[17] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_115),
        .Q(xa1_2_fu_338[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[18] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_114),
        .Q(xa1_2_fu_338[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[19] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_113),
        .Q(xa1_2_fu_338[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_131),
        .Q(xa1_2_fu_338[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[20] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_112),
        .Q(xa1_2_fu_338[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[21] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_111),
        .Q(xa1_2_fu_338[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[22] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_110),
        .Q(xa1_2_fu_338[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[23] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_109),
        .Q(xa1_2_fu_338[23]),
        .R(1'b0));
  CARRY8 \xa1_2_fu_338_reg[23]_i_18 
       (.CI(\xa1_2_fu_338_reg[15]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[23]_i_18_n_40 ,\xa1_2_fu_338_reg[23]_i_18_n_41 ,\xa1_2_fu_338_reg[23]_i_18_n_42 ,\xa1_2_fu_338_reg[23]_i_18_n_43 ,\xa1_2_fu_338_reg[23]_i_18_n_44 ,\xa1_2_fu_338_reg[23]_i_18_n_45 ,\xa1_2_fu_338_reg[23]_i_18_n_46 ,\xa1_2_fu_338_reg[23]_i_18_n_47 }),
        .DI(sub_ln378_fu_2412_p20_out[12:5]),
        .O(sext_ln333_fu_2450_p1[16:9]),
        .S({\xa1_2_fu_338[23]_i_19_n_40 ,\xa1_2_fu_338[23]_i_20_n_40 ,\xa1_2_fu_338[23]_i_21_n_40 ,\xa1_2_fu_338[23]_i_22_n_40 ,\xa1_2_fu_338[23]_i_23_n_40 ,\xa1_2_fu_338[23]_i_24_n_40 ,\xa1_2_fu_338[23]_i_25_n_40 ,\xa1_2_fu_338[23]_i_26_n_40 }));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[24] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_108),
        .Q(xa1_2_fu_338[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[25] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_107),
        .Q(xa1_2_fu_338[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[26] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_106),
        .Q(xa1_2_fu_338[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[27] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_105),
        .Q(xa1_2_fu_338[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[28] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_104),
        .Q(xa1_2_fu_338[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[29] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_103),
        .Q(xa1_2_fu_338[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_130),
        .Q(xa1_2_fu_338[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[30] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_102),
        .Q(xa1_2_fu_338[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[31] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_101),
        .Q(xa1_2_fu_338[31]),
        .R(1'b0));
  CARRY8 \xa1_2_fu_338_reg[31]_i_18 
       (.CI(\xa1_2_fu_338_reg[23]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[31]_i_18_n_40 ,\xa1_2_fu_338_reg[31]_i_18_n_41 ,\xa1_2_fu_338_reg[31]_i_18_n_42 ,\xa1_2_fu_338_reg[31]_i_18_n_43 ,\xa1_2_fu_338_reg[31]_i_18_n_44 ,\xa1_2_fu_338_reg[31]_i_18_n_45 ,\xa1_2_fu_338_reg[31]_i_18_n_46 ,\xa1_2_fu_338_reg[31]_i_18_n_47 }),
        .DI(sub_ln378_fu_2412_p20_out[20:13]),
        .O(sext_ln333_fu_2450_p1[24:17]),
        .S({\xa1_2_fu_338[31]_i_19_n_40 ,\xa1_2_fu_338[31]_i_20_n_40 ,\xa1_2_fu_338[31]_i_21_n_40 ,\xa1_2_fu_338[31]_i_22_n_40 ,\xa1_2_fu_338[31]_i_23_n_40 ,\xa1_2_fu_338[31]_i_24_n_40 ,\xa1_2_fu_338[31]_i_25_n_40 ,\xa1_2_fu_338[31]_i_26_n_40 }));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[32] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_100),
        .Q(xa1_2_fu_338[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[33] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_99),
        .Q(xa1_2_fu_338[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[34] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_98),
        .Q(xa1_2_fu_338[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[35] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_97),
        .Q(xa1_2_fu_338[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[36] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_96),
        .Q(xa1_2_fu_338[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[37] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_95),
        .Q(xa1_2_fu_338[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[38] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_94),
        .Q(xa1_2_fu_338[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[39] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_93),
        .Q(xa1_2_fu_338[39]),
        .R(1'b0));
  CARRY8 \xa1_2_fu_338_reg[39]_i_18 
       (.CI(\xa1_2_fu_338_reg[31]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[39]_i_18_n_40 ,\xa1_2_fu_338_reg[39]_i_18_n_41 ,\xa1_2_fu_338_reg[39]_i_18_n_42 ,\xa1_2_fu_338_reg[39]_i_18_n_43 ,\xa1_2_fu_338_reg[39]_i_18_n_44 ,\xa1_2_fu_338_reg[39]_i_18_n_45 ,\xa1_2_fu_338_reg[39]_i_18_n_46 ,\xa1_2_fu_338_reg[39]_i_18_n_47 }),
        .DI(sub_ln378_fu_2412_p20_out[28:21]),
        .O(sext_ln333_fu_2450_p1[32:25]),
        .S({\xa1_2_fu_338[39]_i_19_n_40 ,\xa1_2_fu_338[39]_i_20_n_40 ,\xa1_2_fu_338[39]_i_21_n_40 ,\xa1_2_fu_338[39]_i_22_n_40 ,\xa1_2_fu_338[39]_i_23_n_40 ,\xa1_2_fu_338[39]_i_24_n_40 ,\xa1_2_fu_338[39]_i_25_n_40 ,\xa1_2_fu_338[39]_i_26_n_40 }));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_129),
        .Q(xa1_2_fu_338[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[40] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_92),
        .Q(xa1_2_fu_338[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[41] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_91),
        .Q(xa1_2_fu_338[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[42] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_90),
        .Q(xa1_2_fu_338[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[43] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_89),
        .Q(xa1_2_fu_338[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[44] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_88),
        .Q(xa1_2_fu_338[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[45] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_87),
        .Q(xa1_2_fu_338[45]),
        .R(1'b0));
  CARRY8 \xa1_2_fu_338_reg[45]_i_13 
       (.CI(\xa1_2_fu_338_reg[39]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xa1_2_fu_338_reg[45]_i_13_CO_UNCONNECTED [7:3],\xa1_2_fu_338_reg[45]_i_13_n_45 ,\xa1_2_fu_338_reg[45]_i_13_n_46 ,\xa1_2_fu_338_reg[45]_i_13_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln378_fu_2412_p20_out[30],sub_ln378_fu_2412_p20_out[31],sub_ln378_fu_2412_p20_out[29]}),
        .O({\NLW_xa1_2_fu_338_reg[45]_i_13_O_UNCONNECTED [7:4],sext_ln333_fu_2450_p1[36:33]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\xa1_2_fu_338[45]_i_14_n_40 ,\xa1_2_fu_338[45]_i_15_n_40 ,\xa1_2_fu_338[45]_i_16_n_40 }));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_128),
        .Q(xa1_2_fu_338[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_127),
        .Q(xa1_2_fu_338[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_126),
        .Q(xa1_2_fu_338[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_125),
        .Q(xa1_2_fu_338[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[8] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_124),
        .Q(xa1_2_fu_338[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa1_2_fu_338_reg[9] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U63_n_123),
        .Q(xa1_2_fu_338[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_60),
        .Q(\xa2_2_fu_334_reg_n_40_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[10] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_66),
        .Q(\xa2_2_fu_334_reg[35]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[11] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_65),
        .Q(\xa2_2_fu_334_reg[35]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[12] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_64),
        .Q(\xa2_2_fu_334_reg[35]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[13] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_63),
        .Q(\xa2_2_fu_334_reg[35]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[14] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_62),
        .Q(\xa2_2_fu_334_reg[35]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[15] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_61),
        .Q(\xa2_2_fu_334_reg[35]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[16] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_76),
        .Q(\xa2_2_fu_334_reg[35]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[17] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_75),
        .Q(\xa2_2_fu_334_reg[35]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[18] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_74),
        .Q(\xa2_2_fu_334_reg[35]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[19] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_73),
        .Q(\xa2_2_fu_334_reg[35]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_59),
        .Q(\xa2_2_fu_334_reg_n_40_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[20] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_72),
        .Q(\xa2_2_fu_334_reg[35]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[21] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_71),
        .Q(\xa2_2_fu_334_reg[35]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[22] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_70),
        .Q(\xa2_2_fu_334_reg[35]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[23] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_69),
        .Q(\xa2_2_fu_334_reg[35]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[24] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_84),
        .Q(\xa2_2_fu_334_reg[35]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[25] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_83),
        .Q(\xa2_2_fu_334_reg[35]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[26] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_82),
        .Q(\xa2_2_fu_334_reg[35]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[27] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_81),
        .Q(\xa2_2_fu_334_reg[35]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[28] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_80),
        .Q(\xa2_2_fu_334_reg[35]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[29] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_79),
        .Q(\xa2_2_fu_334_reg[35]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_58),
        .Q(\xa2_2_fu_334_reg[35]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[30] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_78),
        .Q(\xa2_2_fu_334_reg[35]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[31] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_77),
        .Q(\xa2_2_fu_334_reg[35]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[32] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_92),
        .Q(\xa2_2_fu_334_reg[35]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[33] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_91),
        .Q(\xa2_2_fu_334_reg[35]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[34] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_90),
        .Q(\xa2_2_fu_334_reg[35]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[35] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_89),
        .Q(\xa2_2_fu_334_reg[35]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[36] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_88),
        .Q(xa2_2_fu_334_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[37] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_87),
        .Q(xa2_2_fu_334_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[38] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_86),
        .Q(xa2_2_fu_334_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[39] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_85),
        .Q(xa2_2_fu_334_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_57),
        .Q(\xa2_2_fu_334_reg[35]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[40] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_98),
        .Q(xa2_2_fu_334_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[41] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_97),
        .Q(xa2_2_fu_334_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[42] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_96),
        .Q(xa2_2_fu_334_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[43] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_95),
        .Q(xa2_2_fu_334_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[44] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_94),
        .Q(xa2_2_fu_334_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[45] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_93),
        .Q(xa2_2_fu_334_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[4] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_56),
        .Q(\xa2_2_fu_334_reg[35]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[5] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_55),
        .Q(\xa2_2_fu_334_reg[35]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[6] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_54),
        .Q(\xa2_2_fu_334_reg[35]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[7] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_53),
        .Q(\xa2_2_fu_334_reg[35]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[8] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_68),
        .Q(\xa2_2_fu_334_reg[35]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa2_2_fu_334_reg[9] 
       (.C(ap_clk),
        .CE(xa2_2_fu_334),
        .D(mul_15s_32s_47_1_1_U64_n_67),
        .Q(\xa2_2_fu_334_reg[35]_0 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xout1[27]_i_2 
       (.I0(xa1_2_fu_338[38]),
        .O(\xout1[27]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[27]_i_3 
       (.I0(xa1_2_fu_338[40]),
        .I1(xa1_2_fu_338[41]),
        .O(\xout1[27]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[27]_i_4 
       (.I0(xa1_2_fu_338[39]),
        .I1(xa1_2_fu_338[40]),
        .O(\xout1[27]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[27]_i_5 
       (.I0(xa1_2_fu_338[38]),
        .I1(xa1_2_fu_338[39]),
        .O(\xout1[27]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[31]_i_2 
       (.I0(xa1_2_fu_338[44]),
        .I1(xa1_2_fu_338[45]),
        .O(\xout1[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[31]_i_3 
       (.I0(xa1_2_fu_338[43]),
        .I1(xa1_2_fu_338[44]),
        .O(\xout1[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[31]_i_4 
       (.I0(xa1_2_fu_338[42]),
        .I1(xa1_2_fu_338[43]),
        .O(\xout1[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout1[31]_i_5 
       (.I0(xa1_2_fu_338[41]),
        .I1(xa1_2_fu_338[42]),
        .O(\xout1[31]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \xout1[3]_i_11 
       (.I0(q0[1]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(sext_ln386_fu_2454_p1[1]),
        .O(grp_fu_667_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \xout1[3]_i_12 
       (.I0(q0[0]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(sext_ln386_fu_2454_p1[0]),
        .O(grp_fu_667_p0[0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \xout1[3]_i_19 
       (.I0(sext_ln386_fu_2454_p1[1]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(q0[1]),
        .I3(xa1_2_fu_338[3]),
        .O(\xout1[3]_i_19_n_40 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \xout1[3]_i_20 
       (.I0(sext_ln386_fu_2454_p1[0]),
        .I1(grp_decode_fu_519_xout2_ap_vld),
        .I2(q0[0]),
        .I3(xa1_2_fu_338[2]),
        .O(\xout1[3]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_3 
       (.I0(xa2_2_fu_334_reg[40]),
        .I1(xa2_2_fu_334_reg[41]),
        .O(\xout2[27]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_4 
       (.I0(xa2_2_fu_334_reg[39]),
        .I1(xa2_2_fu_334_reg[40]),
        .O(\xout2[27]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_5 
       (.I0(xa2_2_fu_334_reg[38]),
        .I1(xa2_2_fu_334_reg[39]),
        .O(\xout2[27]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_6 
       (.I0(xa2_2_fu_334_reg[37]),
        .I1(xa2_2_fu_334_reg[38]),
        .O(\xout2[27]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_7 
       (.I0(xa2_2_fu_334_reg[36]),
        .I1(xa2_2_fu_334_reg[37]),
        .O(\xout2[27]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[27]_i_8 
       (.I0(xa2_2_fu_334_reg[36]),
        .I1(DI[2]),
        .O(\xout2[27]_i_8_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xout2[31]_i_1 
       (.I0(grp_decode_fu_519_xout2_ap_vld),
        .I1(\q0_reg[10] [5]),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[31]_i_3 
       (.I0(xa2_2_fu_334_reg[44]),
        .I1(xa2_2_fu_334_reg[45]),
        .O(\xout2[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[31]_i_4 
       (.I0(xa2_2_fu_334_reg[43]),
        .I1(xa2_2_fu_334_reg[44]),
        .O(\xout2[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[31]_i_5 
       (.I0(xa2_2_fu_334_reg[42]),
        .I1(xa2_2_fu_334_reg[43]),
        .O(\xout2[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xout2[31]_i_6 
       (.I0(xa2_2_fu_334_reg[41]),
        .I1(xa2_2_fu_334_reg[42]),
        .O(\xout2[31]_i_6_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[27]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\xout2_reg[27]_i_1_n_40 ,\xout2_reg[27]_i_1_n_41 ,\xout2_reg[27]_i_1_n_42 ,\xout2_reg[27]_i_1_n_43 ,\xout2_reg[27]_i_1_n_44 ,\xout2_reg[27]_i_1_n_45 ,\xout2_reg[27]_i_1_n_46 ,\xout2_reg[27]_i_1_n_47 }),
        .DI({xa2_2_fu_334_reg[40:36],DI}),
        .O(\xa2_2_fu_334_reg[43]_0 [7:0]),
        .S({\xout2[27]_i_3_n_40 ,\xout2[27]_i_4_n_40 ,\xout2[27]_i_5_n_40 ,\xout2[27]_i_6_n_40 ,\xout2[27]_i_7_n_40 ,\xout2[27]_i_8_n_40 ,\xout2_reg[27] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout2_reg[31]_i_2 
       (.CI(\xout2_reg[27]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xout2_reg[31]_i_2_CO_UNCONNECTED [7:3],\xout2_reg[31]_i_2_n_45 ,\xout2_reg[31]_i_2_n_46 ,\xout2_reg[31]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,xa2_2_fu_334_reg[43:41]}),
        .O({\NLW_xout2_reg[31]_i_2_O_UNCONNECTED [7:4],\xa2_2_fu_334_reg[43]_0 [11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\xout2[31]_i_3_n_40 ,\xout2[31]_i_4_n_40 ,\xout2[31]_i_5_n_40 ,\xout2[31]_i_6_n_40 }));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_85),
        .Q(\zl_6_fu_302_reg_n_40_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_75),
        .Q(\zl_6_fu_302_reg_n_40_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_74),
        .Q(\zl_6_fu_302_reg_n_40_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_73),
        .Q(\zl_6_fu_302_reg_n_40_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_72),
        .Q(\zl_6_fu_302_reg_n_40_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_71),
        .Q(trunc_ln_fu_1075_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_70),
        .Q(trunc_ln_fu_1075_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_69),
        .Q(trunc_ln_fu_1075_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_68),
        .Q(trunc_ln_fu_1075_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_67),
        .Q(trunc_ln_fu_1075_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_66),
        .Q(trunc_ln_fu_1075_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_84),
        .Q(\zl_6_fu_302_reg_n_40_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_65),
        .Q(trunc_ln_fu_1075_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_64),
        .Q(trunc_ln_fu_1075_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_63),
        .Q(trunc_ln_fu_1075_p4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_62),
        .Q(trunc_ln_fu_1075_p4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_61),
        .Q(trunc_ln_fu_1075_p4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_60),
        .Q(trunc_ln_fu_1075_p4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_59),
        .Q(trunc_ln_fu_1075_p4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_58),
        .Q(trunc_ln_fu_1075_p4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_57),
        .Q(trunc_ln_fu_1075_p4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_56),
        .Q(trunc_ln_fu_1075_p4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_83),
        .Q(\zl_6_fu_302_reg_n_40_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_55),
        .Q(trunc_ln_fu_1075_p4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_54),
        .Q(trunc_ln_fu_1075_p4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_53),
        .Q(trunc_ln_fu_1075_p4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_52),
        .Q(trunc_ln_fu_1075_p4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_51),
        .Q(trunc_ln_fu_1075_p4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_50),
        .Q(trunc_ln_fu_1075_p4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_49),
        .Q(trunc_ln_fu_1075_p4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_48),
        .Q(trunc_ln_fu_1075_p4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_47),
        .Q(trunc_ln_fu_1075_p4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_46),
        .Q(trunc_ln_fu_1075_p4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_82),
        .Q(\zl_6_fu_302_reg_n_40_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_45),
        .Q(trunc_ln_fu_1075_p4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_44),
        .Q(trunc_ln_fu_1075_p4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_43),
        .Q(trunc_ln_fu_1075_p4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_42),
        .Q(trunc_ln_fu_1075_p4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_41),
        .Q(trunc_ln_fu_1075_p4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_40),
        .Q(trunc_ln_fu_1075_p4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_81),
        .Q(\zl_6_fu_302_reg_n_40_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_80),
        .Q(\zl_6_fu_302_reg_n_40_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_79),
        .Q(\zl_6_fu_302_reg_n_40_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_78),
        .Q(\zl_6_fu_302_reg_n_40_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_77),
        .Q(\zl_6_fu_302_reg_n_40_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_6_fu_302_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__0_n_40 ),
        .D(mul_16s_32s_48_1_1_U66_n_76),
        .Q(\zl_6_fu_302_reg_n_40_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_85),
        .Q(\zl_9_fu_318_reg_n_40_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_75),
        .Q(\zl_9_fu_318_reg_n_40_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_74),
        .Q(\zl_9_fu_318_reg_n_40_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_73),
        .Q(\zl_9_fu_318_reg_n_40_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_72),
        .Q(\zl_9_fu_318_reg_n_40_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_71),
        .Q(trunc_ln469_2_fu_1830_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_70),
        .Q(trunc_ln469_2_fu_1830_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_69),
        .Q(trunc_ln469_2_fu_1830_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_68),
        .Q(trunc_ln469_2_fu_1830_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_67),
        .Q(trunc_ln469_2_fu_1830_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_66),
        .Q(trunc_ln469_2_fu_1830_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_84),
        .Q(\zl_9_fu_318_reg_n_40_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_65),
        .Q(trunc_ln469_2_fu_1830_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_64),
        .Q(trunc_ln469_2_fu_1830_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_63),
        .Q(trunc_ln469_2_fu_1830_p4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_62),
        .Q(trunc_ln469_2_fu_1830_p4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_61),
        .Q(trunc_ln469_2_fu_1830_p4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_60),
        .Q(trunc_ln469_2_fu_1830_p4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_59),
        .Q(trunc_ln469_2_fu_1830_p4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_58),
        .Q(trunc_ln469_2_fu_1830_p4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_57),
        .Q(trunc_ln469_2_fu_1830_p4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_56),
        .Q(trunc_ln469_2_fu_1830_p4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_83),
        .Q(\zl_9_fu_318_reg_n_40_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_55),
        .Q(trunc_ln469_2_fu_1830_p4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_54),
        .Q(trunc_ln469_2_fu_1830_p4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_53),
        .Q(trunc_ln469_2_fu_1830_p4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_52),
        .Q(trunc_ln469_2_fu_1830_p4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_51),
        .Q(trunc_ln469_2_fu_1830_p4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_50),
        .Q(trunc_ln469_2_fu_1830_p4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_49),
        .Q(trunc_ln469_2_fu_1830_p4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_48),
        .Q(trunc_ln469_2_fu_1830_p4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_47),
        .Q(trunc_ln469_2_fu_1830_p4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_46),
        .Q(trunc_ln469_2_fu_1830_p4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_82),
        .Q(\zl_9_fu_318_reg_n_40_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_45),
        .Q(trunc_ln469_2_fu_1830_p4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_44),
        .Q(trunc_ln469_2_fu_1830_p4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_43),
        .Q(trunc_ln469_2_fu_1830_p4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_42),
        .Q(trunc_ln469_2_fu_1830_p4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_41),
        .Q(trunc_ln469_2_fu_1830_p4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_40),
        .Q(trunc_ln469_2_fu_1830_p4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_81),
        .Q(\zl_9_fu_318_reg_n_40_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_80),
        .Q(\zl_9_fu_318_reg_n_40_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_79),
        .Q(\zl_9_fu_318_reg_n_40_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_78),
        .Q(\zl_9_fu_318_reg_n_40_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_77),
        .Q(\zl_9_fu_318_reg_n_40_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_9_fu_318_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[13]_i_1__0_n_40 ),
        .D(mul_14s_32s_46_1_1_U62_n_76),
        .Q(\zl_9_fu_318_reg_n_40_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_bpl_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W
   (D,
    \q0_reg[29]_0 ,
    \i_22_fu_208_reg[1] ,
    ap_clk,
    p_0_in,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    S,
    ram_reg_0_7_14_14_i_1__2_0,
    ram_reg_0_7_22_22_i_1__2_0,
    ram_reg_0_7_30_30_i_1__2_0,
    Q,
    \i_22_fu_208_reg[0] ,
    ram_reg_0_7_6_6_i_2__2_0,
    CEA2);
  output [31:0]D;
  output [23:0]\q0_reg[29]_0 ;
  output \i_22_fu_208_reg[1] ;
  input ap_clk;
  input p_0_in;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [5:0]S;
  input [7:0]ram_reg_0_7_14_14_i_1__2_0;
  input [7:0]ram_reg_0_7_22_22_i_1__2_0;
  input [1:0]ram_reg_0_7_30_30_i_1__2_0;
  input [2:0]Q;
  input [0:0]\i_22_fu_208_reg[0] ;
  input [0:0]ram_reg_0_7_6_6_i_2__2_0;
  input CEA2;

  wire CEA2;
  wire [31:0]D;
  wire [2:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [31:0]dec_del_bph_q0;
  wire [7:6]\grp_decode_fu_519/wd3_9_fu_2270_p4 ;
  wire [31:0]grp_decode_fu_519_dec_del_bph_d0;
  wire [0:0]\i_22_fu_208_reg[0] ;
  wire \i_22_fu_208_reg[1] ;
  wire p_0_in;
  wire [23:0]\q0_reg[29]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire ram_reg_0_7_0_0_i_10__2_n_40;
  wire ram_reg_0_7_0_0_i_11__2_n_40;
  wire ram_reg_0_7_0_0_i_12__0_n_40;
  wire ram_reg_0_7_0_0_i_13__2_n_40;
  wire ram_reg_0_7_0_0_i_14__2_n_40;
  wire ram_reg_0_7_0_0_i_15__2_n_40;
  wire ram_reg_0_7_0_0_i_16__2_n_40;
  wire ram_reg_0_7_0_0_i_17__2_n_40;
  wire ram_reg_0_7_0_0_i_18__2_n_40;
  wire ram_reg_0_7_0_0_i_1__2_n_40;
  wire ram_reg_0_7_0_0_i_6__2_n_40;
  wire ram_reg_0_7_0_0_i_6__2_n_41;
  wire ram_reg_0_7_0_0_i_6__2_n_42;
  wire ram_reg_0_7_0_0_i_6__2_n_43;
  wire ram_reg_0_7_0_0_i_6__2_n_44;
  wire ram_reg_0_7_0_0_i_6__2_n_45;
  wire ram_reg_0_7_0_0_i_6__2_n_46;
  wire ram_reg_0_7_0_0_i_6__2_n_47;
  wire ram_reg_0_7_10_10_i_1__2_n_40;
  wire ram_reg_0_7_11_11_i_1__2_n_40;
  wire ram_reg_0_7_12_12_i_1__2_n_40;
  wire ram_reg_0_7_13_13_i_1__2_n_40;
  wire ram_reg_0_7_14_14_i_12__2_n_40;
  wire ram_reg_0_7_14_14_i_13__2_n_40;
  wire ram_reg_0_7_14_14_i_14__2_n_40;
  wire ram_reg_0_7_14_14_i_15__2_n_40;
  wire ram_reg_0_7_14_14_i_16__2_n_40;
  wire ram_reg_0_7_14_14_i_17__2_n_40;
  wire ram_reg_0_7_14_14_i_18__2_n_40;
  wire ram_reg_0_7_14_14_i_19__2_n_40;
  wire [7:0]ram_reg_0_7_14_14_i_1__2_0;
  wire ram_reg_0_7_14_14_i_1__2_n_40;
  wire ram_reg_0_7_14_14_i_2__2_n_40;
  wire ram_reg_0_7_14_14_i_2__2_n_41;
  wire ram_reg_0_7_14_14_i_2__2_n_42;
  wire ram_reg_0_7_14_14_i_2__2_n_43;
  wire ram_reg_0_7_14_14_i_2__2_n_44;
  wire ram_reg_0_7_14_14_i_2__2_n_45;
  wire ram_reg_0_7_14_14_i_2__2_n_46;
  wire ram_reg_0_7_14_14_i_2__2_n_47;
  wire ram_reg_0_7_14_14_i_3__2_n_40;
  wire ram_reg_0_7_14_14_i_3__2_n_41;
  wire ram_reg_0_7_14_14_i_3__2_n_42;
  wire ram_reg_0_7_14_14_i_3__2_n_43;
  wire ram_reg_0_7_14_14_i_3__2_n_44;
  wire ram_reg_0_7_14_14_i_3__2_n_45;
  wire ram_reg_0_7_14_14_i_3__2_n_46;
  wire ram_reg_0_7_14_14_i_3__2_n_47;
  wire ram_reg_0_7_15_15_i_1__2_n_40;
  wire ram_reg_0_7_16_16_i_1__2_n_40;
  wire ram_reg_0_7_17_17_i_1__2_n_40;
  wire ram_reg_0_7_18_18_i_1__2_n_40;
  wire ram_reg_0_7_19_19_i_1__2_n_40;
  wire ram_reg_0_7_1_1_i_10__2_n_40;
  wire ram_reg_0_7_1_1_i_1__2_n_40;
  wire ram_reg_0_7_1_1_i_2__2_n_40;
  wire ram_reg_0_7_1_1_i_2__2_n_41;
  wire ram_reg_0_7_1_1_i_2__2_n_42;
  wire ram_reg_0_7_1_1_i_2__2_n_43;
  wire ram_reg_0_7_1_1_i_2__2_n_44;
  wire ram_reg_0_7_1_1_i_2__2_n_45;
  wire ram_reg_0_7_1_1_i_2__2_n_46;
  wire ram_reg_0_7_1_1_i_2__2_n_47;
  wire ram_reg_0_7_1_1_i_3__2_n_40;
  wire ram_reg_0_7_1_1_i_4__2_n_40;
  wire ram_reg_0_7_1_1_i_5__2_n_40;
  wire ram_reg_0_7_1_1_i_6__2_n_40;
  wire ram_reg_0_7_1_1_i_7__2_n_40;
  wire ram_reg_0_7_1_1_i_8__2_n_40;
  wire ram_reg_0_7_1_1_i_9__2_n_40;
  wire ram_reg_0_7_20_20_i_1__2_n_40;
  wire ram_reg_0_7_21_21_i_1__2_n_40;
  wire ram_reg_0_7_22_22_i_12__2_n_40;
  wire ram_reg_0_7_22_22_i_13__2_n_40;
  wire ram_reg_0_7_22_22_i_14__2_n_40;
  wire ram_reg_0_7_22_22_i_15__2_n_40;
  wire ram_reg_0_7_22_22_i_16__2_n_40;
  wire ram_reg_0_7_22_22_i_17__2_n_40;
  wire ram_reg_0_7_22_22_i_18__2_n_40;
  wire [7:0]ram_reg_0_7_22_22_i_1__2_0;
  wire ram_reg_0_7_22_22_i_1__2_n_40;
  wire ram_reg_0_7_22_22_i_2__2_n_40;
  wire ram_reg_0_7_22_22_i_2__2_n_41;
  wire ram_reg_0_7_22_22_i_2__2_n_42;
  wire ram_reg_0_7_22_22_i_2__2_n_43;
  wire ram_reg_0_7_22_22_i_2__2_n_44;
  wire ram_reg_0_7_22_22_i_2__2_n_45;
  wire ram_reg_0_7_22_22_i_2__2_n_46;
  wire ram_reg_0_7_22_22_i_2__2_n_47;
  wire ram_reg_0_7_22_22_i_3__2_n_42;
  wire ram_reg_0_7_22_22_i_3__2_n_43;
  wire ram_reg_0_7_22_22_i_3__2_n_44;
  wire ram_reg_0_7_22_22_i_3__2_n_45;
  wire ram_reg_0_7_22_22_i_3__2_n_46;
  wire ram_reg_0_7_22_22_i_3__2_n_47;
  wire ram_reg_0_7_23_23_i_1__2_n_40;
  wire ram_reg_0_7_24_24_i_1__2_n_40;
  wire ram_reg_0_7_25_25_i_1__2_n_40;
  wire ram_reg_0_7_26_26_i_1__2_n_40;
  wire ram_reg_0_7_27_27_i_1__2_n_40;
  wire ram_reg_0_7_28_28_i_1__2_n_40;
  wire ram_reg_0_7_29_29_i_1__2_n_40;
  wire ram_reg_0_7_2_2_i_1__2_n_40;
  wire [1:0]ram_reg_0_7_30_30_i_1__2_0;
  wire ram_reg_0_7_30_30_i_1__2_n_40;
  wire ram_reg_0_7_30_30_i_2__2_n_47;
  wire ram_reg_0_7_31_31_i_1__2_n_40;
  wire ram_reg_0_7_3_3_i_1__2_n_40;
  wire ram_reg_0_7_4_4_i_1__2_n_40;
  wire ram_reg_0_7_5_5_i_1__2_n_40;
  wire ram_reg_0_7_6_6_i_10__2_n_40;
  wire ram_reg_0_7_6_6_i_11__2_n_40;
  wire ram_reg_0_7_6_6_i_12__2_n_40;
  wire ram_reg_0_7_6_6_i_13__2_n_40;
  wire ram_reg_0_7_6_6_i_14__2_n_40;
  wire ram_reg_0_7_6_6_i_15__2_n_40;
  wire ram_reg_0_7_6_6_i_16__2_n_40;
  wire ram_reg_0_7_6_6_i_17__2_n_40;
  wire ram_reg_0_7_6_6_i_18__2_n_40;
  wire ram_reg_0_7_6_6_i_1__2_n_40;
  wire [0:0]ram_reg_0_7_6_6_i_2__2_0;
  wire ram_reg_0_7_6_6_i_2__2_n_40;
  wire ram_reg_0_7_6_6_i_2__2_n_41;
  wire ram_reg_0_7_6_6_i_2__2_n_42;
  wire ram_reg_0_7_6_6_i_2__2_n_43;
  wire ram_reg_0_7_6_6_i_2__2_n_44;
  wire ram_reg_0_7_6_6_i_2__2_n_45;
  wire ram_reg_0_7_6_6_i_2__2_n_46;
  wire ram_reg_0_7_6_6_i_2__2_n_47;
  wire ram_reg_0_7_6_6_i_3__2_n_40;
  wire ram_reg_0_7_6_6_i_3__2_n_41;
  wire ram_reg_0_7_6_6_i_3__2_n_42;
  wire ram_reg_0_7_6_6_i_3__2_n_43;
  wire ram_reg_0_7_6_6_i_3__2_n_44;
  wire ram_reg_0_7_6_6_i_3__2_n_45;
  wire ram_reg_0_7_6_6_i_3__2_n_46;
  wire ram_reg_0_7_6_6_i_3__2_n_47;
  wire ram_reg_0_7_7_7_i_1__2_n_40;
  wire ram_reg_0_7_8_8_i_1__2_n_40;
  wire ram_reg_0_7_9_9_i_1__2_n_40;
  wire [6:0]NLW_ram_reg_0_7_0_0_i_6__2_O_UNCONNECTED;
  wire [7:6]NLW_ram_reg_0_7_22_22_i_3__2_CO_UNCONNECTED;
  wire [7:7]NLW_ram_reg_0_7_22_22_i_3__2_O_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_7_30_30_i_2__2_CO_UNCONNECTED;
  wire [7:2]NLW_ram_reg_0_7_30_30_i_2__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hDF00)) 
    \i_22_fu_208[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\i_22_fu_208_reg[0] ),
        .O(\i_22_fu_208_reg[1] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[0]),
        .Q(dec_del_bph_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[10]),
        .Q(dec_del_bph_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[11]),
        .Q(dec_del_bph_q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[12]),
        .Q(dec_del_bph_q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[13]),
        .Q(dec_del_bph_q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[14]),
        .Q(dec_del_bph_q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[15]),
        .Q(dec_del_bph_q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[16]),
        .Q(dec_del_bph_q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[17]),
        .Q(dec_del_bph_q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[18]),
        .Q(dec_del_bph_q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[19]),
        .Q(dec_del_bph_q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[1]),
        .Q(dec_del_bph_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[20]),
        .Q(dec_del_bph_q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[21]),
        .Q(dec_del_bph_q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[22]),
        .Q(dec_del_bph_q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[23]),
        .Q(dec_del_bph_q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[24]),
        .Q(dec_del_bph_q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[25]),
        .Q(dec_del_bph_q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[26]),
        .Q(dec_del_bph_q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[27]),
        .Q(dec_del_bph_q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[28]),
        .Q(dec_del_bph_q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[29]),
        .Q(dec_del_bph_q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[2]),
        .Q(dec_del_bph_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[30]),
        .Q(dec_del_bph_q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[31]),
        .Q(dec_del_bph_q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[3]),
        .Q(dec_del_bph_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[4]),
        .Q(dec_del_bph_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[5]),
        .Q(dec_del_bph_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[6]),
        .Q(dec_del_bph_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[7]),
        .Q(dec_del_bph_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[8]),
        .Q(dec_del_bph_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[9]),
        .Q(dec_del_bph_q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__2_n_40),
        .O(D[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_10__2
       (.I0(dec_del_bph_q0[0]),
        .O(ram_reg_0_7_0_0_i_10__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_0_0_i_11__2
       (.I0(dec_del_bph_q0[0]),
        .I1(dec_del_bph_q0[8]),
        .O(ram_reg_0_7_0_0_i_11__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_12__0
       (.I0(dec_del_bph_q0[7]),
        .O(ram_reg_0_7_0_0_i_12__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_13__2
       (.I0(dec_del_bph_q0[6]),
        .O(ram_reg_0_7_0_0_i_13__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_14__2
       (.I0(dec_del_bph_q0[5]),
        .O(ram_reg_0_7_0_0_i_14__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_15__2
       (.I0(dec_del_bph_q0[4]),
        .O(ram_reg_0_7_0_0_i_15__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_16__2
       (.I0(dec_del_bph_q0[3]),
        .O(ram_reg_0_7_0_0_i_16__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_17__2
       (.I0(dec_del_bph_q0[2]),
        .O(ram_reg_0_7_0_0_i_17__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_18__2
       (.I0(dec_del_bph_q0[1]),
        .O(ram_reg_0_7_0_0_i_18__2_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[0]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_0_0_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_0_0_i_6__2
       (.CI(ram_reg_0_7_0_0_i_10__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_6__2_n_40,ram_reg_0_7_0_0_i_6__2_n_41,ram_reg_0_7_0_0_i_6__2_n_42,ram_reg_0_7_0_0_i_6__2_n_43,ram_reg_0_7_0_0_i_6__2_n_44,ram_reg_0_7_0_0_i_6__2_n_45,ram_reg_0_7_0_0_i_6__2_n_46,ram_reg_0_7_0_0_i_6__2_n_47}),
        .DI({dec_del_bph_q0[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({grp_decode_fu_519_dec_del_bph_d0[0],NLW_ram_reg_0_7_0_0_i_6__2_O_UNCONNECTED[6:0]}),
        .S({ram_reg_0_7_0_0_i_11__2_n_40,ram_reg_0_7_0_0_i_12__0_n_40,ram_reg_0_7_0_0_i_13__2_n_40,ram_reg_0_7_0_0_i_14__2_n_40,ram_reg_0_7_0_0_i_15__2_n_40,ram_reg_0_7_0_0_i_16__2_n_40,ram_reg_0_7_0_0_i_17__2_n_40,ram_reg_0_7_0_0_i_18__2_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_10_10_i_1__2_n_40),
        .O(D[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_10_10_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[10]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_10_10_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_11_11_i_1__2_n_40),
        .O(D[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_11_11_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[11]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_11_11_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_12_12_i_1__2_n_40),
        .O(D[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_12_12_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[12]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_12_12_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_13_13_i_1__2_n_40),
        .O(D[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_13_13_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[13]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_13_13_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_14_14_i_1__2_n_40),
        .O(D[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_12__2
       (.I0(dec_del_bph_q0[31]),
        .I1(dec_del_bph_q0[24]),
        .O(ram_reg_0_7_14_14_i_12__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_13__2
       (.I0(dec_del_bph_q0[31]),
        .I1(dec_del_bph_q0[23]),
        .O(ram_reg_0_7_14_14_i_13__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_14__2
       (.I0(dec_del_bph_q0[22]),
        .I1(dec_del_bph_q0[30]),
        .O(ram_reg_0_7_14_14_i_14__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_15__2
       (.I0(dec_del_bph_q0[21]),
        .I1(dec_del_bph_q0[29]),
        .O(ram_reg_0_7_14_14_i_15__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_16__2
       (.I0(dec_del_bph_q0[20]),
        .I1(dec_del_bph_q0[28]),
        .O(ram_reg_0_7_14_14_i_16__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_17__2
       (.I0(dec_del_bph_q0[19]),
        .I1(dec_del_bph_q0[27]),
        .O(ram_reg_0_7_14_14_i_17__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_18__2
       (.I0(dec_del_bph_q0[18]),
        .I1(dec_del_bph_q0[26]),
        .O(ram_reg_0_7_14_14_i_18__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_19__2
       (.I0(dec_del_bph_q0[17]),
        .I1(dec_del_bph_q0[25]),
        .O(ram_reg_0_7_14_14_i_19__2_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_14_14_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[14]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_14_14_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_2__2
       (.CI(ram_reg_0_7_6_6_i_2__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_2__2_n_40,ram_reg_0_7_14_14_i_2__2_n_41,ram_reg_0_7_14_14_i_2__2_n_42,ram_reg_0_7_14_14_i_2__2_n_43,ram_reg_0_7_14_14_i_2__2_n_44,ram_reg_0_7_14_14_i_2__2_n_45,ram_reg_0_7_14_14_i_2__2_n_46,ram_reg_0_7_14_14_i_2__2_n_47}),
        .DI(\q0_reg[29]_0 [13:6]),
        .O(grp_decode_fu_519_dec_del_bph_d0[21:14]),
        .S(ram_reg_0_7_14_14_i_1__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_3__2
       (.CI(ram_reg_0_7_6_6_i_3__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_3__2_n_40,ram_reg_0_7_14_14_i_3__2_n_41,ram_reg_0_7_14_14_i_3__2_n_42,ram_reg_0_7_14_14_i_3__2_n_43,ram_reg_0_7_14_14_i_3__2_n_44,ram_reg_0_7_14_14_i_3__2_n_45,ram_reg_0_7_14_14_i_3__2_n_46,ram_reg_0_7_14_14_i_3__2_n_47}),
        .DI({dec_del_bph_q0[31],dec_del_bph_q0[23:17]}),
        .O(\q0_reg[29]_0 [16:9]),
        .S({ram_reg_0_7_14_14_i_12__2_n_40,ram_reg_0_7_14_14_i_13__2_n_40,ram_reg_0_7_14_14_i_14__2_n_40,ram_reg_0_7_14_14_i_15__2_n_40,ram_reg_0_7_14_14_i_16__2_n_40,ram_reg_0_7_14_14_i_17__2_n_40,ram_reg_0_7_14_14_i_18__2_n_40,ram_reg_0_7_14_14_i_19__2_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_15_15_i_1__2_n_40),
        .O(D[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_15_15_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[15]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_15_15_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_16_16_i_1__2_n_40),
        .O(D[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_16_16_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[16]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_16_16_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_17_17_i_1__2_n_40),
        .O(D[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_17_17_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[17]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_17_17_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_18_18_i_1__2_n_40),
        .O(D[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_18_18_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[18]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_18_18_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_19_19_i_1__2_n_40),
        .O(D[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_19_19_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[19]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_19_19_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__2_n_40),
        .O(D[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_10__2
       (.I0(dec_del_bph_q0[1]),
        .I1(dec_del_bph_q0[9]),
        .O(ram_reg_0_7_1_1_i_10__2_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_1_1_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[1]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_1_1_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_1_1_i_2__2
       (.CI(ram_reg_0_7_0_0_i_6__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_1_1_i_2__2_n_40,ram_reg_0_7_1_1_i_2__2_n_41,ram_reg_0_7_1_1_i_2__2_n_42,ram_reg_0_7_1_1_i_2__2_n_43,ram_reg_0_7_1_1_i_2__2_n_44,ram_reg_0_7_1_1_i_2__2_n_45,ram_reg_0_7_1_1_i_2__2_n_46,ram_reg_0_7_1_1_i_2__2_n_47}),
        .DI(dec_del_bph_q0[8:1]),
        .O({\q0_reg[29]_0 [0],\grp_decode_fu_519/wd3_9_fu_2270_p4 ,grp_decode_fu_519_dec_del_bph_d0[5:1]}),
        .S({ram_reg_0_7_1_1_i_3__2_n_40,ram_reg_0_7_1_1_i_4__2_n_40,ram_reg_0_7_1_1_i_5__2_n_40,ram_reg_0_7_1_1_i_6__2_n_40,ram_reg_0_7_1_1_i_7__2_n_40,ram_reg_0_7_1_1_i_8__2_n_40,ram_reg_0_7_1_1_i_9__2_n_40,ram_reg_0_7_1_1_i_10__2_n_40}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_3__2
       (.I0(dec_del_bph_q0[8]),
        .I1(dec_del_bph_q0[16]),
        .O(ram_reg_0_7_1_1_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_4__2
       (.I0(dec_del_bph_q0[7]),
        .I1(dec_del_bph_q0[15]),
        .O(ram_reg_0_7_1_1_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_5__2
       (.I0(dec_del_bph_q0[6]),
        .I1(dec_del_bph_q0[14]),
        .O(ram_reg_0_7_1_1_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_6__2
       (.I0(dec_del_bph_q0[5]),
        .I1(dec_del_bph_q0[13]),
        .O(ram_reg_0_7_1_1_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_7__2
       (.I0(dec_del_bph_q0[4]),
        .I1(dec_del_bph_q0[12]),
        .O(ram_reg_0_7_1_1_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_8__2
       (.I0(dec_del_bph_q0[3]),
        .I1(dec_del_bph_q0[11]),
        .O(ram_reg_0_7_1_1_i_8__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_9__2
       (.I0(dec_del_bph_q0[2]),
        .I1(dec_del_bph_q0[10]),
        .O(ram_reg_0_7_1_1_i_9__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_20_20_i_1__2_n_40),
        .O(D[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_20_20_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[20]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_20_20_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_21_21_i_1__2_n_40),
        .O(D[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_21_21_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[21]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_21_21_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_22_22_i_1__2_n_40),
        .O(D[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_12__2
       (.I0(dec_del_bph_q0[30]),
        .I1(dec_del_bph_q0[31]),
        .O(ram_reg_0_7_22_22_i_12__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_13__2
       (.I0(dec_del_bph_q0[29]),
        .I1(dec_del_bph_q0[30]),
        .O(ram_reg_0_7_22_22_i_13__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_14__2
       (.I0(dec_del_bph_q0[28]),
        .I1(dec_del_bph_q0[29]),
        .O(ram_reg_0_7_22_22_i_14__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_15__2
       (.I0(dec_del_bph_q0[27]),
        .I1(dec_del_bph_q0[28]),
        .O(ram_reg_0_7_22_22_i_15__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_16__2
       (.I0(dec_del_bph_q0[26]),
        .I1(dec_del_bph_q0[27]),
        .O(ram_reg_0_7_22_22_i_16__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_17__2
       (.I0(dec_del_bph_q0[25]),
        .I1(dec_del_bph_q0[26]),
        .O(ram_reg_0_7_22_22_i_17__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_18__2
       (.I0(dec_del_bph_q0[24]),
        .I1(dec_del_bph_q0[25]),
        .O(ram_reg_0_7_22_22_i_18__2_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_22_22_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[22]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_22_22_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_2__2
       (.CI(ram_reg_0_7_14_14_i_2__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_22_22_i_2__2_n_40,ram_reg_0_7_22_22_i_2__2_n_41,ram_reg_0_7_22_22_i_2__2_n_42,ram_reg_0_7_22_22_i_2__2_n_43,ram_reg_0_7_22_22_i_2__2_n_44,ram_reg_0_7_22_22_i_2__2_n_45,ram_reg_0_7_22_22_i_2__2_n_46,ram_reg_0_7_22_22_i_2__2_n_47}),
        .DI(\q0_reg[29]_0 [21:14]),
        .O(grp_decode_fu_519_dec_del_bph_d0[29:22]),
        .S(ram_reg_0_7_22_22_i_1__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_3__2
       (.CI(ram_reg_0_7_14_14_i_3__2_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_22_22_i_3__2_CO_UNCONNECTED[7:6],ram_reg_0_7_22_22_i_3__2_n_42,ram_reg_0_7_22_22_i_3__2_n_43,ram_reg_0_7_22_22_i_3__2_n_44,ram_reg_0_7_22_22_i_3__2_n_45,ram_reg_0_7_22_22_i_3__2_n_46,ram_reg_0_7_22_22_i_3__2_n_47}),
        .DI({1'b0,1'b0,dec_del_bph_q0[29:24]}),
        .O({NLW_ram_reg_0_7_22_22_i_3__2_O_UNCONNECTED[7],\q0_reg[29]_0 [23:17]}),
        .S({1'b0,ram_reg_0_7_22_22_i_12__2_n_40,ram_reg_0_7_22_22_i_13__2_n_40,ram_reg_0_7_22_22_i_14__2_n_40,ram_reg_0_7_22_22_i_15__2_n_40,ram_reg_0_7_22_22_i_16__2_n_40,ram_reg_0_7_22_22_i_17__2_n_40,ram_reg_0_7_22_22_i_18__2_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_23_23
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_23_23_i_1__2_n_40),
        .O(D[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_23_23_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[23]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_23_23_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_24_24
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_24_24_i_1__2_n_40),
        .O(D[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_24_24_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[24]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_24_24_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_25_25
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_25_25_i_1__2_n_40),
        .O(D[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_25_25_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[25]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_25_25_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_26_26
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_26_26_i_1__2_n_40),
        .O(D[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_26_26_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[26]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_26_26_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_27_27
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_27_27_i_1__2_n_40),
        .O(D[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_27_27_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[27]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_27_27_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_28_28
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_28_28_i_1__2_n_40),
        .O(D[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_28_28_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[28]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_28_28_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_29_29
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_29_29_i_1__2_n_40),
        .O(D[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_29_29_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[29]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_29_29_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__2_n_40),
        .O(D[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_2_2_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[2]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_2_2_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_30_30
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_30_30_i_1__2_n_40),
        .O(D[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_30_30_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[30]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_30_30_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_30_30_i_2__2
       (.CI(ram_reg_0_7_22_22_i_2__2_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_30_30_i_2__2_CO_UNCONNECTED[7:1],ram_reg_0_7_30_30_i_2__2_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q0_reg[29]_0 [22]}),
        .O({NLW_ram_reg_0_7_30_30_i_2__2_O_UNCONNECTED[7:2],grp_decode_fu_519_dec_del_bph_d0[31:30]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_30_30_i_1__2_0}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_31_31
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_31_31_i_1__2_n_40),
        .O(D[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_31_31_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[31]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_31_31_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_3_3_i_1__2_n_40),
        .O(D[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_3_3_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[3]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_3_3_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_4_4_i_1__2_n_40),
        .O(D[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_4_4_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[4]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_4_4_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_5_5_i_1__2_n_40),
        .O(D[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_5_5_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[5]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_5_5_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_6_6_i_1__2_n_40),
        .O(D[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_10__2
       (.I0(\grp_decode_fu_519/wd3_9_fu_2270_p4 [7]),
        .I1(ram_reg_0_7_6_6_i_2__2_0),
        .O(ram_reg_0_7_6_6_i_10__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_11__2
       (.I0(dec_del_bph_q0[16]),
        .I1(dec_del_bph_q0[24]),
        .O(ram_reg_0_7_6_6_i_11__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_12__2
       (.I0(dec_del_bph_q0[15]),
        .I1(dec_del_bph_q0[23]),
        .O(ram_reg_0_7_6_6_i_12__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_13__2
       (.I0(dec_del_bph_q0[14]),
        .I1(dec_del_bph_q0[22]),
        .O(ram_reg_0_7_6_6_i_13__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_14__2
       (.I0(dec_del_bph_q0[13]),
        .I1(dec_del_bph_q0[21]),
        .O(ram_reg_0_7_6_6_i_14__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_15__2
       (.I0(dec_del_bph_q0[12]),
        .I1(dec_del_bph_q0[20]),
        .O(ram_reg_0_7_6_6_i_15__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_16__2
       (.I0(dec_del_bph_q0[11]),
        .I1(dec_del_bph_q0[19]),
        .O(ram_reg_0_7_6_6_i_16__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_17__2
       (.I0(dec_del_bph_q0[10]),
        .I1(dec_del_bph_q0[18]),
        .O(ram_reg_0_7_6_6_i_17__2_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_18__2
       (.I0(dec_del_bph_q0[9]),
        .I1(dec_del_bph_q0[17]),
        .O(ram_reg_0_7_6_6_i_18__2_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_6_6_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[6]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_6_6_i_1__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_2__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_2__2_n_40,ram_reg_0_7_6_6_i_2__2_n_41,ram_reg_0_7_6_6_i_2__2_n_42,ram_reg_0_7_6_6_i_2__2_n_43,ram_reg_0_7_6_6_i_2__2_n_44,ram_reg_0_7_6_6_i_2__2_n_45,ram_reg_0_7_6_6_i_2__2_n_46,ram_reg_0_7_6_6_i_2__2_n_47}),
        .DI({\q0_reg[29]_0 [5:0],\grp_decode_fu_519/wd3_9_fu_2270_p4 [7],1'b0}),
        .O(grp_decode_fu_519_dec_del_bph_d0[13:6]),
        .S({S,ram_reg_0_7_6_6_i_10__2_n_40,\grp_decode_fu_519/wd3_9_fu_2270_p4 [6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_3__2
       (.CI(ram_reg_0_7_1_1_i_2__2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_3__2_n_40,ram_reg_0_7_6_6_i_3__2_n_41,ram_reg_0_7_6_6_i_3__2_n_42,ram_reg_0_7_6_6_i_3__2_n_43,ram_reg_0_7_6_6_i_3__2_n_44,ram_reg_0_7_6_6_i_3__2_n_45,ram_reg_0_7_6_6_i_3__2_n_46,ram_reg_0_7_6_6_i_3__2_n_47}),
        .DI(dec_del_bph_q0[16:9]),
        .O(\q0_reg[29]_0 [8:1]),
        .S({ram_reg_0_7_6_6_i_11__2_n_40,ram_reg_0_7_6_6_i_12__2_n_40,ram_reg_0_7_6_6_i_13__2_n_40,ram_reg_0_7_6_6_i_14__2_n_40,ram_reg_0_7_6_6_i_15__2_n_40,ram_reg_0_7_6_6_i_16__2_n_40,ram_reg_0_7_6_6_i_17__2_n_40,ram_reg_0_7_6_6_i_18__2_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_7_7_i_1__2_n_40),
        .O(D[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_7_7_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[7]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_7_7_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_8_8_i_1__2_n_40),
        .O(D[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_8_8_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[8]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_8_8_i_1__2_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_9_9_i_1__2_n_40),
        .O(D[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_9_9_i_1__2
       (.I0(grp_decode_fu_519_dec_del_bph_d0[9]),
        .I1(\i_22_fu_208_reg[0] ),
        .O(ram_reg_0_7_9_9_i_1__2_n_40));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_bpl_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1
   (D,
    \q0_reg[29]_0 ,
    ap_clk,
    p_0_in,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    S,
    ram_reg_0_7_14_14_i_1__1_0,
    ram_reg_0_7_22_22_i_1__1_0,
    ram_reg_0_7_30_30_i_1__1_0,
    Q,
    ram_reg_0_7_6_6_i_2__1_0,
    CEB2);
  output [31:0]D;
  output [23:0]\q0_reg[29]_0 ;
  input ap_clk;
  input p_0_in;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [5:0]S;
  input [7:0]ram_reg_0_7_14_14_i_1__1_0;
  input [7:0]ram_reg_0_7_22_22_i_1__1_0;
  input [1:0]ram_reg_0_7_30_30_i_1__1_0;
  input [0:0]Q;
  input [0:0]ram_reg_0_7_6_6_i_2__1_0;
  input CEB2;

  wire CEB2;
  wire [31:0]D;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [31:0]dec_del_bpl_q0;
  wire [7:6]\grp_decode_fu_519/wd3_6_fu_1472_p4 ;
  wire [31:0]grp_decode_fu_519_dec_del_bpl_d0;
  wire p_0_in;
  wire [23:0]\q0_reg[29]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire ram_reg_0_7_0_0_i_10__1_n_40;
  wire ram_reg_0_7_0_0_i_11__1_n_40;
  wire ram_reg_0_7_0_0_i_12_n_40;
  wire ram_reg_0_7_0_0_i_13__1_n_40;
  wire ram_reg_0_7_0_0_i_14__1_n_40;
  wire ram_reg_0_7_0_0_i_15__1_n_40;
  wire ram_reg_0_7_0_0_i_16__1_n_40;
  wire ram_reg_0_7_0_0_i_17__1_n_40;
  wire ram_reg_0_7_0_0_i_18__1_n_40;
  wire ram_reg_0_7_0_0_i_1__1_n_40;
  wire ram_reg_0_7_0_0_i_6__1_n_40;
  wire ram_reg_0_7_0_0_i_6__1_n_41;
  wire ram_reg_0_7_0_0_i_6__1_n_42;
  wire ram_reg_0_7_0_0_i_6__1_n_43;
  wire ram_reg_0_7_0_0_i_6__1_n_44;
  wire ram_reg_0_7_0_0_i_6__1_n_45;
  wire ram_reg_0_7_0_0_i_6__1_n_46;
  wire ram_reg_0_7_0_0_i_6__1_n_47;
  wire ram_reg_0_7_10_10_i_1__1_n_40;
  wire ram_reg_0_7_11_11_i_1__1_n_40;
  wire ram_reg_0_7_12_12_i_1__1_n_40;
  wire ram_reg_0_7_13_13_i_1__1_n_40;
  wire ram_reg_0_7_14_14_i_12__1_n_40;
  wire ram_reg_0_7_14_14_i_13__1_n_40;
  wire ram_reg_0_7_14_14_i_14__1_n_40;
  wire ram_reg_0_7_14_14_i_15__1_n_40;
  wire ram_reg_0_7_14_14_i_16__1_n_40;
  wire ram_reg_0_7_14_14_i_17__1_n_40;
  wire ram_reg_0_7_14_14_i_18__1_n_40;
  wire ram_reg_0_7_14_14_i_19__1_n_40;
  wire [7:0]ram_reg_0_7_14_14_i_1__1_0;
  wire ram_reg_0_7_14_14_i_1__1_n_40;
  wire ram_reg_0_7_14_14_i_2__1_n_40;
  wire ram_reg_0_7_14_14_i_2__1_n_41;
  wire ram_reg_0_7_14_14_i_2__1_n_42;
  wire ram_reg_0_7_14_14_i_2__1_n_43;
  wire ram_reg_0_7_14_14_i_2__1_n_44;
  wire ram_reg_0_7_14_14_i_2__1_n_45;
  wire ram_reg_0_7_14_14_i_2__1_n_46;
  wire ram_reg_0_7_14_14_i_2__1_n_47;
  wire ram_reg_0_7_14_14_i_3__1_n_40;
  wire ram_reg_0_7_14_14_i_3__1_n_41;
  wire ram_reg_0_7_14_14_i_3__1_n_42;
  wire ram_reg_0_7_14_14_i_3__1_n_43;
  wire ram_reg_0_7_14_14_i_3__1_n_44;
  wire ram_reg_0_7_14_14_i_3__1_n_45;
  wire ram_reg_0_7_14_14_i_3__1_n_46;
  wire ram_reg_0_7_14_14_i_3__1_n_47;
  wire ram_reg_0_7_15_15_i_1__1_n_40;
  wire ram_reg_0_7_16_16_i_1__1_n_40;
  wire ram_reg_0_7_17_17_i_1__1_n_40;
  wire ram_reg_0_7_18_18_i_1__1_n_40;
  wire ram_reg_0_7_19_19_i_1__1_n_40;
  wire ram_reg_0_7_1_1_i_10__1_n_40;
  wire ram_reg_0_7_1_1_i_1__1_n_40;
  wire ram_reg_0_7_1_1_i_2__1_n_40;
  wire ram_reg_0_7_1_1_i_2__1_n_41;
  wire ram_reg_0_7_1_1_i_2__1_n_42;
  wire ram_reg_0_7_1_1_i_2__1_n_43;
  wire ram_reg_0_7_1_1_i_2__1_n_44;
  wire ram_reg_0_7_1_1_i_2__1_n_45;
  wire ram_reg_0_7_1_1_i_2__1_n_46;
  wire ram_reg_0_7_1_1_i_2__1_n_47;
  wire ram_reg_0_7_1_1_i_3__1_n_40;
  wire ram_reg_0_7_1_1_i_4__1_n_40;
  wire ram_reg_0_7_1_1_i_5__1_n_40;
  wire ram_reg_0_7_1_1_i_6__1_n_40;
  wire ram_reg_0_7_1_1_i_7__1_n_40;
  wire ram_reg_0_7_1_1_i_8__1_n_40;
  wire ram_reg_0_7_1_1_i_9__1_n_40;
  wire ram_reg_0_7_20_20_i_1__1_n_40;
  wire ram_reg_0_7_21_21_i_1__1_n_40;
  wire ram_reg_0_7_22_22_i_12__1_n_40;
  wire ram_reg_0_7_22_22_i_13__1_n_40;
  wire ram_reg_0_7_22_22_i_14__1_n_40;
  wire ram_reg_0_7_22_22_i_15__1_n_40;
  wire ram_reg_0_7_22_22_i_16__1_n_40;
  wire ram_reg_0_7_22_22_i_17__1_n_40;
  wire ram_reg_0_7_22_22_i_18__1_n_40;
  wire [7:0]ram_reg_0_7_22_22_i_1__1_0;
  wire ram_reg_0_7_22_22_i_1__1_n_40;
  wire ram_reg_0_7_22_22_i_2__1_n_40;
  wire ram_reg_0_7_22_22_i_2__1_n_41;
  wire ram_reg_0_7_22_22_i_2__1_n_42;
  wire ram_reg_0_7_22_22_i_2__1_n_43;
  wire ram_reg_0_7_22_22_i_2__1_n_44;
  wire ram_reg_0_7_22_22_i_2__1_n_45;
  wire ram_reg_0_7_22_22_i_2__1_n_46;
  wire ram_reg_0_7_22_22_i_2__1_n_47;
  wire ram_reg_0_7_22_22_i_3__1_n_42;
  wire ram_reg_0_7_22_22_i_3__1_n_43;
  wire ram_reg_0_7_22_22_i_3__1_n_44;
  wire ram_reg_0_7_22_22_i_3__1_n_45;
  wire ram_reg_0_7_22_22_i_3__1_n_46;
  wire ram_reg_0_7_22_22_i_3__1_n_47;
  wire ram_reg_0_7_23_23_i_1__1_n_40;
  wire ram_reg_0_7_24_24_i_1__1_n_40;
  wire ram_reg_0_7_25_25_i_1__1_n_40;
  wire ram_reg_0_7_26_26_i_1__1_n_40;
  wire ram_reg_0_7_27_27_i_1__1_n_40;
  wire ram_reg_0_7_28_28_i_1__1_n_40;
  wire ram_reg_0_7_29_29_i_1__1_n_40;
  wire ram_reg_0_7_2_2_i_1__1_n_40;
  wire [1:0]ram_reg_0_7_30_30_i_1__1_0;
  wire ram_reg_0_7_30_30_i_1__1_n_40;
  wire ram_reg_0_7_30_30_i_2__1_n_47;
  wire ram_reg_0_7_31_31_i_1__1_n_40;
  wire ram_reg_0_7_3_3_i_1__1_n_40;
  wire ram_reg_0_7_4_4_i_1__1_n_40;
  wire ram_reg_0_7_5_5_i_1__1_n_40;
  wire ram_reg_0_7_6_6_i_10__1_n_40;
  wire ram_reg_0_7_6_6_i_11__1_n_40;
  wire ram_reg_0_7_6_6_i_12__1_n_40;
  wire ram_reg_0_7_6_6_i_13__1_n_40;
  wire ram_reg_0_7_6_6_i_14__1_n_40;
  wire ram_reg_0_7_6_6_i_15__1_n_40;
  wire ram_reg_0_7_6_6_i_16__1_n_40;
  wire ram_reg_0_7_6_6_i_17__1_n_40;
  wire ram_reg_0_7_6_6_i_18__1_n_40;
  wire ram_reg_0_7_6_6_i_1__1_n_40;
  wire [0:0]ram_reg_0_7_6_6_i_2__1_0;
  wire ram_reg_0_7_6_6_i_2__1_n_40;
  wire ram_reg_0_7_6_6_i_2__1_n_41;
  wire ram_reg_0_7_6_6_i_2__1_n_42;
  wire ram_reg_0_7_6_6_i_2__1_n_43;
  wire ram_reg_0_7_6_6_i_2__1_n_44;
  wire ram_reg_0_7_6_6_i_2__1_n_45;
  wire ram_reg_0_7_6_6_i_2__1_n_46;
  wire ram_reg_0_7_6_6_i_2__1_n_47;
  wire ram_reg_0_7_6_6_i_3__1_n_40;
  wire ram_reg_0_7_6_6_i_3__1_n_41;
  wire ram_reg_0_7_6_6_i_3__1_n_42;
  wire ram_reg_0_7_6_6_i_3__1_n_43;
  wire ram_reg_0_7_6_6_i_3__1_n_44;
  wire ram_reg_0_7_6_6_i_3__1_n_45;
  wire ram_reg_0_7_6_6_i_3__1_n_46;
  wire ram_reg_0_7_6_6_i_3__1_n_47;
  wire ram_reg_0_7_7_7_i_1__1_n_40;
  wire ram_reg_0_7_8_8_i_1__1_n_40;
  wire ram_reg_0_7_9_9_i_1__1_n_40;
  wire [6:0]NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED;
  wire [7:6]NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED;
  wire [7:7]NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED;
  wire [7:2]NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[0]),
        .Q(dec_del_bpl_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[10]),
        .Q(dec_del_bpl_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[11]),
        .Q(dec_del_bpl_q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[12]),
        .Q(dec_del_bpl_q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[13]),
        .Q(dec_del_bpl_q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[14]),
        .Q(dec_del_bpl_q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[15]),
        .Q(dec_del_bpl_q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[16]),
        .Q(dec_del_bpl_q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[17]),
        .Q(dec_del_bpl_q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[18]),
        .Q(dec_del_bpl_q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[19]),
        .Q(dec_del_bpl_q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[1]),
        .Q(dec_del_bpl_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[20]),
        .Q(dec_del_bpl_q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[21]),
        .Q(dec_del_bpl_q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[22]),
        .Q(dec_del_bpl_q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[23]),
        .Q(dec_del_bpl_q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[24]),
        .Q(dec_del_bpl_q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[25]),
        .Q(dec_del_bpl_q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[26]),
        .Q(dec_del_bpl_q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[27]),
        .Q(dec_del_bpl_q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[28]),
        .Q(dec_del_bpl_q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[29]),
        .Q(dec_del_bpl_q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[2]),
        .Q(dec_del_bpl_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[30]),
        .Q(dec_del_bpl_q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[31]),
        .Q(dec_del_bpl_q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[3]),
        .Q(dec_del_bpl_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[4]),
        .Q(dec_del_bpl_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[5]),
        .Q(dec_del_bpl_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[6]),
        .Q(dec_del_bpl_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[7]),
        .Q(dec_del_bpl_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[8]),
        .Q(dec_del_bpl_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[9]),
        .Q(dec_del_bpl_q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__1_n_40),
        .O(D[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_10__1
       (.I0(dec_del_bpl_q0[0]),
        .O(ram_reg_0_7_0_0_i_10__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_0_0_i_11__1
       (.I0(dec_del_bpl_q0[0]),
        .I1(dec_del_bpl_q0[8]),
        .O(ram_reg_0_7_0_0_i_11__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_12
       (.I0(dec_del_bpl_q0[7]),
        .O(ram_reg_0_7_0_0_i_12_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_13__1
       (.I0(dec_del_bpl_q0[6]),
        .O(ram_reg_0_7_0_0_i_13__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_14__1
       (.I0(dec_del_bpl_q0[5]),
        .O(ram_reg_0_7_0_0_i_14__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_15__1
       (.I0(dec_del_bpl_q0[4]),
        .O(ram_reg_0_7_0_0_i_15__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_16__1
       (.I0(dec_del_bpl_q0[3]),
        .O(ram_reg_0_7_0_0_i_16__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_17__1
       (.I0(dec_del_bpl_q0[2]),
        .O(ram_reg_0_7_0_0_i_17__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_18__1
       (.I0(dec_del_bpl_q0[1]),
        .O(ram_reg_0_7_0_0_i_18__1_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[0]),
        .I1(Q),
        .O(ram_reg_0_7_0_0_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_0_0_i_6__1
       (.CI(ram_reg_0_7_0_0_i_10__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_6__1_n_40,ram_reg_0_7_0_0_i_6__1_n_41,ram_reg_0_7_0_0_i_6__1_n_42,ram_reg_0_7_0_0_i_6__1_n_43,ram_reg_0_7_0_0_i_6__1_n_44,ram_reg_0_7_0_0_i_6__1_n_45,ram_reg_0_7_0_0_i_6__1_n_46,ram_reg_0_7_0_0_i_6__1_n_47}),
        .DI({dec_del_bpl_q0[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({grp_decode_fu_519_dec_del_bpl_d0[0],NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED[6:0]}),
        .S({ram_reg_0_7_0_0_i_11__1_n_40,ram_reg_0_7_0_0_i_12_n_40,ram_reg_0_7_0_0_i_13__1_n_40,ram_reg_0_7_0_0_i_14__1_n_40,ram_reg_0_7_0_0_i_15__1_n_40,ram_reg_0_7_0_0_i_16__1_n_40,ram_reg_0_7_0_0_i_17__1_n_40,ram_reg_0_7_0_0_i_18__1_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_10_10_i_1__1_n_40),
        .O(D[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_10_10_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[10]),
        .I1(Q),
        .O(ram_reg_0_7_10_10_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_11_11_i_1__1_n_40),
        .O(D[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_11_11_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[11]),
        .I1(Q),
        .O(ram_reg_0_7_11_11_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_12_12_i_1__1_n_40),
        .O(D[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_12_12_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[12]),
        .I1(Q),
        .O(ram_reg_0_7_12_12_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_13_13_i_1__1_n_40),
        .O(D[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_13_13_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[13]),
        .I1(Q),
        .O(ram_reg_0_7_13_13_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_14_14_i_1__1_n_40),
        .O(D[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_12__1
       (.I0(dec_del_bpl_q0[31]),
        .I1(dec_del_bpl_q0[24]),
        .O(ram_reg_0_7_14_14_i_12__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_13__1
       (.I0(dec_del_bpl_q0[31]),
        .I1(dec_del_bpl_q0[23]),
        .O(ram_reg_0_7_14_14_i_13__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_14__1
       (.I0(dec_del_bpl_q0[22]),
        .I1(dec_del_bpl_q0[30]),
        .O(ram_reg_0_7_14_14_i_14__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_15__1
       (.I0(dec_del_bpl_q0[21]),
        .I1(dec_del_bpl_q0[29]),
        .O(ram_reg_0_7_14_14_i_15__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_16__1
       (.I0(dec_del_bpl_q0[20]),
        .I1(dec_del_bpl_q0[28]),
        .O(ram_reg_0_7_14_14_i_16__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_17__1
       (.I0(dec_del_bpl_q0[19]),
        .I1(dec_del_bpl_q0[27]),
        .O(ram_reg_0_7_14_14_i_17__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_18__1
       (.I0(dec_del_bpl_q0[18]),
        .I1(dec_del_bpl_q0[26]),
        .O(ram_reg_0_7_14_14_i_18__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_19__1
       (.I0(dec_del_bpl_q0[17]),
        .I1(dec_del_bpl_q0[25]),
        .O(ram_reg_0_7_14_14_i_19__1_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_14_14_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[14]),
        .I1(Q),
        .O(ram_reg_0_7_14_14_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_2__1
       (.CI(ram_reg_0_7_6_6_i_2__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_2__1_n_40,ram_reg_0_7_14_14_i_2__1_n_41,ram_reg_0_7_14_14_i_2__1_n_42,ram_reg_0_7_14_14_i_2__1_n_43,ram_reg_0_7_14_14_i_2__1_n_44,ram_reg_0_7_14_14_i_2__1_n_45,ram_reg_0_7_14_14_i_2__1_n_46,ram_reg_0_7_14_14_i_2__1_n_47}),
        .DI(\q0_reg[29]_0 [13:6]),
        .O(grp_decode_fu_519_dec_del_bpl_d0[21:14]),
        .S(ram_reg_0_7_14_14_i_1__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_3__1
       (.CI(ram_reg_0_7_6_6_i_3__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_3__1_n_40,ram_reg_0_7_14_14_i_3__1_n_41,ram_reg_0_7_14_14_i_3__1_n_42,ram_reg_0_7_14_14_i_3__1_n_43,ram_reg_0_7_14_14_i_3__1_n_44,ram_reg_0_7_14_14_i_3__1_n_45,ram_reg_0_7_14_14_i_3__1_n_46,ram_reg_0_7_14_14_i_3__1_n_47}),
        .DI({dec_del_bpl_q0[31],dec_del_bpl_q0[23:17]}),
        .O(\q0_reg[29]_0 [16:9]),
        .S({ram_reg_0_7_14_14_i_12__1_n_40,ram_reg_0_7_14_14_i_13__1_n_40,ram_reg_0_7_14_14_i_14__1_n_40,ram_reg_0_7_14_14_i_15__1_n_40,ram_reg_0_7_14_14_i_16__1_n_40,ram_reg_0_7_14_14_i_17__1_n_40,ram_reg_0_7_14_14_i_18__1_n_40,ram_reg_0_7_14_14_i_19__1_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_15_15_i_1__1_n_40),
        .O(D[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_15_15_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[15]),
        .I1(Q),
        .O(ram_reg_0_7_15_15_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_16_16_i_1__1_n_40),
        .O(D[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_16_16_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[16]),
        .I1(Q),
        .O(ram_reg_0_7_16_16_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_17_17_i_1__1_n_40),
        .O(D[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_17_17_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[17]),
        .I1(Q),
        .O(ram_reg_0_7_17_17_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_18_18_i_1__1_n_40),
        .O(D[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_18_18_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[18]),
        .I1(Q),
        .O(ram_reg_0_7_18_18_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_19_19_i_1__1_n_40),
        .O(D[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_19_19_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[19]),
        .I1(Q),
        .O(ram_reg_0_7_19_19_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__1_n_40),
        .O(D[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_10__1
       (.I0(dec_del_bpl_q0[1]),
        .I1(dec_del_bpl_q0[9]),
        .O(ram_reg_0_7_1_1_i_10__1_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_1_1_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[1]),
        .I1(Q),
        .O(ram_reg_0_7_1_1_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_1_1_i_2__1
       (.CI(ram_reg_0_7_0_0_i_6__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_1_1_i_2__1_n_40,ram_reg_0_7_1_1_i_2__1_n_41,ram_reg_0_7_1_1_i_2__1_n_42,ram_reg_0_7_1_1_i_2__1_n_43,ram_reg_0_7_1_1_i_2__1_n_44,ram_reg_0_7_1_1_i_2__1_n_45,ram_reg_0_7_1_1_i_2__1_n_46,ram_reg_0_7_1_1_i_2__1_n_47}),
        .DI(dec_del_bpl_q0[8:1]),
        .O({\q0_reg[29]_0 [0],\grp_decode_fu_519/wd3_6_fu_1472_p4 ,grp_decode_fu_519_dec_del_bpl_d0[5:1]}),
        .S({ram_reg_0_7_1_1_i_3__1_n_40,ram_reg_0_7_1_1_i_4__1_n_40,ram_reg_0_7_1_1_i_5__1_n_40,ram_reg_0_7_1_1_i_6__1_n_40,ram_reg_0_7_1_1_i_7__1_n_40,ram_reg_0_7_1_1_i_8__1_n_40,ram_reg_0_7_1_1_i_9__1_n_40,ram_reg_0_7_1_1_i_10__1_n_40}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_3__1
       (.I0(dec_del_bpl_q0[8]),
        .I1(dec_del_bpl_q0[16]),
        .O(ram_reg_0_7_1_1_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_4__1
       (.I0(dec_del_bpl_q0[7]),
        .I1(dec_del_bpl_q0[15]),
        .O(ram_reg_0_7_1_1_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_5__1
       (.I0(dec_del_bpl_q0[6]),
        .I1(dec_del_bpl_q0[14]),
        .O(ram_reg_0_7_1_1_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_6__1
       (.I0(dec_del_bpl_q0[5]),
        .I1(dec_del_bpl_q0[13]),
        .O(ram_reg_0_7_1_1_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_7__1
       (.I0(dec_del_bpl_q0[4]),
        .I1(dec_del_bpl_q0[12]),
        .O(ram_reg_0_7_1_1_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_8__1
       (.I0(dec_del_bpl_q0[3]),
        .I1(dec_del_bpl_q0[11]),
        .O(ram_reg_0_7_1_1_i_8__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_9__1
       (.I0(dec_del_bpl_q0[2]),
        .I1(dec_del_bpl_q0[10]),
        .O(ram_reg_0_7_1_1_i_9__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_20_20_i_1__1_n_40),
        .O(D[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_20_20_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[20]),
        .I1(Q),
        .O(ram_reg_0_7_20_20_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_21_21_i_1__1_n_40),
        .O(D[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_21_21_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[21]),
        .I1(Q),
        .O(ram_reg_0_7_21_21_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_22_22_i_1__1_n_40),
        .O(D[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_12__1
       (.I0(dec_del_bpl_q0[30]),
        .I1(dec_del_bpl_q0[31]),
        .O(ram_reg_0_7_22_22_i_12__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_13__1
       (.I0(dec_del_bpl_q0[29]),
        .I1(dec_del_bpl_q0[30]),
        .O(ram_reg_0_7_22_22_i_13__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_14__1
       (.I0(dec_del_bpl_q0[28]),
        .I1(dec_del_bpl_q0[29]),
        .O(ram_reg_0_7_22_22_i_14__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_15__1
       (.I0(dec_del_bpl_q0[27]),
        .I1(dec_del_bpl_q0[28]),
        .O(ram_reg_0_7_22_22_i_15__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_16__1
       (.I0(dec_del_bpl_q0[26]),
        .I1(dec_del_bpl_q0[27]),
        .O(ram_reg_0_7_22_22_i_16__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_17__1
       (.I0(dec_del_bpl_q0[25]),
        .I1(dec_del_bpl_q0[26]),
        .O(ram_reg_0_7_22_22_i_17__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_18__1
       (.I0(dec_del_bpl_q0[24]),
        .I1(dec_del_bpl_q0[25]),
        .O(ram_reg_0_7_22_22_i_18__1_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_22_22_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[22]),
        .I1(Q),
        .O(ram_reg_0_7_22_22_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_2__1
       (.CI(ram_reg_0_7_14_14_i_2__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_22_22_i_2__1_n_40,ram_reg_0_7_22_22_i_2__1_n_41,ram_reg_0_7_22_22_i_2__1_n_42,ram_reg_0_7_22_22_i_2__1_n_43,ram_reg_0_7_22_22_i_2__1_n_44,ram_reg_0_7_22_22_i_2__1_n_45,ram_reg_0_7_22_22_i_2__1_n_46,ram_reg_0_7_22_22_i_2__1_n_47}),
        .DI(\q0_reg[29]_0 [21:14]),
        .O(grp_decode_fu_519_dec_del_bpl_d0[29:22]),
        .S(ram_reg_0_7_22_22_i_1__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_3__1
       (.CI(ram_reg_0_7_14_14_i_3__1_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED[7:6],ram_reg_0_7_22_22_i_3__1_n_42,ram_reg_0_7_22_22_i_3__1_n_43,ram_reg_0_7_22_22_i_3__1_n_44,ram_reg_0_7_22_22_i_3__1_n_45,ram_reg_0_7_22_22_i_3__1_n_46,ram_reg_0_7_22_22_i_3__1_n_47}),
        .DI({1'b0,1'b0,dec_del_bpl_q0[29:24]}),
        .O({NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED[7],\q0_reg[29]_0 [23:17]}),
        .S({1'b0,ram_reg_0_7_22_22_i_12__1_n_40,ram_reg_0_7_22_22_i_13__1_n_40,ram_reg_0_7_22_22_i_14__1_n_40,ram_reg_0_7_22_22_i_15__1_n_40,ram_reg_0_7_22_22_i_16__1_n_40,ram_reg_0_7_22_22_i_17__1_n_40,ram_reg_0_7_22_22_i_18__1_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_23_23
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_23_23_i_1__1_n_40),
        .O(D[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_23_23_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[23]),
        .I1(Q),
        .O(ram_reg_0_7_23_23_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_24_24
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_24_24_i_1__1_n_40),
        .O(D[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_24_24_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[24]),
        .I1(Q),
        .O(ram_reg_0_7_24_24_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_25_25
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_25_25_i_1__1_n_40),
        .O(D[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_25_25_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[25]),
        .I1(Q),
        .O(ram_reg_0_7_25_25_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_26_26
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_26_26_i_1__1_n_40),
        .O(D[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_26_26_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[26]),
        .I1(Q),
        .O(ram_reg_0_7_26_26_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_27_27
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_27_27_i_1__1_n_40),
        .O(D[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_27_27_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[27]),
        .I1(Q),
        .O(ram_reg_0_7_27_27_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_28_28
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_28_28_i_1__1_n_40),
        .O(D[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_28_28_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[28]),
        .I1(Q),
        .O(ram_reg_0_7_28_28_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_29_29
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_29_29_i_1__1_n_40),
        .O(D[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_29_29_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[29]),
        .I1(Q),
        .O(ram_reg_0_7_29_29_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__1_n_40),
        .O(D[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_2_2_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[2]),
        .I1(Q),
        .O(ram_reg_0_7_2_2_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_30_30
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_30_30_i_1__1_n_40),
        .O(D[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_30_30_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[30]),
        .I1(Q),
        .O(ram_reg_0_7_30_30_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_30_30_i_2__1
       (.CI(ram_reg_0_7_22_22_i_2__1_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED[7:1],ram_reg_0_7_30_30_i_2__1_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q0_reg[29]_0 [22]}),
        .O({NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED[7:2],grp_decode_fu_519_dec_del_bpl_d0[31:30]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_30_30_i_1__1_0}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_31_31
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_31_31_i_1__1_n_40),
        .O(D[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_31_31_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[31]),
        .I1(Q),
        .O(ram_reg_0_7_31_31_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_3_3_i_1__1_n_40),
        .O(D[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_3_3_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[3]),
        .I1(Q),
        .O(ram_reg_0_7_3_3_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_4_4_i_1__1_n_40),
        .O(D[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_4_4_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[4]),
        .I1(Q),
        .O(ram_reg_0_7_4_4_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_5_5_i_1__1_n_40),
        .O(D[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_5_5_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[5]),
        .I1(Q),
        .O(ram_reg_0_7_5_5_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_6_6_i_1__1_n_40),
        .O(D[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_10__1
       (.I0(\grp_decode_fu_519/wd3_6_fu_1472_p4 [7]),
        .I1(ram_reg_0_7_6_6_i_2__1_0),
        .O(ram_reg_0_7_6_6_i_10__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_11__1
       (.I0(dec_del_bpl_q0[16]),
        .I1(dec_del_bpl_q0[24]),
        .O(ram_reg_0_7_6_6_i_11__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_12__1
       (.I0(dec_del_bpl_q0[15]),
        .I1(dec_del_bpl_q0[23]),
        .O(ram_reg_0_7_6_6_i_12__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_13__1
       (.I0(dec_del_bpl_q0[14]),
        .I1(dec_del_bpl_q0[22]),
        .O(ram_reg_0_7_6_6_i_13__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_14__1
       (.I0(dec_del_bpl_q0[13]),
        .I1(dec_del_bpl_q0[21]),
        .O(ram_reg_0_7_6_6_i_14__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_15__1
       (.I0(dec_del_bpl_q0[12]),
        .I1(dec_del_bpl_q0[20]),
        .O(ram_reg_0_7_6_6_i_15__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_16__1
       (.I0(dec_del_bpl_q0[11]),
        .I1(dec_del_bpl_q0[19]),
        .O(ram_reg_0_7_6_6_i_16__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_17__1
       (.I0(dec_del_bpl_q0[10]),
        .I1(dec_del_bpl_q0[18]),
        .O(ram_reg_0_7_6_6_i_17__1_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_18__1
       (.I0(dec_del_bpl_q0[9]),
        .I1(dec_del_bpl_q0[17]),
        .O(ram_reg_0_7_6_6_i_18__1_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_6_6_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[6]),
        .I1(Q),
        .O(ram_reg_0_7_6_6_i_1__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_2__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_2__1_n_40,ram_reg_0_7_6_6_i_2__1_n_41,ram_reg_0_7_6_6_i_2__1_n_42,ram_reg_0_7_6_6_i_2__1_n_43,ram_reg_0_7_6_6_i_2__1_n_44,ram_reg_0_7_6_6_i_2__1_n_45,ram_reg_0_7_6_6_i_2__1_n_46,ram_reg_0_7_6_6_i_2__1_n_47}),
        .DI({\q0_reg[29]_0 [5:0],\grp_decode_fu_519/wd3_6_fu_1472_p4 [7],1'b0}),
        .O(grp_decode_fu_519_dec_del_bpl_d0[13:6]),
        .S({S,ram_reg_0_7_6_6_i_10__1_n_40,\grp_decode_fu_519/wd3_6_fu_1472_p4 [6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_3__1
       (.CI(ram_reg_0_7_1_1_i_2__1_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_3__1_n_40,ram_reg_0_7_6_6_i_3__1_n_41,ram_reg_0_7_6_6_i_3__1_n_42,ram_reg_0_7_6_6_i_3__1_n_43,ram_reg_0_7_6_6_i_3__1_n_44,ram_reg_0_7_6_6_i_3__1_n_45,ram_reg_0_7_6_6_i_3__1_n_46,ram_reg_0_7_6_6_i_3__1_n_47}),
        .DI(dec_del_bpl_q0[16:9]),
        .O(\q0_reg[29]_0 [8:1]),
        .S({ram_reg_0_7_6_6_i_11__1_n_40,ram_reg_0_7_6_6_i_12__1_n_40,ram_reg_0_7_6_6_i_13__1_n_40,ram_reg_0_7_6_6_i_14__1_n_40,ram_reg_0_7_6_6_i_15__1_n_40,ram_reg_0_7_6_6_i_16__1_n_40,ram_reg_0_7_6_6_i_17__1_n_40,ram_reg_0_7_6_6_i_18__1_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_7_7_i_1__1_n_40),
        .O(D[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_7_7_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[7]),
        .I1(Q),
        .O(ram_reg_0_7_7_7_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_8_8_i_1__1_n_40),
        .O(D[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_8_8_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[8]),
        .I1(Q),
        .O(ram_reg_0_7_8_8_i_1__1_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "dec_del_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_9_9_i_1__1_n_40),
        .O(D[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_9_9_i_1__1
       (.I0(grp_decode_fu_519_dec_del_bpl_d0[9]),
        .I1(Q),
        .O(ram_reg_0_7_9_9_i_1__1_n_40));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_bpl_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2
   (D,
    \q0_reg[29]_0 ,
    ap_clk,
    p_0_in,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    S,
    ram_reg_0_7_14_14_i_1__0_0,
    ram_reg_0_7_22_22_i_1__0_0,
    ram_reg_0_7_30_30_i_1__0_0,
    Q,
    ram_reg_0_7_6_6_i_2__0_0,
    CEA2);
  output [31:0]D;
  output [23:0]\q0_reg[29]_0 ;
  input ap_clk;
  input p_0_in;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [5:0]S;
  input [7:0]ram_reg_0_7_14_14_i_1__0_0;
  input [7:0]ram_reg_0_7_22_22_i_1__0_0;
  input [1:0]ram_reg_0_7_30_30_i_1__0_0;
  input [0:0]Q;
  input [0:0]ram_reg_0_7_6_6_i_2__0_0;
  input CEA2;

  wire CEA2;
  wire [31:0]D;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [31:0]delay_bph_q0;
  wire [7:6]\grp_encode_fu_453/wd3_4_fu_2782_p4 ;
  wire [31:0]grp_encode_fu_453_delay_bph_d0;
  wire p_0_in;
  wire [23:0]\q0_reg[29]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire ram_reg_0_7_0_0_i_11__0_n_40;
  wire ram_reg_0_7_0_0_i_12__2_n_40;
  wire ram_reg_0_7_0_0_i_13__0_n_40;
  wire ram_reg_0_7_0_0_i_14__0_n_40;
  wire ram_reg_0_7_0_0_i_15__0_n_40;
  wire ram_reg_0_7_0_0_i_16__0_n_40;
  wire ram_reg_0_7_0_0_i_17__0_n_40;
  wire ram_reg_0_7_0_0_i_18__0_n_40;
  wire ram_reg_0_7_0_0_i_19__0_n_40;
  wire ram_reg_0_7_0_0_i_1__0_n_40;
  wire ram_reg_0_7_0_0_i_6__0_n_40;
  wire ram_reg_0_7_0_0_i_6__0_n_41;
  wire ram_reg_0_7_0_0_i_6__0_n_42;
  wire ram_reg_0_7_0_0_i_6__0_n_43;
  wire ram_reg_0_7_0_0_i_6__0_n_44;
  wire ram_reg_0_7_0_0_i_6__0_n_45;
  wire ram_reg_0_7_0_0_i_6__0_n_46;
  wire ram_reg_0_7_0_0_i_6__0_n_47;
  wire ram_reg_0_7_10_10_i_1__0_n_40;
  wire ram_reg_0_7_11_11_i_1__0_n_40;
  wire ram_reg_0_7_12_12_i_1__0_n_40;
  wire ram_reg_0_7_13_13_i_1__0_n_40;
  wire ram_reg_0_7_14_14_i_12__0_n_40;
  wire ram_reg_0_7_14_14_i_13__0_n_40;
  wire ram_reg_0_7_14_14_i_14__0_n_40;
  wire ram_reg_0_7_14_14_i_15__0_n_40;
  wire ram_reg_0_7_14_14_i_16__0_n_40;
  wire ram_reg_0_7_14_14_i_17__0_n_40;
  wire ram_reg_0_7_14_14_i_18__0_n_40;
  wire ram_reg_0_7_14_14_i_19__0_n_40;
  wire [7:0]ram_reg_0_7_14_14_i_1__0_0;
  wire ram_reg_0_7_14_14_i_1__0_n_40;
  wire ram_reg_0_7_14_14_i_2__0_n_40;
  wire ram_reg_0_7_14_14_i_2__0_n_41;
  wire ram_reg_0_7_14_14_i_2__0_n_42;
  wire ram_reg_0_7_14_14_i_2__0_n_43;
  wire ram_reg_0_7_14_14_i_2__0_n_44;
  wire ram_reg_0_7_14_14_i_2__0_n_45;
  wire ram_reg_0_7_14_14_i_2__0_n_46;
  wire ram_reg_0_7_14_14_i_2__0_n_47;
  wire ram_reg_0_7_14_14_i_3__0_n_40;
  wire ram_reg_0_7_14_14_i_3__0_n_41;
  wire ram_reg_0_7_14_14_i_3__0_n_42;
  wire ram_reg_0_7_14_14_i_3__0_n_43;
  wire ram_reg_0_7_14_14_i_3__0_n_44;
  wire ram_reg_0_7_14_14_i_3__0_n_45;
  wire ram_reg_0_7_14_14_i_3__0_n_46;
  wire ram_reg_0_7_14_14_i_3__0_n_47;
  wire ram_reg_0_7_15_15_i_1__0_n_40;
  wire ram_reg_0_7_16_16_i_1__0_n_40;
  wire ram_reg_0_7_17_17_i_1__0_n_40;
  wire ram_reg_0_7_18_18_i_1__0_n_40;
  wire ram_reg_0_7_19_19_i_1__0_n_40;
  wire ram_reg_0_7_1_1_i_10__0_n_40;
  wire ram_reg_0_7_1_1_i_1__0_n_40;
  wire ram_reg_0_7_1_1_i_2__0_n_40;
  wire ram_reg_0_7_1_1_i_2__0_n_41;
  wire ram_reg_0_7_1_1_i_2__0_n_42;
  wire ram_reg_0_7_1_1_i_2__0_n_43;
  wire ram_reg_0_7_1_1_i_2__0_n_44;
  wire ram_reg_0_7_1_1_i_2__0_n_45;
  wire ram_reg_0_7_1_1_i_2__0_n_46;
  wire ram_reg_0_7_1_1_i_2__0_n_47;
  wire ram_reg_0_7_1_1_i_3__0_n_40;
  wire ram_reg_0_7_1_1_i_4__0_n_40;
  wire ram_reg_0_7_1_1_i_5__0_n_40;
  wire ram_reg_0_7_1_1_i_6__0_n_40;
  wire ram_reg_0_7_1_1_i_7__0_n_40;
  wire ram_reg_0_7_1_1_i_8__0_n_40;
  wire ram_reg_0_7_1_1_i_9__0_n_40;
  wire ram_reg_0_7_20_20_i_1__0_n_40;
  wire ram_reg_0_7_21_21_i_1__0_n_40;
  wire ram_reg_0_7_22_22_i_12__0_n_40;
  wire ram_reg_0_7_22_22_i_13__0_n_40;
  wire ram_reg_0_7_22_22_i_14__0_n_40;
  wire ram_reg_0_7_22_22_i_15__0_n_40;
  wire ram_reg_0_7_22_22_i_16__0_n_40;
  wire ram_reg_0_7_22_22_i_17__0_n_40;
  wire ram_reg_0_7_22_22_i_18__0_n_40;
  wire [7:0]ram_reg_0_7_22_22_i_1__0_0;
  wire ram_reg_0_7_22_22_i_1__0_n_40;
  wire ram_reg_0_7_22_22_i_2__0_n_40;
  wire ram_reg_0_7_22_22_i_2__0_n_41;
  wire ram_reg_0_7_22_22_i_2__0_n_42;
  wire ram_reg_0_7_22_22_i_2__0_n_43;
  wire ram_reg_0_7_22_22_i_2__0_n_44;
  wire ram_reg_0_7_22_22_i_2__0_n_45;
  wire ram_reg_0_7_22_22_i_2__0_n_46;
  wire ram_reg_0_7_22_22_i_2__0_n_47;
  wire ram_reg_0_7_22_22_i_3__0_n_42;
  wire ram_reg_0_7_22_22_i_3__0_n_43;
  wire ram_reg_0_7_22_22_i_3__0_n_44;
  wire ram_reg_0_7_22_22_i_3__0_n_45;
  wire ram_reg_0_7_22_22_i_3__0_n_46;
  wire ram_reg_0_7_22_22_i_3__0_n_47;
  wire ram_reg_0_7_23_23_i_1__0_n_40;
  wire ram_reg_0_7_24_24_i_1__0_n_40;
  wire ram_reg_0_7_25_25_i_1__0_n_40;
  wire ram_reg_0_7_26_26_i_1__0_n_40;
  wire ram_reg_0_7_27_27_i_1__0_n_40;
  wire ram_reg_0_7_28_28_i_1__0_n_40;
  wire ram_reg_0_7_29_29_i_1__0_n_40;
  wire ram_reg_0_7_2_2_i_1__0_n_40;
  wire [1:0]ram_reg_0_7_30_30_i_1__0_0;
  wire ram_reg_0_7_30_30_i_1__0_n_40;
  wire ram_reg_0_7_30_30_i_2__0_n_47;
  wire ram_reg_0_7_31_31_i_1__0_n_40;
  wire ram_reg_0_7_3_3_i_1__0_n_40;
  wire ram_reg_0_7_4_4_i_1__0_n_40;
  wire ram_reg_0_7_5_5_i_1__0_n_40;
  wire ram_reg_0_7_6_6_i_10__0_n_40;
  wire ram_reg_0_7_6_6_i_11__0_n_40;
  wire ram_reg_0_7_6_6_i_12__0_n_40;
  wire ram_reg_0_7_6_6_i_13__0_n_40;
  wire ram_reg_0_7_6_6_i_14__0_n_40;
  wire ram_reg_0_7_6_6_i_15__0_n_40;
  wire ram_reg_0_7_6_6_i_16__0_n_40;
  wire ram_reg_0_7_6_6_i_17__0_n_40;
  wire ram_reg_0_7_6_6_i_18__0_n_40;
  wire ram_reg_0_7_6_6_i_1__0_n_40;
  wire [0:0]ram_reg_0_7_6_6_i_2__0_0;
  wire ram_reg_0_7_6_6_i_2__0_n_40;
  wire ram_reg_0_7_6_6_i_2__0_n_41;
  wire ram_reg_0_7_6_6_i_2__0_n_42;
  wire ram_reg_0_7_6_6_i_2__0_n_43;
  wire ram_reg_0_7_6_6_i_2__0_n_44;
  wire ram_reg_0_7_6_6_i_2__0_n_45;
  wire ram_reg_0_7_6_6_i_2__0_n_46;
  wire ram_reg_0_7_6_6_i_2__0_n_47;
  wire ram_reg_0_7_6_6_i_3__0_n_40;
  wire ram_reg_0_7_6_6_i_3__0_n_41;
  wire ram_reg_0_7_6_6_i_3__0_n_42;
  wire ram_reg_0_7_6_6_i_3__0_n_43;
  wire ram_reg_0_7_6_6_i_3__0_n_44;
  wire ram_reg_0_7_6_6_i_3__0_n_45;
  wire ram_reg_0_7_6_6_i_3__0_n_46;
  wire ram_reg_0_7_6_6_i_3__0_n_47;
  wire ram_reg_0_7_7_7_i_1__0_n_40;
  wire ram_reg_0_7_8_8_i_1__0_n_40;
  wire ram_reg_0_7_9_9_i_1__0_n_40;
  wire [6:0]NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED;
  wire [7:6]NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED;
  wire [7:7]NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED;
  wire [7:2]NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[0]),
        .Q(delay_bph_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[10]),
        .Q(delay_bph_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[11]),
        .Q(delay_bph_q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[12]),
        .Q(delay_bph_q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[13]),
        .Q(delay_bph_q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[14]),
        .Q(delay_bph_q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[15]),
        .Q(delay_bph_q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[16]),
        .Q(delay_bph_q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[17]),
        .Q(delay_bph_q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[18]),
        .Q(delay_bph_q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[19]),
        .Q(delay_bph_q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[1]),
        .Q(delay_bph_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[20]),
        .Q(delay_bph_q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[21]),
        .Q(delay_bph_q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[22]),
        .Q(delay_bph_q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[23]),
        .Q(delay_bph_q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[24]),
        .Q(delay_bph_q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[25]),
        .Q(delay_bph_q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[26]),
        .Q(delay_bph_q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[27]),
        .Q(delay_bph_q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[28]),
        .Q(delay_bph_q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[29]),
        .Q(delay_bph_q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[2]),
        .Q(delay_bph_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[30]),
        .Q(delay_bph_q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[31]),
        .Q(delay_bph_q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[3]),
        .Q(delay_bph_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[4]),
        .Q(delay_bph_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[5]),
        .Q(delay_bph_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[6]),
        .Q(delay_bph_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[7]),
        .Q(delay_bph_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[8]),
        .Q(delay_bph_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(D[9]),
        .Q(delay_bph_q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__0_n_40),
        .O(D[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_11__0
       (.I0(delay_bph_q0[0]),
        .O(ram_reg_0_7_0_0_i_11__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_0_0_i_12__2
       (.I0(delay_bph_q0[0]),
        .I1(delay_bph_q0[8]),
        .O(ram_reg_0_7_0_0_i_12__2_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_13__0
       (.I0(delay_bph_q0[7]),
        .O(ram_reg_0_7_0_0_i_13__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_14__0
       (.I0(delay_bph_q0[6]),
        .O(ram_reg_0_7_0_0_i_14__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_15__0
       (.I0(delay_bph_q0[5]),
        .O(ram_reg_0_7_0_0_i_15__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_16__0
       (.I0(delay_bph_q0[4]),
        .O(ram_reg_0_7_0_0_i_16__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_17__0
       (.I0(delay_bph_q0[3]),
        .O(ram_reg_0_7_0_0_i_17__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_18__0
       (.I0(delay_bph_q0[2]),
        .O(ram_reg_0_7_0_0_i_18__0_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_19__0
       (.I0(delay_bph_q0[1]),
        .O(ram_reg_0_7_0_0_i_19__0_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[0]),
        .I1(Q),
        .O(ram_reg_0_7_0_0_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_0_0_i_6__0
       (.CI(ram_reg_0_7_0_0_i_11__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_6__0_n_40,ram_reg_0_7_0_0_i_6__0_n_41,ram_reg_0_7_0_0_i_6__0_n_42,ram_reg_0_7_0_0_i_6__0_n_43,ram_reg_0_7_0_0_i_6__0_n_44,ram_reg_0_7_0_0_i_6__0_n_45,ram_reg_0_7_0_0_i_6__0_n_46,ram_reg_0_7_0_0_i_6__0_n_47}),
        .DI({delay_bph_q0[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({grp_encode_fu_453_delay_bph_d0[0],NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED[6:0]}),
        .S({ram_reg_0_7_0_0_i_12__2_n_40,ram_reg_0_7_0_0_i_13__0_n_40,ram_reg_0_7_0_0_i_14__0_n_40,ram_reg_0_7_0_0_i_15__0_n_40,ram_reg_0_7_0_0_i_16__0_n_40,ram_reg_0_7_0_0_i_17__0_n_40,ram_reg_0_7_0_0_i_18__0_n_40,ram_reg_0_7_0_0_i_19__0_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_10_10_i_1__0_n_40),
        .O(D[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_10_10_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[10]),
        .I1(Q),
        .O(ram_reg_0_7_10_10_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_11_11_i_1__0_n_40),
        .O(D[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_11_11_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[11]),
        .I1(Q),
        .O(ram_reg_0_7_11_11_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_12_12_i_1__0_n_40),
        .O(D[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_12_12_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[12]),
        .I1(Q),
        .O(ram_reg_0_7_12_12_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_13_13_i_1__0_n_40),
        .O(D[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_13_13_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[13]),
        .I1(Q),
        .O(ram_reg_0_7_13_13_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_14_14_i_1__0_n_40),
        .O(D[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_12__0
       (.I0(delay_bph_q0[31]),
        .I1(delay_bph_q0[24]),
        .O(ram_reg_0_7_14_14_i_12__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_13__0
       (.I0(delay_bph_q0[31]),
        .I1(delay_bph_q0[23]),
        .O(ram_reg_0_7_14_14_i_13__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_14__0
       (.I0(delay_bph_q0[22]),
        .I1(delay_bph_q0[30]),
        .O(ram_reg_0_7_14_14_i_14__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_15__0
       (.I0(delay_bph_q0[21]),
        .I1(delay_bph_q0[29]),
        .O(ram_reg_0_7_14_14_i_15__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_16__0
       (.I0(delay_bph_q0[20]),
        .I1(delay_bph_q0[28]),
        .O(ram_reg_0_7_14_14_i_16__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_17__0
       (.I0(delay_bph_q0[19]),
        .I1(delay_bph_q0[27]),
        .O(ram_reg_0_7_14_14_i_17__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_18__0
       (.I0(delay_bph_q0[18]),
        .I1(delay_bph_q0[26]),
        .O(ram_reg_0_7_14_14_i_18__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_19__0
       (.I0(delay_bph_q0[17]),
        .I1(delay_bph_q0[25]),
        .O(ram_reg_0_7_14_14_i_19__0_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_14_14_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[14]),
        .I1(Q),
        .O(ram_reg_0_7_14_14_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_2__0
       (.CI(ram_reg_0_7_6_6_i_2__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_2__0_n_40,ram_reg_0_7_14_14_i_2__0_n_41,ram_reg_0_7_14_14_i_2__0_n_42,ram_reg_0_7_14_14_i_2__0_n_43,ram_reg_0_7_14_14_i_2__0_n_44,ram_reg_0_7_14_14_i_2__0_n_45,ram_reg_0_7_14_14_i_2__0_n_46,ram_reg_0_7_14_14_i_2__0_n_47}),
        .DI(\q0_reg[29]_0 [13:6]),
        .O(grp_encode_fu_453_delay_bph_d0[21:14]),
        .S(ram_reg_0_7_14_14_i_1__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_3__0
       (.CI(ram_reg_0_7_6_6_i_3__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_3__0_n_40,ram_reg_0_7_14_14_i_3__0_n_41,ram_reg_0_7_14_14_i_3__0_n_42,ram_reg_0_7_14_14_i_3__0_n_43,ram_reg_0_7_14_14_i_3__0_n_44,ram_reg_0_7_14_14_i_3__0_n_45,ram_reg_0_7_14_14_i_3__0_n_46,ram_reg_0_7_14_14_i_3__0_n_47}),
        .DI({delay_bph_q0[31],delay_bph_q0[23:17]}),
        .O(\q0_reg[29]_0 [16:9]),
        .S({ram_reg_0_7_14_14_i_12__0_n_40,ram_reg_0_7_14_14_i_13__0_n_40,ram_reg_0_7_14_14_i_14__0_n_40,ram_reg_0_7_14_14_i_15__0_n_40,ram_reg_0_7_14_14_i_16__0_n_40,ram_reg_0_7_14_14_i_17__0_n_40,ram_reg_0_7_14_14_i_18__0_n_40,ram_reg_0_7_14_14_i_19__0_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_15_15_i_1__0_n_40),
        .O(D[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_15_15_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[15]),
        .I1(Q),
        .O(ram_reg_0_7_15_15_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_16_16_i_1__0_n_40),
        .O(D[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_16_16_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[16]),
        .I1(Q),
        .O(ram_reg_0_7_16_16_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_17_17_i_1__0_n_40),
        .O(D[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_17_17_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[17]),
        .I1(Q),
        .O(ram_reg_0_7_17_17_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_18_18_i_1__0_n_40),
        .O(D[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_18_18_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[18]),
        .I1(Q),
        .O(ram_reg_0_7_18_18_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_19_19_i_1__0_n_40),
        .O(D[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_19_19_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[19]),
        .I1(Q),
        .O(ram_reg_0_7_19_19_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__0_n_40),
        .O(D[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_10__0
       (.I0(delay_bph_q0[1]),
        .I1(delay_bph_q0[9]),
        .O(ram_reg_0_7_1_1_i_10__0_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_1_1_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[1]),
        .I1(Q),
        .O(ram_reg_0_7_1_1_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_1_1_i_2__0
       (.CI(ram_reg_0_7_0_0_i_6__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_1_1_i_2__0_n_40,ram_reg_0_7_1_1_i_2__0_n_41,ram_reg_0_7_1_1_i_2__0_n_42,ram_reg_0_7_1_1_i_2__0_n_43,ram_reg_0_7_1_1_i_2__0_n_44,ram_reg_0_7_1_1_i_2__0_n_45,ram_reg_0_7_1_1_i_2__0_n_46,ram_reg_0_7_1_1_i_2__0_n_47}),
        .DI(delay_bph_q0[8:1]),
        .O({\q0_reg[29]_0 [0],\grp_encode_fu_453/wd3_4_fu_2782_p4 ,grp_encode_fu_453_delay_bph_d0[5:1]}),
        .S({ram_reg_0_7_1_1_i_3__0_n_40,ram_reg_0_7_1_1_i_4__0_n_40,ram_reg_0_7_1_1_i_5__0_n_40,ram_reg_0_7_1_1_i_6__0_n_40,ram_reg_0_7_1_1_i_7__0_n_40,ram_reg_0_7_1_1_i_8__0_n_40,ram_reg_0_7_1_1_i_9__0_n_40,ram_reg_0_7_1_1_i_10__0_n_40}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_3__0
       (.I0(delay_bph_q0[8]),
        .I1(delay_bph_q0[16]),
        .O(ram_reg_0_7_1_1_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_4__0
       (.I0(delay_bph_q0[7]),
        .I1(delay_bph_q0[15]),
        .O(ram_reg_0_7_1_1_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_5__0
       (.I0(delay_bph_q0[6]),
        .I1(delay_bph_q0[14]),
        .O(ram_reg_0_7_1_1_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_6__0
       (.I0(delay_bph_q0[5]),
        .I1(delay_bph_q0[13]),
        .O(ram_reg_0_7_1_1_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_7__0
       (.I0(delay_bph_q0[4]),
        .I1(delay_bph_q0[12]),
        .O(ram_reg_0_7_1_1_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_8__0
       (.I0(delay_bph_q0[3]),
        .I1(delay_bph_q0[11]),
        .O(ram_reg_0_7_1_1_i_8__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_9__0
       (.I0(delay_bph_q0[2]),
        .I1(delay_bph_q0[10]),
        .O(ram_reg_0_7_1_1_i_9__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_20_20_i_1__0_n_40),
        .O(D[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_20_20_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[20]),
        .I1(Q),
        .O(ram_reg_0_7_20_20_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_21_21_i_1__0_n_40),
        .O(D[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_21_21_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[21]),
        .I1(Q),
        .O(ram_reg_0_7_21_21_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_22_22_i_1__0_n_40),
        .O(D[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_12__0
       (.I0(delay_bph_q0[30]),
        .I1(delay_bph_q0[31]),
        .O(ram_reg_0_7_22_22_i_12__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_13__0
       (.I0(delay_bph_q0[29]),
        .I1(delay_bph_q0[30]),
        .O(ram_reg_0_7_22_22_i_13__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_14__0
       (.I0(delay_bph_q0[28]),
        .I1(delay_bph_q0[29]),
        .O(ram_reg_0_7_22_22_i_14__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_15__0
       (.I0(delay_bph_q0[27]),
        .I1(delay_bph_q0[28]),
        .O(ram_reg_0_7_22_22_i_15__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_16__0
       (.I0(delay_bph_q0[26]),
        .I1(delay_bph_q0[27]),
        .O(ram_reg_0_7_22_22_i_16__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_17__0
       (.I0(delay_bph_q0[25]),
        .I1(delay_bph_q0[26]),
        .O(ram_reg_0_7_22_22_i_17__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_18__0
       (.I0(delay_bph_q0[24]),
        .I1(delay_bph_q0[25]),
        .O(ram_reg_0_7_22_22_i_18__0_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_22_22_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[22]),
        .I1(Q),
        .O(ram_reg_0_7_22_22_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_2__0
       (.CI(ram_reg_0_7_14_14_i_2__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_22_22_i_2__0_n_40,ram_reg_0_7_22_22_i_2__0_n_41,ram_reg_0_7_22_22_i_2__0_n_42,ram_reg_0_7_22_22_i_2__0_n_43,ram_reg_0_7_22_22_i_2__0_n_44,ram_reg_0_7_22_22_i_2__0_n_45,ram_reg_0_7_22_22_i_2__0_n_46,ram_reg_0_7_22_22_i_2__0_n_47}),
        .DI(\q0_reg[29]_0 [21:14]),
        .O(grp_encode_fu_453_delay_bph_d0[29:22]),
        .S(ram_reg_0_7_22_22_i_1__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_3__0
       (.CI(ram_reg_0_7_14_14_i_3__0_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED[7:6],ram_reg_0_7_22_22_i_3__0_n_42,ram_reg_0_7_22_22_i_3__0_n_43,ram_reg_0_7_22_22_i_3__0_n_44,ram_reg_0_7_22_22_i_3__0_n_45,ram_reg_0_7_22_22_i_3__0_n_46,ram_reg_0_7_22_22_i_3__0_n_47}),
        .DI({1'b0,1'b0,delay_bph_q0[29:24]}),
        .O({NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED[7],\q0_reg[29]_0 [23:17]}),
        .S({1'b0,ram_reg_0_7_22_22_i_12__0_n_40,ram_reg_0_7_22_22_i_13__0_n_40,ram_reg_0_7_22_22_i_14__0_n_40,ram_reg_0_7_22_22_i_15__0_n_40,ram_reg_0_7_22_22_i_16__0_n_40,ram_reg_0_7_22_22_i_17__0_n_40,ram_reg_0_7_22_22_i_18__0_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_23_23
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_23_23_i_1__0_n_40),
        .O(D[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_23_23_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[23]),
        .I1(Q),
        .O(ram_reg_0_7_23_23_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_24_24
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_24_24_i_1__0_n_40),
        .O(D[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_24_24_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[24]),
        .I1(Q),
        .O(ram_reg_0_7_24_24_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_25_25
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_25_25_i_1__0_n_40),
        .O(D[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_25_25_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[25]),
        .I1(Q),
        .O(ram_reg_0_7_25_25_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_26_26
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_26_26_i_1__0_n_40),
        .O(D[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_26_26_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[26]),
        .I1(Q),
        .O(ram_reg_0_7_26_26_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_27_27
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_27_27_i_1__0_n_40),
        .O(D[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_27_27_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[27]),
        .I1(Q),
        .O(ram_reg_0_7_27_27_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_28_28
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_28_28_i_1__0_n_40),
        .O(D[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_28_28_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[28]),
        .I1(Q),
        .O(ram_reg_0_7_28_28_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_29_29
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_29_29_i_1__0_n_40),
        .O(D[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_29_29_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[29]),
        .I1(Q),
        .O(ram_reg_0_7_29_29_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__0_n_40),
        .O(D[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_2_2_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[2]),
        .I1(Q),
        .O(ram_reg_0_7_2_2_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_30_30
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_30_30_i_1__0_n_40),
        .O(D[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_30_30_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[30]),
        .I1(Q),
        .O(ram_reg_0_7_30_30_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_30_30_i_2__0
       (.CI(ram_reg_0_7_22_22_i_2__0_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED[7:1],ram_reg_0_7_30_30_i_2__0_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q0_reg[29]_0 [22]}),
        .O({NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED[7:2],grp_encode_fu_453_delay_bph_d0[31:30]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_30_30_i_1__0_0}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_31_31
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_31_31_i_1__0_n_40),
        .O(D[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_31_31_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[31]),
        .I1(Q),
        .O(ram_reg_0_7_31_31_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_3_3_i_1__0_n_40),
        .O(D[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_3_3_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[3]),
        .I1(Q),
        .O(ram_reg_0_7_3_3_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_4_4_i_1__0_n_40),
        .O(D[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_4_4_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[4]),
        .I1(Q),
        .O(ram_reg_0_7_4_4_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_5_5_i_1__0_n_40),
        .O(D[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_5_5_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[5]),
        .I1(Q),
        .O(ram_reg_0_7_5_5_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_6_6_i_1__0_n_40),
        .O(D[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_10__0
       (.I0(\grp_encode_fu_453/wd3_4_fu_2782_p4 [7]),
        .I1(ram_reg_0_7_6_6_i_2__0_0),
        .O(ram_reg_0_7_6_6_i_10__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_11__0
       (.I0(delay_bph_q0[16]),
        .I1(delay_bph_q0[24]),
        .O(ram_reg_0_7_6_6_i_11__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_12__0
       (.I0(delay_bph_q0[15]),
        .I1(delay_bph_q0[23]),
        .O(ram_reg_0_7_6_6_i_12__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_13__0
       (.I0(delay_bph_q0[14]),
        .I1(delay_bph_q0[22]),
        .O(ram_reg_0_7_6_6_i_13__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_14__0
       (.I0(delay_bph_q0[13]),
        .I1(delay_bph_q0[21]),
        .O(ram_reg_0_7_6_6_i_14__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_15__0
       (.I0(delay_bph_q0[12]),
        .I1(delay_bph_q0[20]),
        .O(ram_reg_0_7_6_6_i_15__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_16__0
       (.I0(delay_bph_q0[11]),
        .I1(delay_bph_q0[19]),
        .O(ram_reg_0_7_6_6_i_16__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_17__0
       (.I0(delay_bph_q0[10]),
        .I1(delay_bph_q0[18]),
        .O(ram_reg_0_7_6_6_i_17__0_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_18__0
       (.I0(delay_bph_q0[9]),
        .I1(delay_bph_q0[17]),
        .O(ram_reg_0_7_6_6_i_18__0_n_40));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_6_6_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[6]),
        .I1(Q),
        .O(ram_reg_0_7_6_6_i_1__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_2__0_n_40,ram_reg_0_7_6_6_i_2__0_n_41,ram_reg_0_7_6_6_i_2__0_n_42,ram_reg_0_7_6_6_i_2__0_n_43,ram_reg_0_7_6_6_i_2__0_n_44,ram_reg_0_7_6_6_i_2__0_n_45,ram_reg_0_7_6_6_i_2__0_n_46,ram_reg_0_7_6_6_i_2__0_n_47}),
        .DI({\q0_reg[29]_0 [5:0],\grp_encode_fu_453/wd3_4_fu_2782_p4 [7],1'b0}),
        .O(grp_encode_fu_453_delay_bph_d0[13:6]),
        .S({S,ram_reg_0_7_6_6_i_10__0_n_40,\grp_encode_fu_453/wd3_4_fu_2782_p4 [6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_3__0
       (.CI(ram_reg_0_7_1_1_i_2__0_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_3__0_n_40,ram_reg_0_7_6_6_i_3__0_n_41,ram_reg_0_7_6_6_i_3__0_n_42,ram_reg_0_7_6_6_i_3__0_n_43,ram_reg_0_7_6_6_i_3__0_n_44,ram_reg_0_7_6_6_i_3__0_n_45,ram_reg_0_7_6_6_i_3__0_n_46,ram_reg_0_7_6_6_i_3__0_n_47}),
        .DI(delay_bph_q0[16:9]),
        .O(\q0_reg[29]_0 [8:1]),
        .S({ram_reg_0_7_6_6_i_11__0_n_40,ram_reg_0_7_6_6_i_12__0_n_40,ram_reg_0_7_6_6_i_13__0_n_40,ram_reg_0_7_6_6_i_14__0_n_40,ram_reg_0_7_6_6_i_15__0_n_40,ram_reg_0_7_6_6_i_16__0_n_40,ram_reg_0_7_6_6_i_17__0_n_40,ram_reg_0_7_6_6_i_18__0_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_7_7_i_1__0_n_40),
        .O(D[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_7_7_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[7]),
        .I1(Q),
        .O(ram_reg_0_7_7_7_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_8_8_i_1__0_n_40),
        .O(D[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_8_8_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[8]),
        .I1(Q),
        .O(ram_reg_0_7_8_8_i_1__0_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bph_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_9_9_i_1__0_n_40),
        .O(D[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_9_9_i_1__0
       (.I0(grp_encode_fu_453_delay_bph_d0[9]),
        .I1(Q),
        .O(ram_reg_0_7_9_9_i_1__0_n_40));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_bpl_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3
   (D,
    \q0_reg[29]_0 ,
    ap_clk,
    p_0_in,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    S,
    ram_reg_0_7_14_14_i_1_0,
    ram_reg_0_7_22_22_i_1_0,
    ram_reg_0_7_30_30_i_1_0,
    Q,
    ram_reg_0_7_6_6_i_2_0,
    CEB2);
  output [31:0]D;
  output [23:0]\q0_reg[29]_0 ;
  input ap_clk;
  input p_0_in;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [5:0]S;
  input [7:0]ram_reg_0_7_14_14_i_1_0;
  input [7:0]ram_reg_0_7_22_22_i_1_0;
  input [1:0]ram_reg_0_7_30_30_i_1_0;
  input [0:0]Q;
  input [0:0]ram_reg_0_7_6_6_i_2_0;
  input CEB2;

  wire CEB2;
  wire [31:0]D;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [31:0]d0;
  wire [31:0]delay_bpl_q0;
  wire [7:6]\grp_encode_fu_453/wd3_1_fu_1914_p4 ;
  wire [31:0]grp_encode_fu_453_delay_bpl_d0;
  wire p_0_in;
  wire [23:0]\q0_reg[29]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire ram_reg_0_7_0_0_i_11_n_40;
  wire ram_reg_0_7_0_0_i_12__1_n_40;
  wire ram_reg_0_7_0_0_i_13_n_40;
  wire ram_reg_0_7_0_0_i_14_n_40;
  wire ram_reg_0_7_0_0_i_15_n_40;
  wire ram_reg_0_7_0_0_i_16_n_40;
  wire ram_reg_0_7_0_0_i_17_n_40;
  wire ram_reg_0_7_0_0_i_18_n_40;
  wire ram_reg_0_7_0_0_i_19_n_40;
  wire ram_reg_0_7_0_0_i_6_n_40;
  wire ram_reg_0_7_0_0_i_6_n_41;
  wire ram_reg_0_7_0_0_i_6_n_42;
  wire ram_reg_0_7_0_0_i_6_n_43;
  wire ram_reg_0_7_0_0_i_6_n_44;
  wire ram_reg_0_7_0_0_i_6_n_45;
  wire ram_reg_0_7_0_0_i_6_n_46;
  wire ram_reg_0_7_0_0_i_6_n_47;
  wire ram_reg_0_7_14_14_i_12_n_40;
  wire ram_reg_0_7_14_14_i_13_n_40;
  wire ram_reg_0_7_14_14_i_14_n_40;
  wire ram_reg_0_7_14_14_i_15_n_40;
  wire ram_reg_0_7_14_14_i_16_n_40;
  wire ram_reg_0_7_14_14_i_17_n_40;
  wire ram_reg_0_7_14_14_i_18_n_40;
  wire ram_reg_0_7_14_14_i_19_n_40;
  wire [7:0]ram_reg_0_7_14_14_i_1_0;
  wire ram_reg_0_7_14_14_i_2_n_40;
  wire ram_reg_0_7_14_14_i_2_n_41;
  wire ram_reg_0_7_14_14_i_2_n_42;
  wire ram_reg_0_7_14_14_i_2_n_43;
  wire ram_reg_0_7_14_14_i_2_n_44;
  wire ram_reg_0_7_14_14_i_2_n_45;
  wire ram_reg_0_7_14_14_i_2_n_46;
  wire ram_reg_0_7_14_14_i_2_n_47;
  wire ram_reg_0_7_14_14_i_3_n_40;
  wire ram_reg_0_7_14_14_i_3_n_41;
  wire ram_reg_0_7_14_14_i_3_n_42;
  wire ram_reg_0_7_14_14_i_3_n_43;
  wire ram_reg_0_7_14_14_i_3_n_44;
  wire ram_reg_0_7_14_14_i_3_n_45;
  wire ram_reg_0_7_14_14_i_3_n_46;
  wire ram_reg_0_7_14_14_i_3_n_47;
  wire ram_reg_0_7_1_1_i_10_n_40;
  wire ram_reg_0_7_1_1_i_2_n_40;
  wire ram_reg_0_7_1_1_i_2_n_41;
  wire ram_reg_0_7_1_1_i_2_n_42;
  wire ram_reg_0_7_1_1_i_2_n_43;
  wire ram_reg_0_7_1_1_i_2_n_44;
  wire ram_reg_0_7_1_1_i_2_n_45;
  wire ram_reg_0_7_1_1_i_2_n_46;
  wire ram_reg_0_7_1_1_i_2_n_47;
  wire ram_reg_0_7_1_1_i_3_n_40;
  wire ram_reg_0_7_1_1_i_4_n_40;
  wire ram_reg_0_7_1_1_i_5_n_40;
  wire ram_reg_0_7_1_1_i_6_n_40;
  wire ram_reg_0_7_1_1_i_7_n_40;
  wire ram_reg_0_7_1_1_i_8_n_40;
  wire ram_reg_0_7_1_1_i_9_n_40;
  wire ram_reg_0_7_22_22_i_12_n_40;
  wire ram_reg_0_7_22_22_i_13_n_40;
  wire ram_reg_0_7_22_22_i_14_n_40;
  wire ram_reg_0_7_22_22_i_15_n_40;
  wire ram_reg_0_7_22_22_i_16_n_40;
  wire ram_reg_0_7_22_22_i_17_n_40;
  wire ram_reg_0_7_22_22_i_18_n_40;
  wire [7:0]ram_reg_0_7_22_22_i_1_0;
  wire ram_reg_0_7_22_22_i_2_n_40;
  wire ram_reg_0_7_22_22_i_2_n_41;
  wire ram_reg_0_7_22_22_i_2_n_42;
  wire ram_reg_0_7_22_22_i_2_n_43;
  wire ram_reg_0_7_22_22_i_2_n_44;
  wire ram_reg_0_7_22_22_i_2_n_45;
  wire ram_reg_0_7_22_22_i_2_n_46;
  wire ram_reg_0_7_22_22_i_2_n_47;
  wire ram_reg_0_7_22_22_i_3_n_42;
  wire ram_reg_0_7_22_22_i_3_n_43;
  wire ram_reg_0_7_22_22_i_3_n_44;
  wire ram_reg_0_7_22_22_i_3_n_45;
  wire ram_reg_0_7_22_22_i_3_n_46;
  wire ram_reg_0_7_22_22_i_3_n_47;
  wire [1:0]ram_reg_0_7_30_30_i_1_0;
  wire ram_reg_0_7_30_30_i_2_n_47;
  wire ram_reg_0_7_6_6_i_10_n_40;
  wire ram_reg_0_7_6_6_i_11_n_40;
  wire ram_reg_0_7_6_6_i_12_n_40;
  wire ram_reg_0_7_6_6_i_13_n_40;
  wire ram_reg_0_7_6_6_i_14_n_40;
  wire ram_reg_0_7_6_6_i_15_n_40;
  wire ram_reg_0_7_6_6_i_16_n_40;
  wire ram_reg_0_7_6_6_i_17_n_40;
  wire ram_reg_0_7_6_6_i_18_n_40;
  wire [0:0]ram_reg_0_7_6_6_i_2_0;
  wire ram_reg_0_7_6_6_i_2_n_40;
  wire ram_reg_0_7_6_6_i_2_n_41;
  wire ram_reg_0_7_6_6_i_2_n_42;
  wire ram_reg_0_7_6_6_i_2_n_43;
  wire ram_reg_0_7_6_6_i_2_n_44;
  wire ram_reg_0_7_6_6_i_2_n_45;
  wire ram_reg_0_7_6_6_i_2_n_46;
  wire ram_reg_0_7_6_6_i_2_n_47;
  wire ram_reg_0_7_6_6_i_3_n_40;
  wire ram_reg_0_7_6_6_i_3_n_41;
  wire ram_reg_0_7_6_6_i_3_n_42;
  wire ram_reg_0_7_6_6_i_3_n_43;
  wire ram_reg_0_7_6_6_i_3_n_44;
  wire ram_reg_0_7_6_6_i_3_n_45;
  wire ram_reg_0_7_6_6_i_3_n_46;
  wire ram_reg_0_7_6_6_i_3_n_47;
  wire [6:0]NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED;
  wire [7:6]NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED;
  wire [7:7]NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED;
  wire [7:2]NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[0]),
        .Q(delay_bpl_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[10]),
        .Q(delay_bpl_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[11]),
        .Q(delay_bpl_q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[12]),
        .Q(delay_bpl_q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[13]),
        .Q(delay_bpl_q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[14]),
        .Q(delay_bpl_q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[15]),
        .Q(delay_bpl_q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[16]),
        .Q(delay_bpl_q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[17]),
        .Q(delay_bpl_q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[18]),
        .Q(delay_bpl_q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[19]),
        .Q(delay_bpl_q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[1]),
        .Q(delay_bpl_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[20]),
        .Q(delay_bpl_q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[21]),
        .Q(delay_bpl_q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[22]),
        .Q(delay_bpl_q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[23]),
        .Q(delay_bpl_q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[24]),
        .Q(delay_bpl_q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[25]),
        .Q(delay_bpl_q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[26]),
        .Q(delay_bpl_q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[27]),
        .Q(delay_bpl_q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[28]),
        .Q(delay_bpl_q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[29]),
        .Q(delay_bpl_q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[2]),
        .Q(delay_bpl_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[30]),
        .Q(delay_bpl_q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[31]),
        .Q(delay_bpl_q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[3]),
        .Q(delay_bpl_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[4]),
        .Q(delay_bpl_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[5]),
        .Q(delay_bpl_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[6]),
        .Q(delay_bpl_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[7]),
        .Q(delay_bpl_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[8]),
        .Q(delay_bpl_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(D[9]),
        .Q(delay_bpl_q0[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[0]),
        .O(D[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_0_0_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[0]),
        .I1(Q),
        .O(d0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_11
       (.I0(delay_bpl_q0[0]),
        .O(ram_reg_0_7_0_0_i_11_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_0_0_i_12__1
       (.I0(delay_bpl_q0[0]),
        .I1(delay_bpl_q0[8]),
        .O(ram_reg_0_7_0_0_i_12__1_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_13
       (.I0(delay_bpl_q0[7]),
        .O(ram_reg_0_7_0_0_i_13_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_14
       (.I0(delay_bpl_q0[6]),
        .O(ram_reg_0_7_0_0_i_14_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_15
       (.I0(delay_bpl_q0[5]),
        .O(ram_reg_0_7_0_0_i_15_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_16
       (.I0(delay_bpl_q0[4]),
        .O(ram_reg_0_7_0_0_i_16_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_17
       (.I0(delay_bpl_q0[3]),
        .O(ram_reg_0_7_0_0_i_17_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_18
       (.I0(delay_bpl_q0[2]),
        .O(ram_reg_0_7_0_0_i_18_n_40));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_7_0_0_i_19
       (.I0(delay_bpl_q0[1]),
        .O(ram_reg_0_7_0_0_i_19_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_0_0_i_6
       (.CI(ram_reg_0_7_0_0_i_11_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_0_0_i_6_n_40,ram_reg_0_7_0_0_i_6_n_41,ram_reg_0_7_0_0_i_6_n_42,ram_reg_0_7_0_0_i_6_n_43,ram_reg_0_7_0_0_i_6_n_44,ram_reg_0_7_0_0_i_6_n_45,ram_reg_0_7_0_0_i_6_n_46,ram_reg_0_7_0_0_i_6_n_47}),
        .DI({delay_bpl_q0[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({grp_encode_fu_453_delay_bpl_d0[0],NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED[6:0]}),
        .S({ram_reg_0_7_0_0_i_12__1_n_40,ram_reg_0_7_0_0_i_13_n_40,ram_reg_0_7_0_0_i_14_n_40,ram_reg_0_7_0_0_i_15_n_40,ram_reg_0_7_0_0_i_16_n_40,ram_reg_0_7_0_0_i_17_n_40,ram_reg_0_7_0_0_i_18_n_40,ram_reg_0_7_0_0_i_19_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[10]),
        .O(D[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_10_10_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[10]),
        .I1(Q),
        .O(d0[10]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[11]),
        .O(D[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_11_11_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[11]),
        .I1(Q),
        .O(d0[11]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[12]),
        .O(D[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_12_12_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[12]),
        .I1(Q),
        .O(d0[12]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[13]),
        .O(D[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_13_13_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[13]),
        .I1(Q),
        .O(d0[13]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[14]),
        .O(D[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_14_14_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[14]),
        .I1(Q),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_12
       (.I0(delay_bpl_q0[31]),
        .I1(delay_bpl_q0[24]),
        .O(ram_reg_0_7_14_14_i_12_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_13
       (.I0(delay_bpl_q0[31]),
        .I1(delay_bpl_q0[23]),
        .O(ram_reg_0_7_14_14_i_13_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_14
       (.I0(delay_bpl_q0[22]),
        .I1(delay_bpl_q0[30]),
        .O(ram_reg_0_7_14_14_i_14_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_15
       (.I0(delay_bpl_q0[21]),
        .I1(delay_bpl_q0[29]),
        .O(ram_reg_0_7_14_14_i_15_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_16
       (.I0(delay_bpl_q0[20]),
        .I1(delay_bpl_q0[28]),
        .O(ram_reg_0_7_14_14_i_16_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_17
       (.I0(delay_bpl_q0[19]),
        .I1(delay_bpl_q0[27]),
        .O(ram_reg_0_7_14_14_i_17_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_18
       (.I0(delay_bpl_q0[18]),
        .I1(delay_bpl_q0[26]),
        .O(ram_reg_0_7_14_14_i_18_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_14_14_i_19
       (.I0(delay_bpl_q0[17]),
        .I1(delay_bpl_q0[25]),
        .O(ram_reg_0_7_14_14_i_19_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_2
       (.CI(ram_reg_0_7_6_6_i_2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_2_n_40,ram_reg_0_7_14_14_i_2_n_41,ram_reg_0_7_14_14_i_2_n_42,ram_reg_0_7_14_14_i_2_n_43,ram_reg_0_7_14_14_i_2_n_44,ram_reg_0_7_14_14_i_2_n_45,ram_reg_0_7_14_14_i_2_n_46,ram_reg_0_7_14_14_i_2_n_47}),
        .DI(\q0_reg[29]_0 [13:6]),
        .O(grp_encode_fu_453_delay_bpl_d0[21:14]),
        .S(ram_reg_0_7_14_14_i_1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_14_14_i_3
       (.CI(ram_reg_0_7_6_6_i_3_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_14_14_i_3_n_40,ram_reg_0_7_14_14_i_3_n_41,ram_reg_0_7_14_14_i_3_n_42,ram_reg_0_7_14_14_i_3_n_43,ram_reg_0_7_14_14_i_3_n_44,ram_reg_0_7_14_14_i_3_n_45,ram_reg_0_7_14_14_i_3_n_46,ram_reg_0_7_14_14_i_3_n_47}),
        .DI({delay_bpl_q0[31],delay_bpl_q0[23:17]}),
        .O(\q0_reg[29]_0 [16:9]),
        .S({ram_reg_0_7_14_14_i_12_n_40,ram_reg_0_7_14_14_i_13_n_40,ram_reg_0_7_14_14_i_14_n_40,ram_reg_0_7_14_14_i_15_n_40,ram_reg_0_7_14_14_i_16_n_40,ram_reg_0_7_14_14_i_17_n_40,ram_reg_0_7_14_14_i_18_n_40,ram_reg_0_7_14_14_i_19_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[15]),
        .O(D[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_15_15_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[15]),
        .I1(Q),
        .O(d0[15]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[16]),
        .O(D[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_16_16_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[16]),
        .I1(Q),
        .O(d0[16]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[17]),
        .O(D[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_17_17_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[17]),
        .I1(Q),
        .O(d0[17]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[18]),
        .O(D[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_18_18_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[18]),
        .I1(Q),
        .O(d0[18]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[19]),
        .O(D[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_19_19_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[19]),
        .I1(Q),
        .O(d0[19]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[1]),
        .O(D[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_1_1_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[1]),
        .I1(Q),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_10
       (.I0(delay_bpl_q0[1]),
        .I1(delay_bpl_q0[9]),
        .O(ram_reg_0_7_1_1_i_10_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_1_1_i_2
       (.CI(ram_reg_0_7_0_0_i_6_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_1_1_i_2_n_40,ram_reg_0_7_1_1_i_2_n_41,ram_reg_0_7_1_1_i_2_n_42,ram_reg_0_7_1_1_i_2_n_43,ram_reg_0_7_1_1_i_2_n_44,ram_reg_0_7_1_1_i_2_n_45,ram_reg_0_7_1_1_i_2_n_46,ram_reg_0_7_1_1_i_2_n_47}),
        .DI(delay_bpl_q0[8:1]),
        .O({\q0_reg[29]_0 [0],\grp_encode_fu_453/wd3_1_fu_1914_p4 ,grp_encode_fu_453_delay_bpl_d0[5:1]}),
        .S({ram_reg_0_7_1_1_i_3_n_40,ram_reg_0_7_1_1_i_4_n_40,ram_reg_0_7_1_1_i_5_n_40,ram_reg_0_7_1_1_i_6_n_40,ram_reg_0_7_1_1_i_7_n_40,ram_reg_0_7_1_1_i_8_n_40,ram_reg_0_7_1_1_i_9_n_40,ram_reg_0_7_1_1_i_10_n_40}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_3
       (.I0(delay_bpl_q0[8]),
        .I1(delay_bpl_q0[16]),
        .O(ram_reg_0_7_1_1_i_3_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_4
       (.I0(delay_bpl_q0[7]),
        .I1(delay_bpl_q0[15]),
        .O(ram_reg_0_7_1_1_i_4_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_5
       (.I0(delay_bpl_q0[6]),
        .I1(delay_bpl_q0[14]),
        .O(ram_reg_0_7_1_1_i_5_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_6
       (.I0(delay_bpl_q0[5]),
        .I1(delay_bpl_q0[13]),
        .O(ram_reg_0_7_1_1_i_6_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_7
       (.I0(delay_bpl_q0[4]),
        .I1(delay_bpl_q0[12]),
        .O(ram_reg_0_7_1_1_i_7_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_8
       (.I0(delay_bpl_q0[3]),
        .I1(delay_bpl_q0[11]),
        .O(ram_reg_0_7_1_1_i_8_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_1_1_i_9
       (.I0(delay_bpl_q0[2]),
        .I1(delay_bpl_q0[10]),
        .O(ram_reg_0_7_1_1_i_9_n_40));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[20]),
        .O(D[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_20_20_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[20]),
        .I1(Q),
        .O(d0[20]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[21]),
        .O(D[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_21_21_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[21]),
        .I1(Q),
        .O(d0[21]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[22]),
        .O(D[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_22_22_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[22]),
        .I1(Q),
        .O(d0[22]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_12
       (.I0(delay_bpl_q0[30]),
        .I1(delay_bpl_q0[31]),
        .O(ram_reg_0_7_22_22_i_12_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_13
       (.I0(delay_bpl_q0[29]),
        .I1(delay_bpl_q0[30]),
        .O(ram_reg_0_7_22_22_i_13_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_14
       (.I0(delay_bpl_q0[28]),
        .I1(delay_bpl_q0[29]),
        .O(ram_reg_0_7_22_22_i_14_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_15
       (.I0(delay_bpl_q0[27]),
        .I1(delay_bpl_q0[28]),
        .O(ram_reg_0_7_22_22_i_15_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_16
       (.I0(delay_bpl_q0[26]),
        .I1(delay_bpl_q0[27]),
        .O(ram_reg_0_7_22_22_i_16_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_17
       (.I0(delay_bpl_q0[25]),
        .I1(delay_bpl_q0[26]),
        .O(ram_reg_0_7_22_22_i_17_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_22_22_i_18
       (.I0(delay_bpl_q0[24]),
        .I1(delay_bpl_q0[25]),
        .O(ram_reg_0_7_22_22_i_18_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_2
       (.CI(ram_reg_0_7_14_14_i_2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_22_22_i_2_n_40,ram_reg_0_7_22_22_i_2_n_41,ram_reg_0_7_22_22_i_2_n_42,ram_reg_0_7_22_22_i_2_n_43,ram_reg_0_7_22_22_i_2_n_44,ram_reg_0_7_22_22_i_2_n_45,ram_reg_0_7_22_22_i_2_n_46,ram_reg_0_7_22_22_i_2_n_47}),
        .DI(\q0_reg[29]_0 [21:14]),
        .O(grp_encode_fu_453_delay_bpl_d0[29:22]),
        .S(ram_reg_0_7_22_22_i_1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_22_22_i_3
       (.CI(ram_reg_0_7_14_14_i_3_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED[7:6],ram_reg_0_7_22_22_i_3_n_42,ram_reg_0_7_22_22_i_3_n_43,ram_reg_0_7_22_22_i_3_n_44,ram_reg_0_7_22_22_i_3_n_45,ram_reg_0_7_22_22_i_3_n_46,ram_reg_0_7_22_22_i_3_n_47}),
        .DI({1'b0,1'b0,delay_bpl_q0[29:24]}),
        .O({NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED[7],\q0_reg[29]_0 [23:17]}),
        .S({1'b0,ram_reg_0_7_22_22_i_12_n_40,ram_reg_0_7_22_22_i_13_n_40,ram_reg_0_7_22_22_i_14_n_40,ram_reg_0_7_22_22_i_15_n_40,ram_reg_0_7_22_22_i_16_n_40,ram_reg_0_7_22_22_i_17_n_40,ram_reg_0_7_22_22_i_18_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_23_23
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[23]),
        .O(D[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_23_23_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[23]),
        .I1(Q),
        .O(d0[23]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_24_24
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[24]),
        .O(D[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_24_24_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[24]),
        .I1(Q),
        .O(d0[24]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_25_25
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[25]),
        .O(D[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_25_25_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[25]),
        .I1(Q),
        .O(d0[25]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_26_26
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[26]),
        .O(D[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_26_26_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[26]),
        .I1(Q),
        .O(d0[26]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_27_27
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[27]),
        .O(D[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_27_27_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[27]),
        .I1(Q),
        .O(d0[27]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_28_28
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[28]),
        .O(D[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_28_28_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[28]),
        .I1(Q),
        .O(d0[28]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_29_29
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[29]),
        .O(D[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_29_29_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[29]),
        .I1(Q),
        .O(d0[29]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[2]),
        .O(D[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_2_2_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[2]),
        .I1(Q),
        .O(d0[2]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_30_30
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[30]),
        .O(D[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_30_30_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[30]),
        .I1(Q),
        .O(d0[30]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_30_30_i_2
       (.CI(ram_reg_0_7_22_22_i_2_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED[7:1],ram_reg_0_7_30_30_i_2_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q0_reg[29]_0 [22]}),
        .O({NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED[7:2],grp_encode_fu_453_delay_bpl_d0[31:30]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_7_30_30_i_1_0}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_31_31
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[31]),
        .O(D[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_31_31_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[31]),
        .I1(Q),
        .O(d0[31]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[3]),
        .O(D[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_3_3_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[3]),
        .I1(Q),
        .O(d0[3]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[4]),
        .O(D[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_4_4_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[4]),
        .I1(Q),
        .O(d0[4]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[5]),
        .O(D[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_5_5_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[5]),
        .I1(Q),
        .O(d0[5]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[6]),
        .O(D[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_6_6_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[6]),
        .I1(Q),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_10
       (.I0(\grp_encode_fu_453/wd3_1_fu_1914_p4 [7]),
        .I1(ram_reg_0_7_6_6_i_2_0),
        .O(ram_reg_0_7_6_6_i_10_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_11
       (.I0(delay_bpl_q0[16]),
        .I1(delay_bpl_q0[24]),
        .O(ram_reg_0_7_6_6_i_11_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_12
       (.I0(delay_bpl_q0[15]),
        .I1(delay_bpl_q0[23]),
        .O(ram_reg_0_7_6_6_i_12_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_13
       (.I0(delay_bpl_q0[14]),
        .I1(delay_bpl_q0[22]),
        .O(ram_reg_0_7_6_6_i_13_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_14
       (.I0(delay_bpl_q0[13]),
        .I1(delay_bpl_q0[21]),
        .O(ram_reg_0_7_6_6_i_14_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_15
       (.I0(delay_bpl_q0[12]),
        .I1(delay_bpl_q0[20]),
        .O(ram_reg_0_7_6_6_i_15_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_16
       (.I0(delay_bpl_q0[11]),
        .I1(delay_bpl_q0[19]),
        .O(ram_reg_0_7_6_6_i_16_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_17
       (.I0(delay_bpl_q0[10]),
        .I1(delay_bpl_q0[18]),
        .O(ram_reg_0_7_6_6_i_17_n_40));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_7_6_6_i_18
       (.I0(delay_bpl_q0[9]),
        .I1(delay_bpl_q0[17]),
        .O(ram_reg_0_7_6_6_i_18_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_2_n_40,ram_reg_0_7_6_6_i_2_n_41,ram_reg_0_7_6_6_i_2_n_42,ram_reg_0_7_6_6_i_2_n_43,ram_reg_0_7_6_6_i_2_n_44,ram_reg_0_7_6_6_i_2_n_45,ram_reg_0_7_6_6_i_2_n_46,ram_reg_0_7_6_6_i_2_n_47}),
        .DI({\q0_reg[29]_0 [5:0],\grp_encode_fu_453/wd3_1_fu_1914_p4 [7],1'b0}),
        .O(grp_encode_fu_453_delay_bpl_d0[13:6]),
        .S({S,ram_reg_0_7_6_6_i_10_n_40,\grp_encode_fu_453/wd3_1_fu_1914_p4 [6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_0_7_6_6_i_3
       (.CI(ram_reg_0_7_1_1_i_2_n_40),
        .CI_TOP(1'b0),
        .CO({ram_reg_0_7_6_6_i_3_n_40,ram_reg_0_7_6_6_i_3_n_41,ram_reg_0_7_6_6_i_3_n_42,ram_reg_0_7_6_6_i_3_n_43,ram_reg_0_7_6_6_i_3_n_44,ram_reg_0_7_6_6_i_3_n_45,ram_reg_0_7_6_6_i_3_n_46,ram_reg_0_7_6_6_i_3_n_47}),
        .DI(delay_bpl_q0[16:9]),
        .O(\q0_reg[29]_0 [8:1]),
        .S({ram_reg_0_7_6_6_i_11_n_40,ram_reg_0_7_6_6_i_12_n_40,ram_reg_0_7_6_6_i_13_n_40,ram_reg_0_7_6_6_i_14_n_40,ram_reg_0_7_6_6_i_15_n_40,ram_reg_0_7_6_6_i_16_n_40,ram_reg_0_7_6_6_i_17_n_40,ram_reg_0_7_6_6_i_18_n_40}));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[7]),
        .O(D[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_7_7_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[7]),
        .I1(Q),
        .O(d0[7]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[8]),
        .O(D[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_8_8_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[8]),
        .I1(Q),
        .O(d0[8]));
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "delay_bpl_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(\q0_reg[31]_0 ),
        .A1(\q0_reg[31]_1 ),
        .A2(\q0_reg[31]_2 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0[9]),
        .O(D[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_9_9_i_1
       (.I0(grp_encode_fu_453_delay_bpl_d0[9]),
        .I1(Q),
        .O(d0[9]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_dhx_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W
   (D,
    A,
    ram_reg_bram_0_0,
    ap_clk,
    dec_del_dhx_ce1,
    dec_del_dhx_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    WEA,
    WEBWE,
    Q);
  output [13:0]D;
  output [13:0]A;
  output [13:0]ram_reg_bram_0_0;
  input ap_clk;
  input dec_del_dhx_ce1;
  input dec_del_dhx_ce0;
  input [2:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [13:0]DINADIN;
  input [13:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]Q;

  wire [13:0]A;
  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [13:0]D;
  wire [13:0]DINADIN;
  wire [13:0]DINBDIN;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire dec_del_dhx_ce0;
  wire dec_del_dhx_ce1;
  wire [13:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:14]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:14]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "84" *) 
  (* RTL_RAM_NAME = "inst/dec_del_dhx_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:14],D}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:14],A}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(dec_del_dhx_ce1),
        .ENBWREN(dec_del_dhx_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[0]_i_1 
       (.I0(D[0]),
        .I1(Q),
        .I2(A[0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[10]_i_1 
       (.I0(D[10]),
        .I1(Q),
        .I2(A[10]),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[11]_i_1 
       (.I0(D[11]),
        .I1(Q),
        .I2(A[11]),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[12]_i_1 
       (.I0(D[12]),
        .I1(Q),
        .I2(A[12]),
        .O(ram_reg_bram_0_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[13]_i_2 
       (.I0(D[13]),
        .I1(Q),
        .I2(A[13]),
        .O(ram_reg_bram_0_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[1]_i_1 
       (.I0(D[1]),
        .I1(Q),
        .I2(A[1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[2]_i_1 
       (.I0(D[2]),
        .I1(Q),
        .I2(A[2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[3]_i_1 
       (.I0(D[3]),
        .I1(Q),
        .I2(A[3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[4]_i_1 
       (.I0(D[4]),
        .I1(Q),
        .I2(A[4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[5]_i_1 
       (.I0(D[5]),
        .I1(Q),
        .I2(A[5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[6]_i_1 
       (.I0(D[6]),
        .I1(Q),
        .I2(A[6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[7]_i_1 
       (.I0(D[7]),
        .I1(Q),
        .I2(A[7]),
        .O(ram_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[8]_i_1 
       (.I0(D[8]),
        .I1(Q),
        .I2(A[8]),
        .O(ram_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_765[9]_i_1 
       (.I0(D[9]),
        .I1(Q),
        .I2(A[9]),
        .O(ram_reg_bram_0_0[9]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_dhx_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4
   (D,
    A,
    ram_reg_bram_0_0,
    ap_clk,
    delay_dhx_ce1,
    delay_dhx_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    WEA,
    WEBWE,
    Q);
  output [13:0]D;
  output [13:0]A;
  output [13:0]ram_reg_bram_0_0;
  input ap_clk;
  input delay_dhx_ce1;
  input delay_dhx_ce0;
  input [2:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [13:0]DINADIN;
  input [13:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]Q;

  wire [13:0]A;
  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [13:0]D;
  wire [13:0]DINADIN;
  wire [13:0]DINBDIN;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire delay_dhx_ce0;
  wire delay_dhx_ce1;
  wire [13:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:14]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:14]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "84" *) 
  (* RTL_RAM_NAME = "inst/delay_dhx_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:14],D}),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:14],A}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(delay_dhx_ce1),
        .ENBWREN(delay_dhx_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[0]_i_1 
       (.I0(D[0]),
        .I1(Q),
        .I2(A[0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[10]_i_1 
       (.I0(D[10]),
        .I1(Q),
        .I2(A[10]),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[11]_i_1 
       (.I0(D[11]),
        .I1(Q),
        .I2(A[11]),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[12]_i_1 
       (.I0(D[12]),
        .I1(Q),
        .I2(A[12]),
        .O(ram_reg_bram_0_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[13]_i_2 
       (.I0(D[13]),
        .I1(Q),
        .I2(A[13]),
        .O(ram_reg_bram_0_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[1]_i_1 
       (.I0(D[1]),
        .I1(Q),
        .I2(A[1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[2]_i_1 
       (.I0(D[2]),
        .I1(Q),
        .I2(A[2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[3]_i_1 
       (.I0(D[3]),
        .I1(Q),
        .I2(A[3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[4]_i_1 
       (.I0(D[4]),
        .I1(Q),
        .I2(A[4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[5]_i_1 
       (.I0(D[5]),
        .I1(Q),
        .I2(A[5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[6]_i_1 
       (.I0(D[6]),
        .I1(Q),
        .I2(A[6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[7]_i_1 
       (.I0(D[7]),
        .I1(Q),
        .I2(A[7]),
        .O(ram_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[8]_i_1 
       (.I0(D[8]),
        .I1(Q),
        .I2(A[8]),
        .O(ram_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_828[9]_i_1 
       (.I0(D[9]),
        .I1(Q),
        .I2(A[9]),
        .O(ram_reg_bram_0_0[9]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_dltx_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W
   (D,
    A,
    ram_reg_bram_0_0,
    \i_fu_204_reg[1] ,
    ap_clk,
    dec_del_dltx_ce1,
    dec_del_dltx_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    WEA,
    WEBWE,
    Q,
    \i_fu_204_reg[0] ,
    \i_fu_204_reg[0]_0 );
  output [15:0]D;
  output [15:0]A;
  output [15:0]ram_reg_bram_0_0;
  output \i_fu_204_reg[1] ;
  input ap_clk;
  input dec_del_dltx_ce1;
  input dec_del_dltx_ce0;
  input [2:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [2:0]\i_fu_204_reg[0] ;
  input [0:0]\i_fu_204_reg[0]_0 ;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire dec_del_dltx_ce0;
  wire dec_del_dltx_ce1;
  wire [2:0]\i_fu_204_reg[0] ;
  wire [0:0]\i_fu_204_reg[0]_0 ;
  wire \i_fu_204_reg[1] ;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hDF00)) 
    \i_fu_204[2]_i_2 
       (.I0(\i_fu_204_reg[0] [1]),
        .I1(\i_fu_204_reg[0] [0]),
        .I2(\i_fu_204_reg[0] [2]),
        .I3(\i_fu_204_reg[0]_0 ),
        .O(\i_fu_204_reg[1] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "inst/dec_del_dltx_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(A),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(dec_del_dltx_ce1),
        .ENBWREN(dec_del_dltx_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[0]_i_1 
       (.I0(D[0]),
        .I1(Q),
        .I2(A[0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[10]_i_1 
       (.I0(D[10]),
        .I1(Q),
        .I2(A[10]),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[11]_i_1 
       (.I0(D[11]),
        .I1(Q),
        .I2(A[11]),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[12]_i_1 
       (.I0(D[12]),
        .I1(Q),
        .I2(A[12]),
        .O(ram_reg_bram_0_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[13]_i_1 
       (.I0(D[13]),
        .I1(Q),
        .I2(A[13]),
        .O(ram_reg_bram_0_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[14]_i_1 
       (.I0(D[14]),
        .I1(Q),
        .I2(A[14]),
        .O(ram_reg_bram_0_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[15]_i_2 
       (.I0(D[15]),
        .I1(Q),
        .I2(A[15]),
        .O(ram_reg_bram_0_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[1]_i_1 
       (.I0(D[1]),
        .I1(Q),
        .I2(A[1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[2]_i_1 
       (.I0(D[2]),
        .I1(Q),
        .I2(A[2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[3]_i_1 
       (.I0(D[3]),
        .I1(Q),
        .I2(A[3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[4]_i_1 
       (.I0(D[4]),
        .I1(Q),
        .I2(A[4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[5]_i_1 
       (.I0(D[5]),
        .I1(Q),
        .I2(A[5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[6]_i_1 
       (.I0(D[6]),
        .I1(Q),
        .I2(A[6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[7]_i_1 
       (.I0(D[7]),
        .I1(Q),
        .I2(A[7]),
        .O(ram_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[8]_i_1 
       (.I0(D[8]),
        .I1(Q),
        .I2(A[8]),
        .O(ram_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_754[9]_i_1 
       (.I0(D[9]),
        .I1(Q),
        .I2(A[9]),
        .O(ram_reg_bram_0_0[9]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_delay_dltx_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5
   (D,
    A,
    ram_reg_bram_0_0,
    ap_clk,
    delay_dltx_ce1,
    delay_dltx_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DINADIN,
    DINBDIN,
    WEA,
    WEBWE,
    Q);
  output [15:0]D;
  output [15:0]A;
  output [15:0]ram_reg_bram_0_0;
  input ap_clk;
  input delay_dltx_ce1;
  input delay_dltx_ce0;
  input [2:0]ADDRARDADDR;
  input [2:0]ADDRBWRADDR;
  input [15:0]DINADIN;
  input [15:0]DINBDIN;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]Q;

  wire [15:0]A;
  wire [2:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire delay_dltx_ce0;
  wire delay_dltx_ce1;
  wire [15:0]ram_reg_bram_0_0;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "96" *) 
  (* RTL_RAM_NAME = "inst/delay_dltx_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "5" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(DINBDIN),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(A),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(delay_dltx_ce1),
        .ENBWREN(delay_dltx_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[0]_i_1 
       (.I0(D[0]),
        .I1(Q),
        .I2(A[0]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[10]_i_1 
       (.I0(D[10]),
        .I1(Q),
        .I2(A[10]),
        .O(ram_reg_bram_0_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[11]_i_1 
       (.I0(D[11]),
        .I1(Q),
        .I2(A[11]),
        .O(ram_reg_bram_0_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[12]_i_1 
       (.I0(D[12]),
        .I1(Q),
        .I2(A[12]),
        .O(ram_reg_bram_0_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[13]_i_1 
       (.I0(D[13]),
        .I1(Q),
        .I2(A[13]),
        .O(ram_reg_bram_0_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[14]_i_1 
       (.I0(D[14]),
        .I1(Q),
        .I2(A[14]),
        .O(ram_reg_bram_0_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[15]_i_2 
       (.I0(D[15]),
        .I1(Q),
        .I2(A[15]),
        .O(ram_reg_bram_0_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[1]_i_1 
       (.I0(D[1]),
        .I1(Q),
        .I2(A[1]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[2]_i_1 
       (.I0(D[2]),
        .I1(Q),
        .I2(A[2]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[3]_i_1 
       (.I0(D[3]),
        .I1(Q),
        .I2(A[3]),
        .O(ram_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[4]_i_1 
       (.I0(D[4]),
        .I1(Q),
        .I2(A[4]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[5]_i_1 
       (.I0(D[5]),
        .I1(Q),
        .I2(A[5]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[6]_i_1 
       (.I0(D[6]),
        .I1(Q),
        .I2(A[6]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[7]_i_1 
       (.I0(D[7]),
        .I1(Q),
        .I2(A[7]),
        .O(ram_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[8]_i_1 
       (.I0(D[8]),
        .I1(Q),
        .I2(A[8]),
        .O(ram_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_817[9]_i_1 
       (.I0(D[9]),
        .I1(Q),
        .I2(A[9]),
        .O(ram_reg_bram_0_0[9]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_encode" *) 
module bd_0_hls_inst_0_adpcm_main_encode
   (CEB2,
    \trunc_ln225_reg_1124_reg[3] ,
    \add_ln314_reg_3339_reg[1]_0 ,
    \ap_CS_fsm_reg[31]_0 ,
    CEA2,
    ADDRARDADDR,
    \idx_fu_330_reg[4]_0 ,
    \ap_CS_fsm_reg[31]_1 ,
    \idx_fu_330_reg[2]_0 ,
    \ap_CS_fsm_reg[22]_0 ,
    DINADIN,
    \add_ln317_reg_3380_reg[31]_0 ,
    \add_ln290_reg_3221_reg[31]_0 ,
    \trunc_ln_reg_3201_reg[3]_0 ,
    \delay_dhx_load_5_reg_3433_reg[13]_0 ,
    \trunc_ln522_1_reg_3355_reg[3]_0 ,
    \apl1_reg_3279_reg[15]_0 ,
    \apl2_reg_3273_reg[14]_0 ,
    \trunc_ln_reg_3201_reg[0]_0 ,
    \apl1_4_reg_3422_reg[15]_0 ,
    \apl2_3_reg_3416_reg[14]_0 ,
    \trunc_ln522_1_reg_3355_reg[0]_0 ,
    \add_ln314_reg_3339_reg[0]_0 ,
    \ap_CS_fsm_reg[18]_0 ,
    \ap_CS_fsm_reg[30]_0 ,
    \trunc_ln285_reg_3114_reg[28]_0 ,
    \trunc_ln304_reg_3331_reg[28]_0 ,
    \ap_CS_fsm_reg[18]_1 ,
    \ap_CS_fsm_reg[18]_2 ,
    \ap_CS_fsm_reg[18]_3 ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[30]_2 ,
    \ap_CS_fsm_reg[30]_3 ,
    p_0_in,
    \ap_CS_fsm_reg[7]_0 ,
    tqmf_ce1,
    tqmf_ce0,
    ADDRBWRADDR,
    WEA,
    WEBWE,
    \ap_CS_fsm_reg[32]_0 ,
    delay_dhx_ce0,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[23]_1 ,
    \ap_CS_fsm_reg[29]_0 ,
    \ap_CS_fsm_reg[21]_0 ,
    delay_dltx_ce0,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[33]_0 ,
    \ap_CS_fsm_reg[20]_0 ,
    delay_dltx_ce1,
    \ap_CS_fsm_reg[34]_0 ,
    SR,
    encoded_ce0,
    encoded_we0,
    delay_dhx_ce1,
    DINBDIN,
    \reg_828_reg[13]_0 ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[31]_2 ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[26]_0 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[6]_0 ,
    encoded_d0,
    \trunc_ln225_reg_1124_reg[5] ,
    \ap_CS_fsm_reg[10]_0 ,
    ap_clk,
    A,
    D,
    E,
    DSP_ALU_INST,
    DOUTBDOUT,
    Q,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    \delay_dhx_load_3_reg_3428_reg[13]_0 ,
    DSP_ALU_INST_2,
    grp_encode_fu_453_ap_start_reg,
    \sext_ln479_reg_3109_reg[14]_0 ,
    \sext_ln479_2_reg_3370_reg[14]_0 ,
    DOUTADOUT,
    \sext_ln477_reg_3104_reg[15]_0 ,
    \sext_ln477_1_reg_3365_reg[15]_0 ,
    sext_ln618_fu_2367_p1,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    \detl_reg[13] ,
    \deth_reg[3] ,
    \deth_reg[3]_0 ,
    \detl_reg[9] ,
    \detl_reg[7] ,
    \detl_reg[5] ,
    \deth_reg[9] ,
    \deth_reg[3]_1 ,
    O,
    ram_reg_0_7_30_30_i_2,
    ram_reg_0_7_30_30_i_2__0,
    S,
    \nbh_reg[10] ,
    sext_ln244_fu_875_p1,
    \q0_reg[31] ,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    \q0_reg[31]_0 ,
    ram_reg_bram_0_2,
    grp_decode_fu_519_ilb_table_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \i_25_fu_220_reg[5] ,
    \detl_reg[3] ,
    \detl_reg[3]_0 ,
    ap_rst,
    \reg_817_reg[15]_0 ,
    \delay_dltx_load_5_reg_3290_reg[15]_0 ,
    \trunc_ln_reg_3201_reg[3]_1 ,
    \reg_828_reg[13]_1 ,
    \delay_dhx_load_5_reg_3433_reg[13]_1 );
  output CEB2;
  output [12:0]\trunc_ln225_reg_1124_reg[3] ;
  output [1:0]\add_ln314_reg_3339_reg[1]_0 ;
  output [8:0]\ap_CS_fsm_reg[31]_0 ;
  output CEA2;
  output [4:0]ADDRARDADDR;
  output [1:0]\idx_fu_330_reg[4]_0 ;
  output [2:0]\ap_CS_fsm_reg[31]_1 ;
  output [1:0]\idx_fu_330_reg[2]_0 ;
  output [2:0]\ap_CS_fsm_reg[22]_0 ;
  output [15:0]DINADIN;
  output [31:0]\add_ln317_reg_3380_reg[31]_0 ;
  output [31:0]\add_ln290_reg_3221_reg[31]_0 ;
  output [3:0]\trunc_ln_reg_3201_reg[3]_0 ;
  output [13:0]\delay_dhx_load_5_reg_3433_reg[13]_0 ;
  output [3:0]\trunc_ln522_1_reg_3355_reg[3]_0 ;
  output [15:0]\apl1_reg_3279_reg[15]_0 ;
  output [14:0]\apl2_reg_3273_reg[14]_0 ;
  output [10:0]\trunc_ln_reg_3201_reg[0]_0 ;
  output [15:0]\apl1_4_reg_3422_reg[15]_0 ;
  output [14:0]\apl2_3_reg_3416_reg[14]_0 ;
  output [6:0]\trunc_ln522_1_reg_3355_reg[0]_0 ;
  output [14:0]\add_ln314_reg_3339_reg[0]_0 ;
  output [1:0]\ap_CS_fsm_reg[18]_0 ;
  output [1:0]\ap_CS_fsm_reg[30]_0 ;
  output [30:0]\trunc_ln285_reg_3114_reg[28]_0 ;
  output [30:0]\trunc_ln304_reg_3331_reg[28]_0 ;
  output [5:0]\ap_CS_fsm_reg[18]_1 ;
  output [7:0]\ap_CS_fsm_reg[18]_2 ;
  output [7:0]\ap_CS_fsm_reg[18]_3 ;
  output [5:0]\ap_CS_fsm_reg[30]_1 ;
  output [7:0]\ap_CS_fsm_reg[30]_2 ;
  output [7:0]\ap_CS_fsm_reg[30]_3 ;
  output p_0_in;
  output \ap_CS_fsm_reg[7]_0 ;
  output tqmf_ce1;
  output tqmf_ce0;
  output [4:0]ADDRBWRADDR;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output [2:0]\ap_CS_fsm_reg[32]_0 ;
  output delay_dhx_ce0;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[23]_1 ;
  output \ap_CS_fsm_reg[29]_0 ;
  output [2:0]\ap_CS_fsm_reg[21]_0 ;
  output delay_dltx_ce0;
  output [0:0]\ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[17]_0 ;
  output \ap_CS_fsm_reg[17]_1 ;
  output [0:0]\ap_CS_fsm_reg[33]_0 ;
  output [0:0]\ap_CS_fsm_reg[20]_0 ;
  output delay_dltx_ce1;
  output [1:0]\ap_CS_fsm_reg[34]_0 ;
  output [0:0]SR;
  output encoded_ce0;
  output encoded_we0;
  output delay_dhx_ce1;
  output [15:0]DINBDIN;
  output [13:0]\reg_828_reg[13]_0 ;
  output [0:0]\ap_CS_fsm_reg[19]_0 ;
  output [0:0]\ap_CS_fsm_reg[15]_0 ;
  output [0:0]\ap_CS_fsm_reg[14]_0 ;
  output [0:0]\ap_CS_fsm_reg[31]_2 ;
  output [0:0]\ap_CS_fsm_reg[27]_0 ;
  output [0:0]\ap_CS_fsm_reg[26]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_3 ;
  output [0:0]\ap_CS_fsm_reg[7]_4 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [5:0]encoded_d0;
  output [10:0]\trunc_ln225_reg_1124_reg[5] ;
  output [10:0]\ap_CS_fsm_reg[10]_0 ;
  input ap_clk;
  input [15:0]A;
  input [31:0]D;
  input [0:0]E;
  input [11:0]DSP_ALU_INST;
  input [31:0]DOUTBDOUT;
  input [11:0]Q;
  input [0:0]DSP_ALU_INST_0;
  input [11:0]DSP_ALU_INST_1;
  input [13:0]\delay_dhx_load_3_reg_3428_reg[13]_0 ;
  input [31:0]DSP_ALU_INST_2;
  input grp_encode_fu_453_ap_start_reg;
  input [14:0]\sext_ln479_reg_3109_reg[14]_0 ;
  input [14:0]\sext_ln479_2_reg_3370_reg[14]_0 ;
  input [31:0]DOUTADOUT;
  input [15:0]\sext_ln477_reg_3104_reg[15]_0 ;
  input [15:0]\sext_ln477_1_reg_3365_reg[15]_0 ;
  input [14:0]sext_ln618_fu_2367_p1;
  input [30:0]DSP_A_B_DATA_INST;
  input [30:0]DSP_A_B_DATA_INST_0;
  input [11:0]DSP_A_B_DATA_INST_1;
  input [30:0]DSP_A_B_DATA_INST_2;
  input [30:0]DSP_A_B_DATA_INST_3;
  input [31:0]DSP_A_B_DATA_INST_4;
  input [31:0]DSP_A_B_DATA_INST_5;
  input [31:0]DSP_A_B_DATA_INST_6;
  input [31:0]DSP_A_B_DATA_INST_7;
  input [8:0]\detl_reg[13] ;
  input \deth_reg[3] ;
  input \deth_reg[3]_0 ;
  input \detl_reg[9] ;
  input \detl_reg[7] ;
  input \detl_reg[5] ;
  input \deth_reg[9] ;
  input \deth_reg[3]_1 ;
  input [3:0]O;
  input [23:0]ram_reg_0_7_30_30_i_2;
  input [23:0]ram_reg_0_7_30_30_i_2__0;
  input [2:0]S;
  input [3:0]\nbh_reg[10] ;
  input [30:0]sext_ln244_fu_875_p1;
  input \q0_reg[31] ;
  input [7:0]\q0_reg[11] ;
  input [3:0]\q0_reg[11]_0 ;
  input [4:0]ram_reg_bram_0;
  input [0:0]ram_reg_bram_0_0;
  input [2:0]ram_reg_bram_0_1;
  input [2:0]\q0_reg[31]_0 ;
  input ram_reg_bram_0_2;
  input [4:0]grp_decode_fu_519_ilb_table_address0;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input [3:0]\i_25_fu_220_reg[5] ;
  input \detl_reg[3] ;
  input \detl_reg[3]_0 ;
  input ap_rst;
  input [15:0]\reg_817_reg[15]_0 ;
  input [15:0]\delay_dltx_load_5_reg_3290_reg[15]_0 ;
  input [3:0]\trunc_ln_reg_3201_reg[3]_1 ;
  input [13:0]\reg_828_reg[13]_1 ;
  input [13:0]\delay_dhx_load_5_reg_3433_reg[13]_1 ;

  wire [15:0]A;
  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire CEA2;
  wire CEB2;
  wire [31:0]D;
  wire [15:0]DINADIN;
  wire [15:0]DINBDIN;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]DSP_ALU_INST_0;
  wire [11:0]DSP_ALU_INST_1;
  wire [31:0]DSP_ALU_INST_2;
  wire [30:0]DSP_A_B_DATA_INST;
  wire [30:0]DSP_A_B_DATA_INST_0;
  wire [11:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [30:0]DSP_A_B_DATA_INST_3;
  wire [31:0]DSP_A_B_DATA_INST_4;
  wire [31:0]DSP_A_B_DATA_INST_5;
  wire [31:0]DSP_A_B_DATA_INST_6;
  wire [31:0]DSP_A_B_DATA_INST_7;
  wire [0:0]E;
  wire [3:0]O;
  wire [11:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]add_ln243_1_fu_1040_p2;
  wire [4:2]add_ln269_fu_1051_p2;
  wire [46:15]add_ln278_fu_1196_p2;
  wire [31:0]add_ln290_fu_1639_p2;
  wire \add_ln290_reg_3221[15]_i_10_n_40 ;
  wire \add_ln290_reg_3221[15]_i_2_n_40 ;
  wire \add_ln290_reg_3221[15]_i_3_n_40 ;
  wire \add_ln290_reg_3221[15]_i_4_n_40 ;
  wire \add_ln290_reg_3221[15]_i_5_n_40 ;
  wire \add_ln290_reg_3221[15]_i_6_n_40 ;
  wire \add_ln290_reg_3221[15]_i_7_n_40 ;
  wire \add_ln290_reg_3221[15]_i_8_n_40 ;
  wire \add_ln290_reg_3221[15]_i_9_n_40 ;
  wire \add_ln290_reg_3221[23]_i_2_n_40 ;
  wire \add_ln290_reg_3221[23]_i_3_n_40 ;
  wire \add_ln290_reg_3221[23]_i_4_n_40 ;
  wire \add_ln290_reg_3221[23]_i_5_n_40 ;
  wire \add_ln290_reg_3221[23]_i_6_n_40 ;
  wire \add_ln290_reg_3221[23]_i_7_n_40 ;
  wire \add_ln290_reg_3221[23]_i_8_n_40 ;
  wire \add_ln290_reg_3221[23]_i_9_n_40 ;
  wire \add_ln290_reg_3221[31]_i_2_n_40 ;
  wire \add_ln290_reg_3221[31]_i_3_n_40 ;
  wire \add_ln290_reg_3221[31]_i_4_n_40 ;
  wire \add_ln290_reg_3221[31]_i_5_n_40 ;
  wire \add_ln290_reg_3221[31]_i_6_n_40 ;
  wire \add_ln290_reg_3221[31]_i_7_n_40 ;
  wire \add_ln290_reg_3221[31]_i_8_n_40 ;
  wire \add_ln290_reg_3221[31]_i_9_n_40 ;
  wire \add_ln290_reg_3221[7]_i_2_n_40 ;
  wire \add_ln290_reg_3221[7]_i_3_n_40 ;
  wire \add_ln290_reg_3221[7]_i_4_n_40 ;
  wire \add_ln290_reg_3221[7]_i_5_n_40 ;
  wire \add_ln290_reg_3221[7]_i_6_n_40 ;
  wire \add_ln290_reg_3221[7]_i_7_n_40 ;
  wire \add_ln290_reg_3221[7]_i_8_n_40 ;
  wire \add_ln290_reg_3221[7]_i_9_n_40 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_40 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_41 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_42 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_43 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_44 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_45 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_46 ;
  wire \add_ln290_reg_3221_reg[15]_i_1_n_47 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_40 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_41 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_42 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_43 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_44 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_45 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_46 ;
  wire \add_ln290_reg_3221_reg[23]_i_1_n_47 ;
  wire [31:0]\add_ln290_reg_3221_reg[31]_0 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_41 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_42 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_43 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_44 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_45 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_46 ;
  wire \add_ln290_reg_3221_reg[31]_i_1_n_47 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_40 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_41 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_42 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_43 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_44 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_45 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_46 ;
  wire \add_ln290_reg_3221_reg[7]_i_1_n_47 ;
  wire [1:1]add_ln314_fu_2289_p2;
  wire \add_ln314_reg_3339[0]_i_10_n_40 ;
  wire \add_ln314_reg_3339[0]_i_11_n_40 ;
  wire \add_ln314_reg_3339[0]_i_12_n_40 ;
  wire \add_ln314_reg_3339[0]_i_13_n_40 ;
  wire \add_ln314_reg_3339[0]_i_14_n_40 ;
  wire \add_ln314_reg_3339[0]_i_15_n_40 ;
  wire \add_ln314_reg_3339[0]_i_16_n_40 ;
  wire \add_ln314_reg_3339[0]_i_17_n_40 ;
  wire \add_ln314_reg_3339[0]_i_18_n_40 ;
  wire \add_ln314_reg_3339[0]_i_19_n_40 ;
  wire \add_ln314_reg_3339[0]_i_20_n_40 ;
  wire \add_ln314_reg_3339[0]_i_28_n_40 ;
  wire \add_ln314_reg_3339[0]_i_4_n_40 ;
  wire \add_ln314_reg_3339[0]_i_50_n_40 ;
  wire \add_ln314_reg_3339[0]_i_51_n_40 ;
  wire \add_ln314_reg_3339[0]_i_52_n_40 ;
  wire \add_ln314_reg_3339[0]_i_53_n_40 ;
  wire \add_ln314_reg_3339[0]_i_54_n_40 ;
  wire \add_ln314_reg_3339[0]_i_55_n_40 ;
  wire \add_ln314_reg_3339[0]_i_56_n_40 ;
  wire \add_ln314_reg_3339[0]_i_57_n_40 ;
  wire \add_ln314_reg_3339[0]_i_58_n_40 ;
  wire \add_ln314_reg_3339[0]_i_59_n_40 ;
  wire \add_ln314_reg_3339[0]_i_5_n_40 ;
  wire \add_ln314_reg_3339[0]_i_60_n_40 ;
  wire \add_ln314_reg_3339[0]_i_61_n_40 ;
  wire \add_ln314_reg_3339[0]_i_62_n_40 ;
  wire \add_ln314_reg_3339[0]_i_63_n_40 ;
  wire \add_ln314_reg_3339[0]_i_64_n_40 ;
  wire \add_ln314_reg_3339[0]_i_65_n_40 ;
  wire \add_ln314_reg_3339[0]_i_66_n_40 ;
  wire \add_ln314_reg_3339[0]_i_67_n_40 ;
  wire \add_ln314_reg_3339[0]_i_68_n_40 ;
  wire \add_ln314_reg_3339[0]_i_69_n_40 ;
  wire \add_ln314_reg_3339[0]_i_6_n_40 ;
  wire \add_ln314_reg_3339[0]_i_70_n_40 ;
  wire \add_ln314_reg_3339[0]_i_71_n_40 ;
  wire \add_ln314_reg_3339[0]_i_72_n_40 ;
  wire \add_ln314_reg_3339[0]_i_73_n_40 ;
  wire \add_ln314_reg_3339[0]_i_74_n_40 ;
  wire \add_ln314_reg_3339[0]_i_75_n_40 ;
  wire \add_ln314_reg_3339[0]_i_76_n_40 ;
  wire \add_ln314_reg_3339[0]_i_77_n_40 ;
  wire \add_ln314_reg_3339[0]_i_78_n_40 ;
  wire \add_ln314_reg_3339[0]_i_79_n_40 ;
  wire \add_ln314_reg_3339[0]_i_7_n_40 ;
  wire \add_ln314_reg_3339[0]_i_80_n_40 ;
  wire \add_ln314_reg_3339[0]_i_81_n_40 ;
  wire \add_ln314_reg_3339[0]_i_8_n_40 ;
  wire \add_ln314_reg_3339[0]_i_9_n_40 ;
  wire \add_ln314_reg_3339[1]_i_10_n_40 ;
  wire \add_ln314_reg_3339[1]_i_11_n_40 ;
  wire \add_ln314_reg_3339[1]_i_13_n_40 ;
  wire \add_ln314_reg_3339[1]_i_14_n_40 ;
  wire \add_ln314_reg_3339[1]_i_15_n_40 ;
  wire \add_ln314_reg_3339[1]_i_16_n_40 ;
  wire \add_ln314_reg_3339[1]_i_17_n_40 ;
  wire \add_ln314_reg_3339[1]_i_18_n_40 ;
  wire \add_ln314_reg_3339[1]_i_19_n_40 ;
  wire \add_ln314_reg_3339[1]_i_20_n_40 ;
  wire \add_ln314_reg_3339[1]_i_22_n_40 ;
  wire \add_ln314_reg_3339[1]_i_23_n_40 ;
  wire \add_ln314_reg_3339[1]_i_24_n_40 ;
  wire \add_ln314_reg_3339[1]_i_25_n_40 ;
  wire \add_ln314_reg_3339[1]_i_26_n_40 ;
  wire \add_ln314_reg_3339[1]_i_27_n_40 ;
  wire \add_ln314_reg_3339[1]_i_28_n_40 ;
  wire \add_ln314_reg_3339[1]_i_29_n_40 ;
  wire \add_ln314_reg_3339[1]_i_30_n_40 ;
  wire \add_ln314_reg_3339[1]_i_31_n_40 ;
  wire \add_ln314_reg_3339[1]_i_32_n_40 ;
  wire \add_ln314_reg_3339[1]_i_33_n_40 ;
  wire \add_ln314_reg_3339[1]_i_34_n_40 ;
  wire \add_ln314_reg_3339[1]_i_35_n_40 ;
  wire \add_ln314_reg_3339[1]_i_36_n_40 ;
  wire \add_ln314_reg_3339[1]_i_37_n_40 ;
  wire \add_ln314_reg_3339[1]_i_4_n_40 ;
  wire \add_ln314_reg_3339[1]_i_5_n_40 ;
  wire \add_ln314_reg_3339[1]_i_6_n_40 ;
  wire \add_ln314_reg_3339[1]_i_7_n_40 ;
  wire \add_ln314_reg_3339[1]_i_8_n_40 ;
  wire \add_ln314_reg_3339[1]_i_9_n_40 ;
  wire [14:0]\add_ln314_reg_3339_reg[0]_0 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_36_n_47 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_40 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_41 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_37_n_47 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_40 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_41 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_38_n_47 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_40 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_41 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_40_n_47 ;
  wire [1:0]\add_ln314_reg_3339_reg[1]_0 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_40 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_41 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_42 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_43 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_44 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_45 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_46 ;
  wire \add_ln314_reg_3339_reg[1]_i_12_n_47 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_40 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_41 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_42 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_43 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_44 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_45 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_46 ;
  wire \add_ln314_reg_3339_reg[1]_i_21_n_47 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_41 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_42 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_43 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_44 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_45 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_46 ;
  wire \add_ln314_reg_3339_reg[1]_i_2_n_47 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_40 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_41 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_42 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_43 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_44 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_45 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_46 ;
  wire \add_ln314_reg_3339_reg[1]_i_3_n_47 ;
  wire [31:0]add_ln317_fu_2504_p2;
  wire \add_ln317_reg_3380[15]_i_10_n_40 ;
  wire \add_ln317_reg_3380[15]_i_2_n_40 ;
  wire \add_ln317_reg_3380[15]_i_3_n_40 ;
  wire \add_ln317_reg_3380[15]_i_4_n_40 ;
  wire \add_ln317_reg_3380[15]_i_5_n_40 ;
  wire \add_ln317_reg_3380[15]_i_6_n_40 ;
  wire \add_ln317_reg_3380[15]_i_7_n_40 ;
  wire \add_ln317_reg_3380[15]_i_8_n_40 ;
  wire \add_ln317_reg_3380[15]_i_9_n_40 ;
  wire \add_ln317_reg_3380[23]_i_2_n_40 ;
  wire \add_ln317_reg_3380[23]_i_3_n_40 ;
  wire \add_ln317_reg_3380[23]_i_4_n_40 ;
  wire \add_ln317_reg_3380[23]_i_5_n_40 ;
  wire \add_ln317_reg_3380[23]_i_6_n_40 ;
  wire \add_ln317_reg_3380[23]_i_7_n_40 ;
  wire \add_ln317_reg_3380[23]_i_8_n_40 ;
  wire \add_ln317_reg_3380[23]_i_9_n_40 ;
  wire \add_ln317_reg_3380[31]_i_2_n_40 ;
  wire \add_ln317_reg_3380[31]_i_3_n_40 ;
  wire \add_ln317_reg_3380[31]_i_4_n_40 ;
  wire \add_ln317_reg_3380[31]_i_5_n_40 ;
  wire \add_ln317_reg_3380[31]_i_6_n_40 ;
  wire \add_ln317_reg_3380[31]_i_7_n_40 ;
  wire \add_ln317_reg_3380[31]_i_8_n_40 ;
  wire \add_ln317_reg_3380[31]_i_9_n_40 ;
  wire \add_ln317_reg_3380[7]_i_2_n_40 ;
  wire \add_ln317_reg_3380[7]_i_3_n_40 ;
  wire \add_ln317_reg_3380[7]_i_4_n_40 ;
  wire \add_ln317_reg_3380[7]_i_5_n_40 ;
  wire \add_ln317_reg_3380[7]_i_6_n_40 ;
  wire \add_ln317_reg_3380[7]_i_7_n_40 ;
  wire \add_ln317_reg_3380[7]_i_8_n_40 ;
  wire \add_ln317_reg_3380[7]_i_9_n_40 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_40 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_41 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_42 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_43 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_44 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_45 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_46 ;
  wire \add_ln317_reg_3380_reg[15]_i_1_n_47 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_40 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_41 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_42 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_43 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_44 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_45 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_46 ;
  wire \add_ln317_reg_3380_reg[23]_i_1_n_47 ;
  wire [31:0]\add_ln317_reg_3380_reg[31]_0 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_41 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_42 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_43 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_44 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_45 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_46 ;
  wire \add_ln317_reg_3380_reg[31]_i_1_n_47 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_40 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_41 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_42 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_43 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_44 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_45 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_46 ;
  wire \add_ln317_reg_3380_reg[7]_i_1_n_47 ;
  wire [2:0]add_ln464_2_fu_2099_p2;
  wire [2:0]add_ln464_fu_1130_p2;
  wire [4:0]add_ln493_fu_1384_p2;
  wire [4:0]add_ln493_reg_3146;
  wire \ah1[0]_i_2_n_40 ;
  wire \ah1[10]_i_2_n_40 ;
  wire \ah1[10]_i_3_n_40 ;
  wire \ah1[11]_i_11_n_40 ;
  wire \ah1[11]_i_12_n_40 ;
  wire \ah1[11]_i_13_n_40 ;
  wire \ah1[11]_i_14_n_40 ;
  wire \ah1[11]_i_15_n_40 ;
  wire \ah1[11]_i_16_n_40 ;
  wire \ah1[11]_i_17_n_40 ;
  wire \ah1[11]_i_18_n_40 ;
  wire \ah1[11]_i_19_n_40 ;
  wire \ah1[11]_i_20_n_40 ;
  wire \ah1[11]_i_21_n_40 ;
  wire \ah1[11]_i_22_n_40 ;
  wire \ah1[11]_i_23_n_40 ;
  wire \ah1[11]_i_24_n_40 ;
  wire \ah1[11]_i_25_n_40 ;
  wire \ah1[11]_i_26_n_40 ;
  wire \ah1[11]_i_27_n_40 ;
  wire \ah1[11]_i_28_n_40 ;
  wire \ah1[11]_i_4_n_40 ;
  wire \ah1[11]_i_5_n_40 ;
  wire \ah1[11]_i_6_n_40 ;
  wire \ah1[11]_i_7_n_40 ;
  wire \ah1[11]_i_8_n_40 ;
  wire \ah1[11]_i_9_n_40 ;
  wire \ah1[12]_i_2_n_40 ;
  wire \ah1[12]_i_3_n_40 ;
  wire \ah1[12]_i_4_n_40 ;
  wire \ah1[13]_i_2_n_40 ;
  wire \ah1[13]_i_3_n_40 ;
  wire \ah1[13]_i_4_n_40 ;
  wire \ah1[14]_i_2_n_40 ;
  wire \ah1[14]_i_3_n_40 ;
  wire \ah1[14]_i_4_n_40 ;
  wire \ah1[15]_i_11_n_40 ;
  wire \ah1[15]_i_12_n_40 ;
  wire \ah1[15]_i_14_n_40 ;
  wire \ah1[15]_i_15_n_40 ;
  wire \ah1[15]_i_16_n_40 ;
  wire \ah1[15]_i_17_n_40 ;
  wire \ah1[15]_i_18_n_40 ;
  wire \ah1[15]_i_19_n_40 ;
  wire \ah1[15]_i_20_n_40 ;
  wire \ah1[15]_i_21_n_40 ;
  wire \ah1[15]_i_22_n_40 ;
  wire \ah1[15]_i_23_n_40 ;
  wire \ah1[15]_i_24_n_40 ;
  wire \ah1[15]_i_25_n_40 ;
  wire \ah1[15]_i_26_n_40 ;
  wire \ah1[15]_i_27_n_40 ;
  wire \ah1[15]_i_28_n_40 ;
  wire \ah1[15]_i_29_n_40 ;
  wire \ah1[15]_i_30_n_40 ;
  wire \ah1[15]_i_31_n_40 ;
  wire \ah1[15]_i_32_n_40 ;
  wire \ah1[15]_i_33_n_40 ;
  wire \ah1[15]_i_34_n_40 ;
  wire \ah1[15]_i_35_n_40 ;
  wire \ah1[15]_i_36_n_40 ;
  wire \ah1[15]_i_37_n_40 ;
  wire \ah1[15]_i_38_n_40 ;
  wire \ah1[15]_i_39_n_40 ;
  wire \ah1[15]_i_3_n_40 ;
  wire \ah1[15]_i_40_n_40 ;
  wire \ah1[15]_i_41_n_40 ;
  wire \ah1[15]_i_42_n_40 ;
  wire \ah1[15]_i_43_n_40 ;
  wire \ah1[15]_i_44_n_40 ;
  wire \ah1[15]_i_45_n_40 ;
  wire \ah1[15]_i_46_n_40 ;
  wire \ah1[15]_i_47_n_40 ;
  wire \ah1[15]_i_48_n_40 ;
  wire \ah1[15]_i_49_n_40 ;
  wire \ah1[15]_i_50_n_40 ;
  wire \ah1[15]_i_51_n_40 ;
  wire \ah1[15]_i_52_n_40 ;
  wire \ah1[15]_i_53_n_40 ;
  wire \ah1[15]_i_54_n_40 ;
  wire \ah1[15]_i_6_n_40 ;
  wire \ah1[15]_i_7_n_40 ;
  wire \ah1[15]_i_8_n_40 ;
  wire \ah1[15]_i_9_n_40 ;
  wire \ah1[1]_i_2_n_40 ;
  wire \ah1[1]_i_3_n_40 ;
  wire \ah1[2]_i_2_n_40 ;
  wire \ah1[2]_i_3_n_40 ;
  wire \ah1[3]_i_2_n_40 ;
  wire \ah1[3]_i_3_n_40 ;
  wire \ah1[4]_i_2_n_40 ;
  wire \ah1[4]_i_3_n_40 ;
  wire \ah1[5]_i_2_n_40 ;
  wire \ah1[5]_i_3_n_40 ;
  wire \ah1[5]_i_4_n_40 ;
  wire \ah1[6]_i_2_n_40 ;
  wire \ah1[6]_i_3_n_40 ;
  wire \ah1[6]_i_4_n_40 ;
  wire \ah1[7]_i_2_n_40 ;
  wire \ah1[7]_i_3_n_40 ;
  wire \ah1[7]_i_4_n_40 ;
  wire \ah1[8]_i_2_n_40 ;
  wire \ah1[8]_i_3_n_40 ;
  wire \ah1[8]_i_4_n_40 ;
  wire \ah1[9]_i_2_n_40 ;
  wire \ah1[9]_i_3_n_40 ;
  wire \ah1[9]_i_4_n_40 ;
  wire \ah1_reg[11]_i_10_n_40 ;
  wire \ah1_reg[11]_i_10_n_41 ;
  wire \ah1_reg[11]_i_10_n_42 ;
  wire \ah1_reg[11]_i_10_n_43 ;
  wire \ah1_reg[11]_i_10_n_44 ;
  wire \ah1_reg[11]_i_10_n_45 ;
  wire \ah1_reg[11]_i_10_n_46 ;
  wire \ah1_reg[11]_i_10_n_47 ;
  wire \ah1_reg[11]_i_2_n_45 ;
  wire \ah1_reg[11]_i_2_n_46 ;
  wire \ah1_reg[11]_i_2_n_47 ;
  wire \ah1_reg[11]_i_3_n_47 ;
  wire \ah1_reg[15]_i_10_n_40 ;
  wire \ah1_reg[15]_i_10_n_41 ;
  wire \ah1_reg[15]_i_10_n_42 ;
  wire \ah1_reg[15]_i_10_n_43 ;
  wire \ah1_reg[15]_i_10_n_44 ;
  wire \ah1_reg[15]_i_10_n_45 ;
  wire \ah1_reg[15]_i_10_n_46 ;
  wire \ah1_reg[15]_i_10_n_47 ;
  wire \ah1_reg[15]_i_13_n_40 ;
  wire \ah1_reg[15]_i_13_n_41 ;
  wire \ah1_reg[15]_i_13_n_42 ;
  wire \ah1_reg[15]_i_13_n_43 ;
  wire \ah1_reg[15]_i_13_n_44 ;
  wire \ah1_reg[15]_i_13_n_45 ;
  wire \ah1_reg[15]_i_13_n_46 ;
  wire \ah1_reg[15]_i_13_n_47 ;
  wire \ah1_reg[15]_i_4_n_47 ;
  wire \ah1_reg[15]_i_5_n_47 ;
  wire \al1[0]_i_2_n_40 ;
  wire \al1[10]_i_2_n_40 ;
  wire \al1[10]_i_3_n_40 ;
  wire \al1[11]_i_2_n_40 ;
  wire \al1[11]_i_3_n_40 ;
  wire \al1[12]_i_2_n_40 ;
  wire \al1[12]_i_3_n_40 ;
  wire \al1[13]_i_2_n_40 ;
  wire \al1[13]_i_3_n_40 ;
  wire \al1[13]_i_4_n_40 ;
  wire \al1[13]_i_5_n_40 ;
  wire \al1[13]_i_6_n_40 ;
  wire \al1[14]_i_2_n_40 ;
  wire \al1[14]_i_3_n_40 ;
  wire \al1[14]_i_4_n_40 ;
  wire \al1[14]_i_5_n_40 ;
  wire \al1[15]_i_10_n_40 ;
  wire \al1[15]_i_12_n_40 ;
  wire \al1[15]_i_13_n_40 ;
  wire \al1[15]_i_14_n_40 ;
  wire \al1[15]_i_15_n_40 ;
  wire \al1[15]_i_16_n_40 ;
  wire \al1[15]_i_17_n_40 ;
  wire \al1[15]_i_18_n_40 ;
  wire \al1[15]_i_19_n_40 ;
  wire \al1[15]_i_20_n_40 ;
  wire \al1[15]_i_21_n_40 ;
  wire \al1[15]_i_22_n_40 ;
  wire \al1[15]_i_23_n_40 ;
  wire \al1[15]_i_24_n_40 ;
  wire \al1[15]_i_25_n_40 ;
  wire \al1[15]_i_26_n_40 ;
  wire \al1[15]_i_27_n_40 ;
  wire \al1[15]_i_28_n_40 ;
  wire \al1[15]_i_29_n_40 ;
  wire \al1[15]_i_30_n_40 ;
  wire \al1[15]_i_31_n_40 ;
  wire \al1[15]_i_32_n_40 ;
  wire \al1[15]_i_33_n_40 ;
  wire \al1[15]_i_34_n_40 ;
  wire \al1[15]_i_35_n_40 ;
  wire \al1[15]_i_36_n_40 ;
  wire \al1[15]_i_37_n_40 ;
  wire \al1[15]_i_38_n_40 ;
  wire \al1[15]_i_39_n_40 ;
  wire \al1[15]_i_3_n_40 ;
  wire \al1[15]_i_40_n_40 ;
  wire \al1[15]_i_41_n_40 ;
  wire \al1[15]_i_42_n_40 ;
  wire \al1[15]_i_43_n_40 ;
  wire \al1[15]_i_44_n_40 ;
  wire \al1[15]_i_45_n_40 ;
  wire \al1[15]_i_46_n_40 ;
  wire \al1[15]_i_47_n_40 ;
  wire \al1[15]_i_48_n_40 ;
  wire \al1[15]_i_49_n_40 ;
  wire \al1[15]_i_50_n_40 ;
  wire \al1[15]_i_51_n_40 ;
  wire \al1[15]_i_52_n_40 ;
  wire \al1[15]_i_53_n_40 ;
  wire \al1[15]_i_6_n_40 ;
  wire \al1[15]_i_7_n_40 ;
  wire \al1[15]_i_9_n_40 ;
  wire \al1[1]_i_2_n_40 ;
  wire \al1[1]_i_3_n_40 ;
  wire \al1[2]_i_2_n_40 ;
  wire \al1[2]_i_3_n_40 ;
  wire \al1[3]_i_2_n_40 ;
  wire \al1[3]_i_3_n_40 ;
  wire \al1[4]_i_2_n_40 ;
  wire \al1[4]_i_3_n_40 ;
  wire \al1[5]_i_2_n_40 ;
  wire \al1[5]_i_3_n_40 ;
  wire \al1[5]_i_4_n_40 ;
  wire \al1[6]_i_2_n_40 ;
  wire \al1[6]_i_3_n_40 ;
  wire \al1[6]_i_4_n_40 ;
  wire \al1[7]_i_2_n_40 ;
  wire \al1[7]_i_3_n_40 ;
  wire \al1[7]_i_4_n_40 ;
  wire \al1[8]_i_2_n_40 ;
  wire \al1[8]_i_3_n_40 ;
  wire \al1[8]_i_4_n_40 ;
  wire \al1[9]_i_2_n_40 ;
  wire \al1[9]_i_3_n_40 ;
  wire \al1[9]_i_4_n_40 ;
  wire \al1_reg[15]_i_11_n_40 ;
  wire \al1_reg[15]_i_11_n_41 ;
  wire \al1_reg[15]_i_11_n_42 ;
  wire \al1_reg[15]_i_11_n_43 ;
  wire \al1_reg[15]_i_11_n_44 ;
  wire \al1_reg[15]_i_11_n_45 ;
  wire \al1_reg[15]_i_11_n_46 ;
  wire \al1_reg[15]_i_11_n_47 ;
  wire \al1_reg[15]_i_4_n_47 ;
  wire \al1_reg[15]_i_5_n_47 ;
  wire \al1_reg[15]_i_8_n_40 ;
  wire \al1_reg[15]_i_8_n_41 ;
  wire \al1_reg[15]_i_8_n_42 ;
  wire \al1_reg[15]_i_8_n_43 ;
  wire \al1_reg[15]_i_8_n_44 ;
  wire \al1_reg[15]_i_8_n_45 ;
  wire \al1_reg[15]_i_8_n_46 ;
  wire \al1_reg[15]_i_8_n_47 ;
  wire \al2[14]_i_10_n_40 ;
  wire \al2[14]_i_11_n_40 ;
  wire \al2[14]_i_12_n_40 ;
  wire \al2[14]_i_13_n_40 ;
  wire \al2[14]_i_14_n_40 ;
  wire \al2[14]_i_15_n_40 ;
  wire \al2[14]_i_16_n_40 ;
  wire \al2[14]_i_17_n_40 ;
  wire \al2[14]_i_18_n_40 ;
  wire \al2[14]_i_19_n_40 ;
  wire \al2[14]_i_20_n_40 ;
  wire \al2[14]_i_21_n_40 ;
  wire \al2[14]_i_22_n_40 ;
  wire \al2[14]_i_23_n_40 ;
  wire \al2[14]_i_24_n_40 ;
  wire \al2[14]_i_25_n_40 ;
  wire \al2[14]_i_5_n_40 ;
  wire \al2[14]_i_6_n_40 ;
  wire \al2[14]_i_7_n_40 ;
  wire \al2[14]_i_8_n_40 ;
  wire \al2[14]_i_9_n_40 ;
  wire \al2_reg[14]_i_2_n_47 ;
  wire \al2_reg[14]_i_3_n_45 ;
  wire \al2_reg[14]_i_3_n_46 ;
  wire \al2_reg[14]_i_3_n_47 ;
  wire \al2_reg[14]_i_4_n_40 ;
  wire \al2_reg[14]_i_4_n_41 ;
  wire \al2_reg[14]_i_4_n_42 ;
  wire \al2_reg[14]_i_4_n_43 ;
  wire \al2_reg[14]_i_4_n_44 ;
  wire \al2_reg[14]_i_4_n_45 ;
  wire \al2_reg[14]_i_4_n_46 ;
  wire \al2_reg[14]_i_4_n_47 ;
  wire \ap_CS_fsm[16]_i_1_n_40 ;
  wire \ap_CS_fsm[19]_i_1__0_n_40 ;
  wire \ap_CS_fsm[1]_i_2_n_40 ;
  wire \ap_CS_fsm[1]_i_3_n_40 ;
  wire \ap_CS_fsm[1]_i_4_n_40 ;
  wire \ap_CS_fsm[1]_i_5_n_40 ;
  wire \ap_CS_fsm[1]_i_6_n_40 ;
  wire \ap_CS_fsm[1]_i_7_n_40 ;
  wire \ap_CS_fsm[23]_i_1_n_40 ;
  wire \ap_CS_fsm[28]_i_1_n_40 ;
  wire \ap_CS_fsm[31]_i_1_n_40 ;
  wire \ap_CS_fsm[4]_i_1__1_n_40 ;
  wire [10:0]\ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[14]_0 ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire [1:0]\ap_CS_fsm_reg[18]_0 ;
  wire [5:0]\ap_CS_fsm_reg[18]_1 ;
  wire [7:0]\ap_CS_fsm_reg[18]_2 ;
  wire [7:0]\ap_CS_fsm_reg[18]_3 ;
  wire [0:0]\ap_CS_fsm_reg[19]_0 ;
  wire [0:0]\ap_CS_fsm_reg[20]_0 ;
  wire [2:0]\ap_CS_fsm_reg[21]_0 ;
  wire [2:0]\ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[23]_1 ;
  wire [0:0]\ap_CS_fsm_reg[26]_0 ;
  wire [0:0]\ap_CS_fsm_reg[27]_0 ;
  wire \ap_CS_fsm_reg[29]_0 ;
  wire [1:0]\ap_CS_fsm_reg[30]_0 ;
  wire [5:0]\ap_CS_fsm_reg[30]_1 ;
  wire [7:0]\ap_CS_fsm_reg[30]_2 ;
  wire [7:0]\ap_CS_fsm_reg[30]_3 ;
  wire [8:0]\ap_CS_fsm_reg[31]_0 ;
  wire [2:0]\ap_CS_fsm_reg[31]_1 ;
  wire [0:0]\ap_CS_fsm_reg[31]_2 ;
  wire [2:0]\ap_CS_fsm_reg[32]_0 ;
  wire [0:0]\ap_CS_fsm_reg[33]_0 ;
  wire [1:0]\ap_CS_fsm_reg[34]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7]_2 ;
  wire [0:0]\ap_CS_fsm_reg[7]_3 ;
  wire [0:0]\ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_40_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [30:1]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst;
  wire [17:5]apl1_4_fu_2703_p2;
  wire [17:0]apl1_4_reg_3422;
  wire \apl1_4_reg_3422[0]_i_10_n_40 ;
  wire \apl1_4_reg_3422[0]_i_2_n_40 ;
  wire \apl1_4_reg_3422[0]_i_3_n_40 ;
  wire \apl1_4_reg_3422[0]_i_4_n_40 ;
  wire \apl1_4_reg_3422[0]_i_5_n_40 ;
  wire \apl1_4_reg_3422[0]_i_6_n_40 ;
  wire \apl1_4_reg_3422[0]_i_7_n_40 ;
  wire \apl1_4_reg_3422[0]_i_8_n_40 ;
  wire \apl1_4_reg_3422[0]_i_9_n_40 ;
  wire \apl1_4_reg_3422[12]_i_10_n_40 ;
  wire \apl1_4_reg_3422[12]_i_4_n_40 ;
  wire \apl1_4_reg_3422[12]_i_5_n_40 ;
  wire \apl1_4_reg_3422[12]_i_6_n_40 ;
  wire \apl1_4_reg_3422[12]_i_7_n_40 ;
  wire \apl1_4_reg_3422[17]_i_10_n_40 ;
  wire \apl1_4_reg_3422[17]_i_11_n_40 ;
  wire \apl1_4_reg_3422[17]_i_12_n_40 ;
  wire \apl1_4_reg_3422[17]_i_13_n_40 ;
  wire \apl1_4_reg_3422[17]_i_3_n_40 ;
  wire \apl1_4_reg_3422[17]_i_4_n_40 ;
  wire \apl1_4_reg_3422[17]_i_5_n_40 ;
  wire \apl1_4_reg_3422[17]_i_6_n_40 ;
  wire \apl1_4_reg_3422[17]_i_7_n_40 ;
  wire \apl1_4_reg_3422[17]_i_8_n_40 ;
  wire \apl1_4_reg_3422[17]_i_9_n_40 ;
  wire \apl1_4_reg_3422[4]_i_2_n_40 ;
  wire \apl1_4_reg_3422[4]_i_3_n_40 ;
  wire \apl1_4_reg_3422[4]_i_4_n_40 ;
  wire \apl1_4_reg_3422[4]_i_5_n_40 ;
  wire \apl1_4_reg_3422[4]_i_6_n_40 ;
  wire \apl1_4_reg_3422[4]_i_7_n_40 ;
  wire \apl1_4_reg_3422[4]_i_8_n_40 ;
  wire \apl1_4_reg_3422[4]_i_9_n_40 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_40 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_41 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_42 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_43 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_44 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_45 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_46 ;
  wire \apl1_4_reg_3422_reg[0]_i_1_n_47 ;
  wire [15:0]\apl1_4_reg_3422_reg[15]_0 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_40 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_42 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_43 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_44 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_45 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_46 ;
  wire \apl1_4_reg_3422_reg[17]_i_2_n_47 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_40 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_41 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_42 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_43 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_44 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_45 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_46 ;
  wire \apl1_4_reg_3422_reg[4]_i_1_n_47 ;
  wire [17:5]apl1_fu_1825_p2;
  wire [17:0]apl1_reg_3279;
  wire \apl1_reg_3279[0]_i_10_n_40 ;
  wire \apl1_reg_3279[0]_i_2_n_40 ;
  wire \apl1_reg_3279[0]_i_3_n_40 ;
  wire \apl1_reg_3279[0]_i_4_n_40 ;
  wire \apl1_reg_3279[0]_i_5_n_40 ;
  wire \apl1_reg_3279[0]_i_6_n_40 ;
  wire \apl1_reg_3279[0]_i_7_n_40 ;
  wire \apl1_reg_3279[0]_i_8_n_40 ;
  wire \apl1_reg_3279[0]_i_9_n_40 ;
  wire \apl1_reg_3279[12]_i_10_n_40 ;
  wire \apl1_reg_3279[12]_i_4_n_40 ;
  wire \apl1_reg_3279[12]_i_5_n_40 ;
  wire \apl1_reg_3279[12]_i_6_n_40 ;
  wire \apl1_reg_3279[12]_i_7_n_40 ;
  wire \apl1_reg_3279[17]_i_10_n_40 ;
  wire \apl1_reg_3279[17]_i_11_n_40 ;
  wire \apl1_reg_3279[17]_i_12_n_40 ;
  wire \apl1_reg_3279[17]_i_13_n_40 ;
  wire \apl1_reg_3279[17]_i_3_n_40 ;
  wire \apl1_reg_3279[17]_i_4_n_40 ;
  wire \apl1_reg_3279[17]_i_5_n_40 ;
  wire \apl1_reg_3279[17]_i_6_n_40 ;
  wire \apl1_reg_3279[17]_i_7_n_40 ;
  wire \apl1_reg_3279[17]_i_8_n_40 ;
  wire \apl1_reg_3279[17]_i_9_n_40 ;
  wire \apl1_reg_3279[4]_i_2_n_40 ;
  wire \apl1_reg_3279[4]_i_3_n_40 ;
  wire \apl1_reg_3279[4]_i_4_n_40 ;
  wire \apl1_reg_3279[4]_i_5_n_40 ;
  wire \apl1_reg_3279[4]_i_6_n_40 ;
  wire \apl1_reg_3279[4]_i_7_n_40 ;
  wire \apl1_reg_3279[4]_i_8_n_40 ;
  wire \apl1_reg_3279[4]_i_9_n_40 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_40 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_41 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_42 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_43 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_44 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_45 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_46 ;
  wire \apl1_reg_3279_reg[0]_i_1_n_47 ;
  wire [15:0]\apl1_reg_3279_reg[15]_0 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_40 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_42 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_43 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_44 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_45 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_46 ;
  wire \apl1_reg_3279_reg[17]_i_2_n_47 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_40 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_41 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_42 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_43 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_44 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_45 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_46 ;
  wire \apl1_reg_3279_reg[4]_i_1_n_47 ;
  wire [16:0]apl2_3_fu_2659_p2;
  wire [16:0]apl2_3_reg_3416;
  wire \apl2_3_reg_3416[15]_i_10_n_40 ;
  wire \apl2_3_reg_3416[15]_i_16_n_40 ;
  wire \apl2_3_reg_3416[15]_i_17_n_40 ;
  wire \apl2_3_reg_3416[15]_i_18_n_40 ;
  wire \apl2_3_reg_3416[15]_i_19_n_40 ;
  wire \apl2_3_reg_3416[15]_i_20_n_40 ;
  wire \apl2_3_reg_3416[15]_i_22_n_40 ;
  wire \apl2_3_reg_3416[15]_i_24_n_40 ;
  wire \apl2_3_reg_3416[15]_i_26_n_40 ;
  wire \apl2_3_reg_3416[15]_i_8_n_40 ;
  wire \apl2_3_reg_3416[15]_i_9_n_40 ;
  wire \apl2_3_reg_3416[7]_i_13_n_40 ;
  wire \apl2_3_reg_3416[7]_i_14_n_40 ;
  wire \apl2_3_reg_3416[7]_i_15_n_40 ;
  wire \apl2_3_reg_3416[7]_i_16_n_40 ;
  wire \apl2_3_reg_3416[7]_i_17_n_40 ;
  wire \apl2_3_reg_3416[7]_i_18_n_40 ;
  wire \apl2_3_reg_3416[7]_i_19_n_40 ;
  wire \apl2_3_reg_3416[7]_i_20_n_40 ;
  wire \apl2_3_reg_3416[7]_i_21_n_40 ;
  wire \apl2_3_reg_3416[7]_i_22_n_40 ;
  wire \apl2_3_reg_3416[7]_i_23_n_40 ;
  wire \apl2_3_reg_3416[7]_i_24_n_40 ;
  wire \apl2_3_reg_3416[7]_i_25_n_40 ;
  wire \apl2_3_reg_3416[7]_i_26_n_40 ;
  wire \apl2_3_reg_3416[7]_i_27_n_40 ;
  wire \apl2_3_reg_3416[7]_i_28_n_40 ;
  wire \apl2_3_reg_3416[7]_i_29_n_40 ;
  wire \apl2_3_reg_3416[7]_i_30_n_40 ;
  wire \apl2_3_reg_3416[7]_i_31_n_40 ;
  wire \apl2_3_reg_3416[7]_i_32_n_40 ;
  wire \apl2_3_reg_3416[7]_i_33_n_40 ;
  wire [14:0]\apl2_3_reg_3416_reg[14]_0 ;
  wire \apl2_3_reg_3416_reg[15]_i_2_n_42 ;
  wire \apl2_3_reg_3416_reg[15]_i_2_n_44 ;
  wire \apl2_3_reg_3416_reg[15]_i_2_n_45 ;
  wire \apl2_3_reg_3416_reg[15]_i_2_n_46 ;
  wire \apl2_3_reg_3416_reg[15]_i_2_n_47 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_40 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_41 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_42 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_43 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_44 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_45 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_46 ;
  wire \apl2_3_reg_3416_reg[7]_i_3_n_47 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_40 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_41 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_42 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_43 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_44 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_45 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_46 ;
  wire \apl2_3_reg_3416_reg[7]_i_4_n_47 ;
  wire [16:0]apl2_fu_1781_p2;
  wire [16:0]apl2_reg_3273;
  wire \apl2_reg_3273[15]_i_10_n_40 ;
  wire \apl2_reg_3273[15]_i_16_n_40 ;
  wire \apl2_reg_3273[15]_i_17_n_40 ;
  wire \apl2_reg_3273[15]_i_18_n_40 ;
  wire \apl2_reg_3273[15]_i_19_n_40 ;
  wire \apl2_reg_3273[15]_i_20_n_40 ;
  wire \apl2_reg_3273[15]_i_22_n_40 ;
  wire \apl2_reg_3273[15]_i_24_n_40 ;
  wire \apl2_reg_3273[15]_i_26_n_40 ;
  wire \apl2_reg_3273[15]_i_8_n_40 ;
  wire \apl2_reg_3273[15]_i_9_n_40 ;
  wire \apl2_reg_3273[7]_i_13_n_40 ;
  wire \apl2_reg_3273[7]_i_14_n_40 ;
  wire \apl2_reg_3273[7]_i_15_n_40 ;
  wire \apl2_reg_3273[7]_i_16_n_40 ;
  wire \apl2_reg_3273[7]_i_17_n_40 ;
  wire \apl2_reg_3273[7]_i_18_n_40 ;
  wire \apl2_reg_3273[7]_i_19_n_40 ;
  wire \apl2_reg_3273[7]_i_20_n_40 ;
  wire \apl2_reg_3273[7]_i_21_n_40 ;
  wire \apl2_reg_3273[7]_i_22_n_40 ;
  wire \apl2_reg_3273[7]_i_23_n_40 ;
  wire \apl2_reg_3273[7]_i_24_n_40 ;
  wire \apl2_reg_3273[7]_i_25_n_40 ;
  wire \apl2_reg_3273[7]_i_26_n_40 ;
  wire \apl2_reg_3273[7]_i_27_n_40 ;
  wire \apl2_reg_3273[7]_i_28_n_40 ;
  wire \apl2_reg_3273[7]_i_29_n_40 ;
  wire \apl2_reg_3273[7]_i_30_n_40 ;
  wire \apl2_reg_3273[7]_i_31_n_40 ;
  wire \apl2_reg_3273[7]_i_32_n_40 ;
  wire \apl2_reg_3273[7]_i_33_n_40 ;
  wire [14:0]\apl2_reg_3273_reg[14]_0 ;
  wire \apl2_reg_3273_reg[15]_i_2_n_42 ;
  wire \apl2_reg_3273_reg[15]_i_2_n_44 ;
  wire \apl2_reg_3273_reg[15]_i_2_n_45 ;
  wire \apl2_reg_3273_reg[15]_i_2_n_46 ;
  wire \apl2_reg_3273_reg[15]_i_2_n_47 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_40 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_41 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_42 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_43 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_44 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_45 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_46 ;
  wire \apl2_reg_3273_reg[7]_i_3_n_47 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_40 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_41 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_42 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_43 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_44 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_45 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_46 ;
  wire \apl2_reg_3273_reg[7]_i_4_n_47 ;
  wire [2:0]delay_bph_addr_reg_3411;
  wire [2:0]delay_bpl_addr_reg_3247;
  wire delay_dhx_ce0;
  wire delay_dhx_ce1;
  wire [13:0]delay_dhx_load_3_reg_3428;
  wire [13:0]\delay_dhx_load_3_reg_3428_reg[13]_0 ;
  wire [13:0]delay_dhx_load_5_reg_3433;
  wire [13:0]\delay_dhx_load_5_reg_3433_reg[13]_0 ;
  wire [13:0]\delay_dhx_load_5_reg_3433_reg[13]_1 ;
  wire delay_dltx_ce0;
  wire delay_dltx_ce1;
  wire [15:0]delay_dltx_load_3_reg_3285;
  wire [15:0]delay_dltx_load_5_reg_3290;
  wire [15:0]\delay_dltx_load_5_reg_3290_reg[15]_0 ;
  wire \deth[10]_i_2_n_40 ;
  wire \deth[11]_i_2_n_40 ;
  wire \deth[3]_i_2_n_40 ;
  wire \deth_reg[3] ;
  wire \deth_reg[3]_0 ;
  wire \deth_reg[3]_1 ;
  wire \deth_reg[9] ;
  wire \detl[10]_i_2_n_40 ;
  wire \detl[11]_i_2_n_40 ;
  wire \detl[4]_i_2_n_40 ;
  wire \detl[4]_i_3_n_40 ;
  wire \detl[6]_i_2_n_40 ;
  wire \detl[6]_i_3_n_40 ;
  wire \detl[7]_i_2_n_40 ;
  wire \detl[7]_i_3_n_40 ;
  wire [8:0]\detl_reg[13] ;
  wire \detl_reg[3] ;
  wire \detl_reg[3]_0 ;
  wire \detl_reg[5] ;
  wire \detl_reg[7] ;
  wire \detl_reg[9] ;
  wire encoded_ce0;
  wire [5:0]encoded_d0;
  wire encoded_we0;
  wire [4:0]grp_decode_fu_519_ilb_table_address0;
  wire grp_encode_fu_453_ap_done;
  wire grp_encode_fu_453_ap_ready;
  wire grp_encode_fu_453_ap_start_reg;
  wire grp_encode_fu_453_deth_o_ap_vld;
  wire grp_encode_fu_453_detl_o_ap_vld;
  wire [2:1]grp_encode_fu_453_h_address1;
  wire [3:0]grp_encode_fu_453_wl_code_table_address0;
  wire [31:0]grp_fu_722_p1;
  wire [30:0]grp_fu_730_p0;
  wire [46:15]grp_fu_741_p2;
  wire [2:0]grp_fu_769_p2;
  wire grp_fu_791_p30;
  wire [2:0]grp_fu_811_p2;
  wire [2:0]i_10_fu_386;
  wire i_10_fu_38604_out;
  wire [4:1]i_12_fu_1027_p2;
  wire [2:0]i_14_fu_1124_p2;
  wire [2:0]i_18_fu_2093_p2;
  wire \i_1_fu_350[0]_i_1_n_40 ;
  wire [4:0]i_1_fu_350_reg;
  wire [3:0]\i_25_fu_220_reg[5] ;
  wire [2:0]i_4_fu_362;
  wire \i_4_fu_362[2]_i_1_n_40 ;
  wire [2:0]i_6_fu_370;
  wire i_6_fu_3700;
  wire [3:1]i_7_fu_907_p2;
  wire [2:0]i_8_fu_382;
  wire i_8_fu_3820;
  wire \i_fu_334[0]_i_1_n_40 ;
  wire [3:0]i_fu_334_reg;
  wire icmp_ln493_fu_1378_p2;
  wire \icmp_ln493_reg_3142_reg_n_40_[0] ;
  wire icmp_ln535_1_fu_2509_p2;
  wire \icmp_ln535_1_reg_3386[0]_i_2_n_40 ;
  wire \icmp_ln535_1_reg_3386[0]_i_3_n_40 ;
  wire \icmp_ln535_1_reg_3386_reg_n_40_[0] ;
  wire \icmp_ln535_reg_3227[0]_i_1_n_40 ;
  wire \icmp_ln535_reg_3227[0]_i_2_n_40 ;
  wire \icmp_ln535_reg_3227[0]_i_3_n_40 ;
  wire \icmp_ln535_reg_3227[0]_i_4_n_40 ;
  wire \icmp_ln535_reg_3227[0]_i_5_n_40 ;
  wire \icmp_ln535_reg_3227_reg_n_40_[0] ;
  wire \idx214_fu_346[1]_i_1_n_40 ;
  wire [4:0]idx214_fu_346_reg;
  wire [2:0]idx220_fu_354;
  wire [2:0]idx226_fu_374;
  wire [4:3]idx_fu_330_reg;
  wire [1:0]\idx_fu_330_reg[2]_0 ;
  wire [1:0]\idx_fu_330_reg[4]_0 ;
  wire [4:0]ilb_table_address0;
  wire [31:1]m_2_fu_2261_p2;
  wire [11:3]m_3_fu_2267_p3;
  wire [31:1]m_4_fu_1359_p3;
  wire [31:0]m_4_reg_3124;
  wire \m_4_reg_3124[0]_i_2_n_40 ;
  wire \m_4_reg_3124[0]_i_3_n_40 ;
  wire \m_4_reg_3124[0]_i_4_n_40 ;
  wire \m_4_reg_3124[0]_i_5_n_40 ;
  wire \m_4_reg_3124[0]_i_6_n_40 ;
  wire \m_4_reg_3124[0]_i_7_n_40 ;
  wire \m_4_reg_3124[0]_i_8_n_40 ;
  wire \m_4_reg_3124[0]_i_9_n_40 ;
  wire \m_4_reg_3124[15]_i_10_n_40 ;
  wire \m_4_reg_3124[15]_i_3_n_40 ;
  wire \m_4_reg_3124[15]_i_4_n_40 ;
  wire \m_4_reg_3124[15]_i_5_n_40 ;
  wire \m_4_reg_3124[15]_i_6_n_40 ;
  wire \m_4_reg_3124[15]_i_7_n_40 ;
  wire \m_4_reg_3124[15]_i_8_n_40 ;
  wire \m_4_reg_3124[15]_i_9_n_40 ;
  wire \m_4_reg_3124[16]_i_10_n_40 ;
  wire \m_4_reg_3124[16]_i_3_n_40 ;
  wire \m_4_reg_3124[16]_i_4_n_40 ;
  wire \m_4_reg_3124[16]_i_5_n_40 ;
  wire \m_4_reg_3124[16]_i_6_n_40 ;
  wire \m_4_reg_3124[16]_i_7_n_40 ;
  wire \m_4_reg_3124[16]_i_8_n_40 ;
  wire \m_4_reg_3124[16]_i_9_n_40 ;
  wire \m_4_reg_3124[23]_i_10_n_40 ;
  wire \m_4_reg_3124[23]_i_3_n_40 ;
  wire \m_4_reg_3124[23]_i_4_n_40 ;
  wire \m_4_reg_3124[23]_i_5_n_40 ;
  wire \m_4_reg_3124[23]_i_6_n_40 ;
  wire \m_4_reg_3124[23]_i_7_n_40 ;
  wire \m_4_reg_3124[23]_i_8_n_40 ;
  wire \m_4_reg_3124[23]_i_9_n_40 ;
  wire \m_4_reg_3124[24]_i_10_n_40 ;
  wire \m_4_reg_3124[24]_i_3_n_40 ;
  wire \m_4_reg_3124[24]_i_4_n_40 ;
  wire \m_4_reg_3124[24]_i_5_n_40 ;
  wire \m_4_reg_3124[24]_i_6_n_40 ;
  wire \m_4_reg_3124[24]_i_7_n_40 ;
  wire \m_4_reg_3124[24]_i_8_n_40 ;
  wire \m_4_reg_3124[24]_i_9_n_40 ;
  wire \m_4_reg_3124[31]_i_3_n_40 ;
  wire \m_4_reg_3124[31]_i_4_n_40 ;
  wire \m_4_reg_3124[31]_i_5_n_40 ;
  wire \m_4_reg_3124[31]_i_6_n_40 ;
  wire \m_4_reg_3124[31]_i_7_n_40 ;
  wire \m_4_reg_3124[31]_i_8_n_40 ;
  wire \m_4_reg_3124[31]_i_9_n_40 ;
  wire \m_4_reg_3124[8]_i_10_n_40 ;
  wire \m_4_reg_3124[8]_i_11_n_40 ;
  wire \m_4_reg_3124[8]_i_3_n_40 ;
  wire \m_4_reg_3124[8]_i_4_n_40 ;
  wire \m_4_reg_3124[8]_i_5_n_40 ;
  wire \m_4_reg_3124[8]_i_6_n_40 ;
  wire \m_4_reg_3124[8]_i_7_n_40 ;
  wire \m_4_reg_3124[8]_i_8_n_40 ;
  wire \m_4_reg_3124[8]_i_9_n_40 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_40 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_41 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_42 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_43 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_44 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_45 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_46 ;
  wire \m_4_reg_3124_reg[0]_i_1_n_47 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_40 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_41 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[15]_i_2_n_47 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_40 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_41 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[16]_i_2_n_47 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_40 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_41 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[23]_i_2_n_47 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_40 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_41 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[24]_i_2_n_47 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[31]_i_2_n_47 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_40 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_41 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_42 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_43 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_44 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_45 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_46 ;
  wire \m_4_reg_3124_reg[8]_i_2_n_47 ;
  wire [31:1]m_fu_1353_p2;
  wire [4:0]mil_02_i_reg_691;
  wire mil_02_i_reg_6910;
  wire [4:0]mil_fu_366;
  wire mul_14s_15ns_29_1_1_U14_n_40;
  wire mul_14s_15ns_29_1_1_U14_n_41;
  wire mul_14s_15ns_29_1_1_U14_n_42;
  wire mul_14s_15ns_29_1_1_U14_n_43;
  wire mul_14s_15ns_29_1_1_U14_n_44;
  wire mul_14s_15ns_29_1_1_U14_n_45;
  wire mul_14s_15ns_29_1_1_U14_n_46;
  wire mul_14s_15ns_29_1_1_U14_n_47;
  wire mul_14s_15ns_29_1_1_U14_n_48;
  wire mul_14s_15ns_29_1_1_U14_n_49;
  wire mul_14s_15ns_29_1_1_U14_n_50;
  wire mul_14s_15ns_29_1_1_U14_n_51;
  wire mul_14s_15ns_29_1_1_U14_n_52;
  wire mul_14s_15ns_29_1_1_U14_n_53;
  wire mul_14s_32s_46_1_1_U1_n_40;
  wire mul_14s_32s_46_1_1_U1_n_41;
  wire mul_14s_32s_46_1_1_U1_n_42;
  wire mul_14s_32s_46_1_1_U1_n_43;
  wire mul_14s_32s_46_1_1_U1_n_44;
  wire mul_14s_32s_46_1_1_U1_n_45;
  wire mul_14s_32s_46_1_1_U1_n_46;
  wire mul_14s_32s_46_1_1_U1_n_47;
  wire mul_14s_32s_46_1_1_U1_n_48;
  wire mul_14s_32s_46_1_1_U1_n_49;
  wire mul_14s_32s_46_1_1_U1_n_50;
  wire mul_14s_32s_46_1_1_U1_n_51;
  wire mul_14s_32s_46_1_1_U1_n_52;
  wire mul_14s_32s_46_1_1_U1_n_53;
  wire mul_14s_32s_46_1_1_U1_n_54;
  wire mul_14s_32s_46_1_1_U1_n_55;
  wire mul_14s_32s_46_1_1_U1_n_56;
  wire mul_14s_32s_46_1_1_U1_n_57;
  wire mul_14s_32s_46_1_1_U1_n_58;
  wire mul_14s_32s_46_1_1_U1_n_59;
  wire mul_14s_32s_46_1_1_U1_n_60;
  wire mul_14s_32s_46_1_1_U1_n_61;
  wire mul_14s_32s_46_1_1_U1_n_62;
  wire mul_14s_32s_46_1_1_U1_n_63;
  wire mul_14s_32s_46_1_1_U1_n_64;
  wire mul_14s_32s_46_1_1_U1_n_65;
  wire mul_14s_32s_46_1_1_U1_n_66;
  wire mul_14s_32s_46_1_1_U1_n_67;
  wire mul_14s_32s_46_1_1_U1_n_68;
  wire mul_14s_32s_46_1_1_U1_n_69;
  wire mul_14s_32s_46_1_1_U1_n_70;
  wire mul_14s_32s_46_1_1_U1_n_71;
  wire mul_14s_32s_46_1_1_U1_n_72;
  wire mul_14s_32s_46_1_1_U1_n_73;
  wire mul_14s_32s_46_1_1_U1_n_74;
  wire mul_14s_32s_46_1_1_U1_n_75;
  wire mul_14s_32s_46_1_1_U1_n_76;
  wire mul_14s_32s_46_1_1_U1_n_77;
  wire mul_14s_32s_46_1_1_U1_n_78;
  wire mul_14s_32s_46_1_1_U1_n_79;
  wire mul_14s_32s_46_1_1_U1_n_80;
  wire mul_14s_32s_46_1_1_U1_n_81;
  wire mul_14s_32s_46_1_1_U1_n_82;
  wire mul_14s_32s_46_1_1_U1_n_83;
  wire mul_14s_32s_46_1_1_U1_n_84;
  wire mul_14s_32s_46_1_1_U1_n_85;
  wire mul_15ns_15ns_30_1_1_U9_n_40;
  wire mul_15ns_15ns_30_1_1_U9_n_44;
  wire mul_15ns_15ns_30_1_1_U9_n_45;
  wire mul_15ns_15ns_30_1_1_U9_n_46;
  wire mul_15ns_15ns_30_1_1_U9_n_47;
  wire mul_15ns_15ns_30_1_1_U9_n_48;
  wire mul_15ns_15ns_30_1_1_U9_n_49;
  wire mul_15ns_15ns_30_1_1_U9_n_50;
  wire mul_15ns_15ns_30_1_1_U9_n_51;
  wire mul_15ns_15ns_30_1_1_U9_n_52;
  wire mul_15ns_15ns_30_1_1_U9_n_53;
  wire mul_15ns_15ns_30_1_1_U9_n_54;
  wire mul_15s_32s_47_1_1_U2_n_100;
  wire mul_15s_32s_47_1_1_U2_n_101;
  wire mul_15s_32s_47_1_1_U2_n_102;
  wire mul_15s_32s_47_1_1_U2_n_103;
  wire mul_15s_32s_47_1_1_U2_n_104;
  wire mul_15s_32s_47_1_1_U2_n_105;
  wire mul_15s_32s_47_1_1_U2_n_106;
  wire mul_15s_32s_47_1_1_U2_n_107;
  wire mul_15s_32s_47_1_1_U2_n_108;
  wire mul_15s_32s_47_1_1_U2_n_109;
  wire mul_15s_32s_47_1_1_U2_n_110;
  wire mul_15s_32s_47_1_1_U2_n_111;
  wire mul_15s_32s_47_1_1_U2_n_112;
  wire mul_15s_32s_47_1_1_U2_n_113;
  wire mul_15s_32s_47_1_1_U2_n_114;
  wire mul_15s_32s_47_1_1_U2_n_115;
  wire mul_15s_32s_47_1_1_U2_n_116;
  wire mul_15s_32s_47_1_1_U2_n_117;
  wire mul_15s_32s_47_1_1_U2_n_118;
  wire mul_15s_32s_47_1_1_U2_n_119;
  wire mul_15s_32s_47_1_1_U2_n_73;
  wire mul_15s_32s_47_1_1_U2_n_74;
  wire mul_15s_32s_47_1_1_U2_n_75;
  wire mul_15s_32s_47_1_1_U2_n_76;
  wire mul_15s_32s_47_1_1_U2_n_77;
  wire mul_15s_32s_47_1_1_U2_n_78;
  wire mul_15s_32s_47_1_1_U2_n_79;
  wire mul_15s_32s_47_1_1_U2_n_80;
  wire mul_15s_32s_47_1_1_U2_n_81;
  wire mul_15s_32s_47_1_1_U2_n_82;
  wire mul_15s_32s_47_1_1_U2_n_83;
  wire mul_15s_32s_47_1_1_U2_n_84;
  wire mul_15s_32s_47_1_1_U2_n_85;
  wire mul_15s_32s_47_1_1_U2_n_86;
  wire mul_15s_32s_47_1_1_U2_n_87;
  wire mul_15s_32s_47_1_1_U2_n_88;
  wire mul_15s_32s_47_1_1_U2_n_89;
  wire mul_15s_32s_47_1_1_U2_n_90;
  wire mul_15s_32s_47_1_1_U2_n_91;
  wire mul_15s_32s_47_1_1_U2_n_92;
  wire mul_15s_32s_47_1_1_U2_n_93;
  wire mul_15s_32s_47_1_1_U2_n_94;
  wire mul_15s_32s_47_1_1_U2_n_95;
  wire mul_15s_32s_47_1_1_U2_n_96;
  wire mul_15s_32s_47_1_1_U2_n_97;
  wire mul_15s_32s_47_1_1_U2_n_98;
  wire mul_15s_32s_47_1_1_U2_n_99;
  wire mul_15s_32s_47_1_1_U3_n_41;
  wire mul_15s_32s_47_1_1_U3_n_42;
  wire mul_15s_32s_47_1_1_U3_n_43;
  wire mul_15s_32s_47_1_1_U3_n_44;
  wire mul_15s_32s_47_1_1_U3_n_45;
  wire mul_15s_32s_47_1_1_U3_n_46;
  wire mul_15s_32s_47_1_1_U3_n_47;
  wire mul_15s_32s_47_1_1_U3_n_48;
  wire mul_15s_32s_47_1_1_U3_n_49;
  wire mul_15s_32s_47_1_1_U3_n_50;
  wire mul_15s_32s_47_1_1_U3_n_51;
  wire mul_15s_32s_47_1_1_U3_n_52;
  wire mul_15s_32s_47_1_1_U3_n_53;
  wire mul_15s_32s_47_1_1_U3_n_54;
  wire mul_15s_32s_47_1_1_U3_n_55;
  wire mul_15s_32s_47_1_1_U3_n_56;
  wire mul_15s_32s_47_1_1_U3_n_57;
  wire mul_15s_32s_47_1_1_U3_n_58;
  wire mul_15s_32s_47_1_1_U3_n_59;
  wire mul_15s_32s_47_1_1_U3_n_60;
  wire mul_15s_32s_47_1_1_U3_n_61;
  wire mul_15s_32s_47_1_1_U3_n_62;
  wire mul_15s_32s_47_1_1_U3_n_63;
  wire mul_15s_32s_47_1_1_U3_n_64;
  wire mul_15s_32s_47_1_1_U3_n_65;
  wire mul_15s_32s_47_1_1_U3_n_66;
  wire mul_15s_32s_47_1_1_U3_n_67;
  wire mul_15s_32s_47_1_1_U3_n_68;
  wire mul_15s_32s_47_1_1_U3_n_69;
  wire mul_15s_32s_47_1_1_U3_n_70;
  wire mul_15s_32s_47_1_1_U3_n_71;
  wire mul_15s_32s_47_1_1_U3_n_72;
  wire mul_15s_32s_47_1_1_U3_n_73;
  wire mul_15s_32s_47_1_1_U3_n_74;
  wire mul_15s_32s_47_1_1_U3_n_75;
  wire mul_15s_32s_47_1_1_U3_n_76;
  wire mul_15s_32s_47_1_1_U3_n_77;
  wire mul_15s_32s_47_1_1_U3_n_78;
  wire mul_15s_32s_47_1_1_U3_n_79;
  wire mul_15s_32s_47_1_1_U3_n_80;
  wire mul_15s_32s_47_1_1_U3_n_81;
  wire mul_15s_32s_47_1_1_U3_n_82;
  wire mul_15s_32s_47_1_1_U3_n_83;
  wire mul_15s_32s_47_1_1_U3_n_84;
  wire mul_15s_32s_47_1_1_U3_n_85;
  wire mul_15s_32s_47_1_1_U3_n_86;
  wire mul_15s_32s_47_1_1_U3_n_87;
  wire mul_16s_15ns_31_1_1_U10_n_40;
  wire mul_16s_15ns_31_1_1_U10_n_41;
  wire mul_16s_15ns_31_1_1_U10_n_42;
  wire mul_16s_15ns_31_1_1_U10_n_43;
  wire mul_16s_15ns_31_1_1_U10_n_44;
  wire mul_16s_15ns_31_1_1_U10_n_45;
  wire mul_16s_15ns_31_1_1_U10_n_46;
  wire mul_16s_15ns_31_1_1_U10_n_47;
  wire mul_16s_15ns_31_1_1_U10_n_48;
  wire mul_16s_15ns_31_1_1_U10_n_49;
  wire mul_16s_15ns_31_1_1_U10_n_50;
  wire mul_16s_15ns_31_1_1_U10_n_51;
  wire mul_16s_15ns_31_1_1_U10_n_52;
  wire mul_16s_15ns_31_1_1_U10_n_53;
  wire mul_16s_15ns_31_1_1_U10_n_54;
  wire mul_16s_15ns_31_1_1_U10_n_55;
  wire mul_16s_32s_47_1_1_U4_n_86;
  wire mul_16s_32s_48_1_1_U5_n_40;
  wire mul_16s_32s_48_1_1_U5_n_41;
  wire mul_16s_32s_48_1_1_U5_n_42;
  wire mul_16s_32s_48_1_1_U5_n_43;
  wire mul_16s_32s_48_1_1_U5_n_44;
  wire mul_16s_32s_48_1_1_U5_n_45;
  wire mul_16s_32s_48_1_1_U5_n_46;
  wire mul_16s_32s_48_1_1_U5_n_47;
  wire mul_16s_32s_48_1_1_U5_n_48;
  wire mul_16s_32s_48_1_1_U5_n_49;
  wire mul_16s_32s_48_1_1_U5_n_50;
  wire mul_16s_32s_48_1_1_U5_n_51;
  wire mul_16s_32s_48_1_1_U5_n_52;
  wire mul_16s_32s_48_1_1_U5_n_53;
  wire mul_16s_32s_48_1_1_U5_n_54;
  wire mul_16s_32s_48_1_1_U5_n_55;
  wire mul_16s_32s_48_1_1_U5_n_56;
  wire mul_16s_32s_48_1_1_U5_n_57;
  wire mul_16s_32s_48_1_1_U5_n_58;
  wire mul_16s_32s_48_1_1_U5_n_59;
  wire mul_16s_32s_48_1_1_U5_n_60;
  wire mul_16s_32s_48_1_1_U5_n_61;
  wire mul_16s_32s_48_1_1_U5_n_62;
  wire mul_16s_32s_48_1_1_U5_n_63;
  wire mul_16s_32s_48_1_1_U5_n_64;
  wire mul_16s_32s_48_1_1_U5_n_65;
  wire mul_16s_32s_48_1_1_U5_n_66;
  wire mul_16s_32s_48_1_1_U5_n_67;
  wire mul_16s_32s_48_1_1_U5_n_68;
  wire mul_16s_32s_48_1_1_U5_n_69;
  wire mul_16s_32s_48_1_1_U5_n_70;
  wire mul_16s_32s_48_1_1_U5_n_71;
  wire mul_16s_32s_48_1_1_U5_n_72;
  wire mul_16s_32s_48_1_1_U5_n_73;
  wire mul_16s_32s_48_1_1_U5_n_74;
  wire mul_16s_32s_48_1_1_U5_n_75;
  wire mul_16s_32s_48_1_1_U5_n_76;
  wire mul_16s_32s_48_1_1_U5_n_77;
  wire mul_16s_32s_48_1_1_U5_n_78;
  wire mul_16s_32s_48_1_1_U5_n_79;
  wire mul_16s_32s_48_1_1_U5_n_80;
  wire mul_16s_32s_48_1_1_U5_n_81;
  wire mul_16s_32s_48_1_1_U5_n_82;
  wire mul_16s_32s_48_1_1_U5_n_83;
  wire mul_16s_32s_48_1_1_U5_n_84;
  wire mul_16s_32s_48_1_1_U5_n_85;
  wire mul_32s_32s_64_1_1_U7_n_41;
  wire mul_32s_32s_64_1_1_U7_n_42;
  wire mul_32s_7s_39_1_1_U8_n_40;
  wire mul_32s_7s_39_1_1_U8_n_41;
  wire mul_32s_7s_39_1_1_U8_n_42;
  wire mul_32s_7s_39_1_1_U8_n_43;
  wire mul_32s_7s_39_1_1_U8_n_82;
  wire [12:12]mux_1_1;
  wire \nbh[9]_i_6_n_40 ;
  wire \nbh[9]_i_7_n_40 ;
  wire \nbh[9]_i_9_n_40 ;
  wire [3:0]\nbh_reg[10] ;
  wire \nbh_reg[9]_i_2_n_40 ;
  wire \nbh_reg[9]_i_2_n_41 ;
  wire \nbh_reg[9]_i_2_n_42 ;
  wire \nbh_reg[9]_i_2_n_43 ;
  wire \nbh_reg[9]_i_2_n_44 ;
  wire \nbh_reg[9]_i_2_n_45 ;
  wire \nbh_reg[9]_i_2_n_46 ;
  wire \nbh_reg[9]_i_2_n_47 ;
  wire p_0_in;
  wire \q0[10]_i_10_n_40 ;
  wire \q0[10]_i_13_n_40 ;
  wire \q0[10]_i_16_n_40 ;
  wire \q0[10]_i_19_n_40 ;
  wire \q0[10]_i_22_n_40 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [7:0]\q0_reg[11] ;
  wire [3:0]\q0_reg[11]_0 ;
  wire \q0_reg[31] ;
  wire [2:0]\q0_reg[31]_0 ;
  wire [5:1]quant26bt_neg_q0;
  wire quant26bt_pos_U_n_46;
  wire quant26bt_pos_U_n_47;
  wire quant26bt_pos_U_n_48;
  wire quant26bt_pos_U_n_49;
  wire quant26bt_pos_U_n_50;
  wire quant26bt_pos_U_n_51;
  wire quant26bt_pos_U_n_52;
  wire quant26bt_pos_U_n_53;
  wire quant26bt_pos_U_n_54;
  wire quant26bt_pos_U_n_55;
  wire quant26bt_pos_U_n_56;
  wire quant26bt_pos_U_n_57;
  wire quant26bt_pos_U_n_58;
  wire quant26bt_pos_U_n_59;
  wire quant26bt_pos_U_n_60;
  wire quant26bt_pos_U_n_61;
  wire [5:0]quant26bt_pos_q0;
  wire ram_reg_0_7_0_0_i_10__0_n_40;
  wire ram_reg_0_7_0_0_i_10_n_40;
  wire ram_reg_0_7_0_0_i_7__0_n_40;
  wire ram_reg_0_7_0_0_i_7_n_40;
  wire ram_reg_0_7_0_0_i_8__0_n_40;
  wire ram_reg_0_7_0_0_i_8_n_40;
  wire ram_reg_0_7_0_0_i_9__0_n_40;
  wire ram_reg_0_7_0_0_i_9_n_40;
  wire [23:0]ram_reg_0_7_30_30_i_2;
  wire [23:0]ram_reg_0_7_30_30_i_2__0;
  wire [4:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_i_39_n_40;
  wire ram_reg_bram_0_i_40_n_40;
  wire ram_reg_bram_0_i_41__1_n_40;
  wire ram_reg_bram_0_i_42__3_n_40;
  wire ram_reg_bram_0_i_43__2_n_40;
  wire ram_reg_bram_0_i_43_n_40;
  wire ram_reg_bram_0_i_44__0_n_40;
  wire ram_reg_bram_0_i_44_n_40;
  wire ram_reg_bram_0_i_45__1_n_40;
  wire ram_reg_bram_0_i_46_n_40;
  wire ram_reg_bram_0_i_47_n_40;
  wire ram_reg_bram_0_i_48__1_n_40;
  wire ram_reg_bram_0_i_79_n_40;
  wire ram_reg_bram_0_i_80_n_40;
  wire ram_reg_bram_0_i_81_n_40;
  wire ram_reg_bram_0_i_82_n_40;
  wire ram_reg_bram_0_i_83_n_40;
  wire ram_reg_bram_0_i_84_n_40;
  wire ram_reg_bram_0_i_85_n_40;
  wire ram_reg_bram_0_i_86_n_40;
  wire ram_reg_bram_0_i_87_n_40;
  wire ram_reg_bram_0_i_88_n_40;
  wire [15:0]reg_817;
  wire \reg_817[15]_i_1_n_40 ;
  wire [15:0]\reg_817_reg[15]_0 ;
  wire [31:0]reg_824;
  wire reg_8240;
  wire [13:0]reg_828;
  wire \reg_828[13]_i_1_n_40 ;
  wire [13:0]\reg_828_reg[13]_0 ;
  wire [13:0]\reg_828_reg[13]_1 ;
  wire \rh1[15]_i_10_n_40 ;
  wire \rh1[15]_i_2_n_40 ;
  wire \rh1[15]_i_3_n_40 ;
  wire \rh1[15]_i_4_n_40 ;
  wire \rh1[15]_i_5_n_40 ;
  wire \rh1[15]_i_6_n_40 ;
  wire \rh1[15]_i_7_n_40 ;
  wire \rh1[15]_i_8_n_40 ;
  wire \rh1[15]_i_9_n_40 ;
  wire \rh1[23]_i_2_n_40 ;
  wire \rh1[23]_i_3_n_40 ;
  wire \rh1[23]_i_4_n_40 ;
  wire \rh1[23]_i_5_n_40 ;
  wire \rh1[23]_i_6_n_40 ;
  wire \rh1[23]_i_7_n_40 ;
  wire \rh1[23]_i_8_n_40 ;
  wire \rh1[23]_i_9_n_40 ;
  wire \rh1[30]_i_3_n_40 ;
  wire \rh1[30]_i_4_n_40 ;
  wire \rh1[30]_i_5_n_40 ;
  wire \rh1[30]_i_6_n_40 ;
  wire \rh1[30]_i_7_n_40 ;
  wire \rh1[30]_i_8_n_40 ;
  wire \rh1[30]_i_9_n_40 ;
  wire \rh1[7]_i_2_n_40 ;
  wire \rh1[7]_i_3_n_40 ;
  wire \rh1[7]_i_4_n_40 ;
  wire \rh1[7]_i_5_n_40 ;
  wire \rh1[7]_i_6_n_40 ;
  wire \rh1[7]_i_7_n_40 ;
  wire \rh1[7]_i_8_n_40 ;
  wire \rh1[7]_i_9_n_40 ;
  wire \rh1_reg[15]_i_1_n_40 ;
  wire \rh1_reg[15]_i_1_n_41 ;
  wire \rh1_reg[15]_i_1_n_42 ;
  wire \rh1_reg[15]_i_1_n_43 ;
  wire \rh1_reg[15]_i_1_n_44 ;
  wire \rh1_reg[15]_i_1_n_45 ;
  wire \rh1_reg[15]_i_1_n_46 ;
  wire \rh1_reg[15]_i_1_n_47 ;
  wire \rh1_reg[23]_i_1_n_40 ;
  wire \rh1_reg[23]_i_1_n_41 ;
  wire \rh1_reg[23]_i_1_n_42 ;
  wire \rh1_reg[23]_i_1_n_43 ;
  wire \rh1_reg[23]_i_1_n_44 ;
  wire \rh1_reg[23]_i_1_n_45 ;
  wire \rh1_reg[23]_i_1_n_46 ;
  wire \rh1_reg[23]_i_1_n_47 ;
  wire \rh1_reg[30]_i_2_n_42 ;
  wire \rh1_reg[30]_i_2_n_43 ;
  wire \rh1_reg[30]_i_2_n_44 ;
  wire \rh1_reg[30]_i_2_n_45 ;
  wire \rh1_reg[30]_i_2_n_46 ;
  wire \rh1_reg[30]_i_2_n_47 ;
  wire \rh1_reg[7]_i_1_n_40 ;
  wire \rh1_reg[7]_i_1_n_41 ;
  wire \rh1_reg[7]_i_1_n_42 ;
  wire \rh1_reg[7]_i_1_n_43 ;
  wire \rh1_reg[7]_i_1_n_44 ;
  wire \rh1_reg[7]_i_1_n_45 ;
  wire \rh1_reg[7]_i_1_n_46 ;
  wire \rh1_reg[7]_i_1_n_47 ;
  wire [1:1]ril_2_fu_1438_p3;
  wire \rlt1[15]_i_10_n_40 ;
  wire \rlt1[15]_i_2_n_40 ;
  wire \rlt1[15]_i_3_n_40 ;
  wire \rlt1[15]_i_4_n_40 ;
  wire \rlt1[15]_i_5_n_40 ;
  wire \rlt1[15]_i_6_n_40 ;
  wire \rlt1[15]_i_7_n_40 ;
  wire \rlt1[15]_i_8_n_40 ;
  wire \rlt1[15]_i_9_n_40 ;
  wire \rlt1[23]_i_2_n_40 ;
  wire \rlt1[23]_i_3_n_40 ;
  wire \rlt1[23]_i_4_n_40 ;
  wire \rlt1[23]_i_5_n_40 ;
  wire \rlt1[23]_i_6_n_40 ;
  wire \rlt1[23]_i_7_n_40 ;
  wire \rlt1[23]_i_8_n_40 ;
  wire \rlt1[23]_i_9_n_40 ;
  wire \rlt1[30]_i_3_n_40 ;
  wire \rlt1[30]_i_4_n_40 ;
  wire \rlt1[30]_i_5_n_40 ;
  wire \rlt1[30]_i_6_n_40 ;
  wire \rlt1[30]_i_7_n_40 ;
  wire \rlt1[30]_i_8_n_40 ;
  wire \rlt1[30]_i_9_n_40 ;
  wire \rlt1[7]_i_2_n_40 ;
  wire \rlt1[7]_i_3_n_40 ;
  wire \rlt1[7]_i_4_n_40 ;
  wire \rlt1[7]_i_5_n_40 ;
  wire \rlt1[7]_i_6_n_40 ;
  wire \rlt1[7]_i_7_n_40 ;
  wire \rlt1[7]_i_8_n_40 ;
  wire \rlt1[7]_i_9_n_40 ;
  wire \rlt1_reg[15]_i_1_n_40 ;
  wire \rlt1_reg[15]_i_1_n_41 ;
  wire \rlt1_reg[15]_i_1_n_42 ;
  wire \rlt1_reg[15]_i_1_n_43 ;
  wire \rlt1_reg[15]_i_1_n_44 ;
  wire \rlt1_reg[15]_i_1_n_45 ;
  wire \rlt1_reg[15]_i_1_n_46 ;
  wire \rlt1_reg[15]_i_1_n_47 ;
  wire \rlt1_reg[23]_i_1_n_40 ;
  wire \rlt1_reg[23]_i_1_n_41 ;
  wire \rlt1_reg[23]_i_1_n_42 ;
  wire \rlt1_reg[23]_i_1_n_43 ;
  wire \rlt1_reg[23]_i_1_n_44 ;
  wire \rlt1_reg[23]_i_1_n_45 ;
  wire \rlt1_reg[23]_i_1_n_46 ;
  wire \rlt1_reg[23]_i_1_n_47 ;
  wire \rlt1_reg[30]_i_2_n_42 ;
  wire \rlt1_reg[30]_i_2_n_43 ;
  wire \rlt1_reg[30]_i_2_n_44 ;
  wire \rlt1_reg[30]_i_2_n_45 ;
  wire \rlt1_reg[30]_i_2_n_46 ;
  wire \rlt1_reg[30]_i_2_n_47 ;
  wire \rlt1_reg[7]_i_1_n_40 ;
  wire \rlt1_reg[7]_i_1_n_41 ;
  wire \rlt1_reg[7]_i_1_n_42 ;
  wire \rlt1_reg[7]_i_1_n_43 ;
  wire \rlt1_reg[7]_i_1_n_44 ;
  wire \rlt1_reg[7]_i_1_n_45 ;
  wire \rlt1_reg[7]_i_1_n_46 ;
  wire \rlt1_reg[7]_i_1_n_47 ;
  wire [0:0]select_ln311_fu_2281_p3;
  wire [14:11]select_ln624_fu_2424_p3__0;
  wire [38:4]sext_ln244_1_fu_884_p1;
  wire [30:0]sext_ln244_fu_875_p1;
  wire [35:4]sext_ln263_fu_1166_p1;
  wire [15:0]sext_ln477_1_reg_3365;
  wire [15:0]\sext_ln477_1_reg_3365_reg[15]_0 ;
  wire [15:0]sext_ln477_reg_3104;
  wire [15:0]\sext_ln477_reg_3104_reg[15]_0 ;
  wire [14:0]sext_ln479_2_reg_3370;
  wire [14:0]\sext_ln479_2_reg_3370_reg[14]_0 ;
  wire [14:0]sext_ln479_reg_3109;
  wire [14:0]\sext_ln479_reg_3109_reg[14]_0 ;
  wire [15:0]sext_ln511_reg_3216;
  wire [14:0]sext_ln580_1_fu_1771_p1;
  wire [14:0]sext_ln580_3_fu_2649_p1;
  wire [15:5]sext_ln599_1_fu_2691_p1;
  wire [4:0]sext_ln599_1_fu_2691_p1__0;
  wire [15:5]sext_ln599_fu_1813_p1;
  wire [4:0]sext_ln599_fu_1813_p1__0;
  wire [15:2]sext_ln617_fu_2394_p1;
  wire [14:0]sext_ln618_fu_2367_p1;
  wire [13:0]sext_ln620_reg_3375;
  wire [35:2]sub_ln263_fu_1181_p2;
  wire [46:15]sub_ln279_fu_1202_p20_out;
  wire [31:0]sub_ln285_fu_1336_p2;
  wire [30:1]sub_ln285_fu_1336_p2__0;
  wire [31:0]sub_ln304_fu_2212_p2;
  wire tmp_2_reg_3119;
  wire \tmp_2_reg_3119[0]_i_2_n_40 ;
  wire \tmp_2_reg_3119[0]_i_3_n_40 ;
  wire \tmp_2_reg_3119[0]_i_4_n_40 ;
  wire \tmp_2_reg_3119[0]_i_5_n_40 ;
  wire \tmp_2_reg_3119[0]_i_6_n_40 ;
  wire \tmp_2_reg_3119[0]_i_7_n_40 ;
  wire \tmp_2_reg_3119[0]_i_8_n_40 ;
  wire \tmp_2_reg_3119[0]_i_9_n_40 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_41 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_42 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_43 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_44 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_45 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_46 ;
  wire \tmp_2_reg_3119_reg[0]_i_1_n_47 ;
  wire [13:12]tmp_fu_2298_p6;
  wire [46:46]tmp_product__1;
  wire tmp_product__14_carry__3_i_1_n_40;
  wire tmp_product__14_carry__3_i_2_n_40;
  wire tmp_product__14_carry__3_i_3_n_40;
  wire tmp_product__14_carry__3_i_4_n_40;
  wire tmp_product__14_carry__3_i_5_n_40;
  wire tmp_product__14_carry__3_i_7_n_40;
  wire [46:46]tmp_product__1_0;
  wire [45:0]tmp_product__1_1;
  wire [63:63]tmp_product__3;
  wire tmp_product_i_2__0_n_40;
  wire tmp_product_i_2_n_40;
  wire tqmf_ce0;
  wire tqmf_ce1;
  wire [31:0]tqmf_load_2_reg_3015;
  wire [13:0]trunc_ln10_reg_3346;
  wire [12:0]\trunc_ln225_reg_1124_reg[3] ;
  wire [10:0]\trunc_ln225_reg_1124_reg[5] ;
  wire [46:0]trunc_ln255_1_reg_3010;
  wire [46:0]trunc_ln255_reg_3005;
  wire [4:0]trunc_ln269_reg_3029;
  wire [30:0]trunc_ln285_reg_3114;
  wire \trunc_ln285_reg_3114[15]_i_2_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_3_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_4_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_5_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_6_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_7_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_8_n_40 ;
  wire \trunc_ln285_reg_3114[15]_i_9_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_2_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_3_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_4_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_5_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_6_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_7_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_8_n_40 ;
  wire \trunc_ln285_reg_3114[23]_i_9_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_2_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_3_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_4_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_5_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_6_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_7_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_8_n_40 ;
  wire \trunc_ln285_reg_3114[30]_i_9_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_2_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_3_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_4_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_5_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_6_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_7_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_8_n_40 ;
  wire \trunc_ln285_reg_3114[7]_i_9_n_40 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_40 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_41 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_42 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_43 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_44 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_45 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_46 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_47 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_48 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_49 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_50 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_51 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_52 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_53 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_54 ;
  wire \trunc_ln285_reg_3114_reg[15]_i_1_n_55 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_40 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_41 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_42 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_43 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_44 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_45 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_46 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_47 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_48 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_49 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_50 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_51 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_52 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_53 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_54 ;
  wire \trunc_ln285_reg_3114_reg[23]_i_1_n_55 ;
  wire [30:0]\trunc_ln285_reg_3114_reg[28]_0 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_41 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_42 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_43 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_44 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_45 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_46 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_47 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_48 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_49 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_50 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_51 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_52 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_53 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_54 ;
  wire \trunc_ln285_reg_3114_reg[30]_i_1_n_55 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_40 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_41 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_42 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_43 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_44 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_45 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_46 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_47 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_48 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_49 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_50 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_51 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_52 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_53 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_54 ;
  wire \trunc_ln285_reg_3114_reg[7]_i_1_n_55 ;
  wire [31:0]trunc_ln2_reg_3080;
  wire \trunc_ln2_reg_3080[0]_i_23_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_24_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_25_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_30_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_31_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_32_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_33_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_37_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_38_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_39_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_40_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_41_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_42_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_43_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_44_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_45_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_46_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_47_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_48_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_49_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_50_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_51_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_20_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_21_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_22_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_23_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_24_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_25_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_26_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_27_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_28_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_29_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_30_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_31_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_32_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_33_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_34_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_35_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_20_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_21_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_22_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_23_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_24_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_25_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_26_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_27_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_28_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_29_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_30_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_31_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_32_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_33_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_34_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_35_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_10_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_11_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_12_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_13_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_17_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_18_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_19_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_20_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_21_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_23_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_24_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_25_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_26_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_27_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_28_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_29_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_2_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_30_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_31_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_32_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_33_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_3_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_4_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_5_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_6_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_8_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_9_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_20_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_21_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_22_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_23_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_24_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_25_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_26_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_27_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_28_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_29_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_30_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_31_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_32_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_33_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_34_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_35_n_40 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_40 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_41 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_42 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_43 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_44 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_45 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_46 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_34_n_47 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_40 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_41 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_42 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_43 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_44 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_45 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_46 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_36_n_47 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_40 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_41 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_42 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_43 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_44 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_45 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_46 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_18_n_47 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_40 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_41 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_42 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_43 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_44 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_45 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_46 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_19_n_47 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_40 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_41 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_42 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_43 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_44 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_45 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_46 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_18_n_47 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_40 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_41 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_42 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_43 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_44 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_45 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_46 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_19_n_47 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_15_n_44 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_15_n_45 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_15_n_46 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_15_n_47 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_40 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_41 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_42 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_43 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_44 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_45 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_46 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_16_n_47 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_22_n_44 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_22_n_46 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_22_n_47 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_40 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_41 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_42 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_43 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_44 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_45 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_46 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_18_n_47 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_40 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_41 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_42 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_43 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_44 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_45 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_46 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_19_n_47 ;
  wire [30:0]trunc_ln304_fu_2208_p1;
  wire [31:31]trunc_ln304_fu_2208_p1__0;
  wire [30:0]trunc_ln304_reg_3331;
  wire \trunc_ln304_reg_3331[15]_i_2_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_3_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_4_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_5_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_6_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_7_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_8_n_40 ;
  wire \trunc_ln304_reg_3331[15]_i_9_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_2_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_3_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_4_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_5_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_6_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_7_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_8_n_40 ;
  wire \trunc_ln304_reg_3331[23]_i_9_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_2_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_3_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_4_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_5_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_6_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_7_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_8_n_40 ;
  wire \trunc_ln304_reg_3331[30]_i_9_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_2_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_3_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_4_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_5_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_6_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_7_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_8_n_40 ;
  wire \trunc_ln304_reg_3331[7]_i_9_n_40 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_40 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_41 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_42 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_43 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_44 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_45 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_46 ;
  wire \trunc_ln304_reg_3331_reg[15]_i_1_n_47 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_40 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_41 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_42 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_43 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_44 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_45 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_46 ;
  wire \trunc_ln304_reg_3331_reg[23]_i_1_n_47 ;
  wire [30:0]\trunc_ln304_reg_3331_reg[28]_0 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_41 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_42 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_43 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_44 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_45 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_46 ;
  wire \trunc_ln304_reg_3331_reg[30]_i_1_n_47 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_40 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_41 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_42 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_43 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_44 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_45 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_46 ;
  wire \trunc_ln304_reg_3331_reg[7]_i_1_n_47 ;
  wire [31:0]trunc_ln3_reg_3085;
  wire \trunc_ln3_reg_3085[1]_i_23_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_24_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_25_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_26_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_32_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_33_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_34_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_10_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_2_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_10_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_11_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_12_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_2_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_3_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_4_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_5_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_6_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_7_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_8_n_40 ;
  wire \trunc_ln3_reg_3085[31]_i_9_n_40 ;
  wire [31:0]trunc_ln469_1_fu_2192_p4;
  wire [31:0]trunc_ln469_1_reg_3326;
  wire [31:0]trunc_ln4_fu_1310_p4;
  wire [31:0]trunc_ln4_reg_3099;
  wire \trunc_ln522_1_reg_3355[2]_i_2_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_3_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_4_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_5_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_6_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_7_n_40 ;
  wire \trunc_ln522_1_reg_3355[2]_i_8_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_10_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_9_n_40 ;
  wire [6:0]\trunc_ln522_1_reg_3355_reg[0]_0 ;
  wire [3:0]\trunc_ln522_1_reg_3355_reg[3]_0 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_43 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_44 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_45 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_46 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_2_n_47 ;
  wire [15:0]trunc_ln7_reg_3193;
  wire [10:0]\trunc_ln_reg_3201_reg[0]_0 ;
  wire [3:0]\trunc_ln_reg_3201_reg[3]_0 ;
  wire [3:0]\trunc_ln_reg_3201_reg[3]_1 ;
  wire [46:0]xa_1_fu_338_reg;
  wire [46:0]xb_1_fu_342_reg;
  wire [46:2]xb_4_fu_1191_p2;
  wire \zl_1_fu_358_reg_n_40_[0] ;
  wire \zl_1_fu_358_reg_n_40_[10] ;
  wire \zl_1_fu_358_reg_n_40_[11] ;
  wire \zl_1_fu_358_reg_n_40_[12] ;
  wire \zl_1_fu_358_reg_n_40_[13] ;
  wire \zl_1_fu_358_reg_n_40_[1] ;
  wire \zl_1_fu_358_reg_n_40_[2] ;
  wire \zl_1_fu_358_reg_n_40_[3] ;
  wire \zl_1_fu_358_reg_n_40_[4] ;
  wire \zl_1_fu_358_reg_n_40_[5] ;
  wire \zl_1_fu_358_reg_n_40_[6] ;
  wire \zl_1_fu_358_reg_n_40_[7] ;
  wire \zl_1_fu_358_reg_n_40_[8] ;
  wire \zl_1_fu_358_reg_n_40_[9] ;
  wire \zl_4_fu_378_reg_n_40_[0] ;
  wire \zl_4_fu_378_reg_n_40_[10] ;
  wire \zl_4_fu_378_reg_n_40_[11] ;
  wire \zl_4_fu_378_reg_n_40_[12] ;
  wire \zl_4_fu_378_reg_n_40_[13] ;
  wire \zl_4_fu_378_reg_n_40_[1] ;
  wire \zl_4_fu_378_reg_n_40_[2] ;
  wire \zl_4_fu_378_reg_n_40_[3] ;
  wire \zl_4_fu_378_reg_n_40_[4] ;
  wire \zl_4_fu_378_reg_n_40_[5] ;
  wire \zl_4_fu_378_reg_n_40_[6] ;
  wire \zl_4_fu_378_reg_n_40_[7] ;
  wire \zl_4_fu_378_reg_n_40_[8] ;
  wire \zl_4_fu_378_reg_n_40_[9] ;
  wire [7:7]\NLW_add_ln290_reg_3221_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln314_reg_3339_reg[0]_i_36_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln314_reg_3339_reg[0]_i_36_O_UNCONNECTED ;
  wire [7:7]\NLW_add_ln314_reg_3339_reg[1]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln317_reg_3380_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[11]_i_10_O_UNCONNECTED ;
  wire [7:3]\NLW_ah1_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_ah1_reg[11]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[11]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[15]_i_10_O_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[15]_i_13_O_UNCONNECTED ;
  wire [7:1]\NLW_ah1_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[15]_i_4_O_UNCONNECTED ;
  wire [7:1]\NLW_ah1_reg[15]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_ah1_reg[15]_i_5_O_UNCONNECTED ;
  wire [7:0]\NLW_al1_reg[15]_i_11_O_UNCONNECTED ;
  wire [7:1]\NLW_al1_reg[15]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_al1_reg[15]_i_4_O_UNCONNECTED ;
  wire [7:1]\NLW_al1_reg[15]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_al1_reg[15]_i_5_O_UNCONNECTED ;
  wire [7:0]\NLW_al1_reg[15]_i_8_O_UNCONNECTED ;
  wire [7:1]\NLW_al2_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_al2_reg[14]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_al2_reg[14]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_al2_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_al2_reg[14]_i_4_O_UNCONNECTED ;
  wire [6:0]\NLW_apl1_4_reg_3422_reg[0]_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_apl1_4_reg_3422_reg[17]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_apl1_4_reg_3422_reg[17]_i_2_O_UNCONNECTED ;
  wire [6:0]\NLW_apl1_reg_3279_reg[0]_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_apl1_reg_3279_reg[17]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_apl1_reg_3279_reg[17]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl2_3_reg_3416_reg[15]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_apl2_3_reg_3416_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:4]\NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl2_reg_3273_reg[15]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_apl2_reg_3273_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:6]\NLW_m_4_reg_3124_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_m_4_reg_3124_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_rh1_reg[30]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_rh1_reg[30]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_rlt1_reg[30]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_rlt1_reg[30]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_2_reg_3119_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln285_reg_3114_reg[30]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_3080_reg[0]_i_36_O_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln2_reg_3080_reg[31]_i_15_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln2_reg_3080_reg[31]_i_15_O_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln2_reg_3080_reg[31]_i_22_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln304_reg_3331_reg[30]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_10 
       (.I0(trunc_ln7_reg_3193[8]),
        .I1(trunc_ln4_reg_3099[8]),
        .O(\add_ln290_reg_3221[15]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln290_reg_3221[15]_i_2 
       (.I0(trunc_ln4_reg_3099[15]),
        .O(\add_ln290_reg_3221[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_3 
       (.I0(trunc_ln4_reg_3099[15]),
        .I1(trunc_ln7_reg_3193[15]),
        .O(\add_ln290_reg_3221[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_4 
       (.I0(trunc_ln7_reg_3193[14]),
        .I1(trunc_ln4_reg_3099[14]),
        .O(\add_ln290_reg_3221[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_5 
       (.I0(trunc_ln7_reg_3193[13]),
        .I1(trunc_ln4_reg_3099[13]),
        .O(\add_ln290_reg_3221[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_6 
       (.I0(trunc_ln7_reg_3193[12]),
        .I1(trunc_ln4_reg_3099[12]),
        .O(\add_ln290_reg_3221[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_7 
       (.I0(trunc_ln7_reg_3193[11]),
        .I1(trunc_ln4_reg_3099[11]),
        .O(\add_ln290_reg_3221[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_8 
       (.I0(trunc_ln7_reg_3193[10]),
        .I1(trunc_ln4_reg_3099[10]),
        .O(\add_ln290_reg_3221[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[15]_i_9 
       (.I0(trunc_ln7_reg_3193[9]),
        .I1(trunc_ln4_reg_3099[9]),
        .O(\add_ln290_reg_3221[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_2 
       (.I0(trunc_ln4_reg_3099[22]),
        .I1(trunc_ln4_reg_3099[23]),
        .O(\add_ln290_reg_3221[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_3 
       (.I0(trunc_ln4_reg_3099[21]),
        .I1(trunc_ln4_reg_3099[22]),
        .O(\add_ln290_reg_3221[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_4 
       (.I0(trunc_ln4_reg_3099[20]),
        .I1(trunc_ln4_reg_3099[21]),
        .O(\add_ln290_reg_3221[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_5 
       (.I0(trunc_ln4_reg_3099[19]),
        .I1(trunc_ln4_reg_3099[20]),
        .O(\add_ln290_reg_3221[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_6 
       (.I0(trunc_ln4_reg_3099[18]),
        .I1(trunc_ln4_reg_3099[19]),
        .O(\add_ln290_reg_3221[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_7 
       (.I0(trunc_ln4_reg_3099[17]),
        .I1(trunc_ln4_reg_3099[18]),
        .O(\add_ln290_reg_3221[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_8 
       (.I0(trunc_ln4_reg_3099[16]),
        .I1(trunc_ln4_reg_3099[17]),
        .O(\add_ln290_reg_3221[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[23]_i_9 
       (.I0(trunc_ln4_reg_3099[15]),
        .I1(trunc_ln4_reg_3099[16]),
        .O(\add_ln290_reg_3221[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_2 
       (.I0(trunc_ln4_reg_3099[30]),
        .I1(trunc_ln4_reg_3099[31]),
        .O(\add_ln290_reg_3221[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_3 
       (.I0(trunc_ln4_reg_3099[29]),
        .I1(trunc_ln4_reg_3099[30]),
        .O(\add_ln290_reg_3221[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_4 
       (.I0(trunc_ln4_reg_3099[28]),
        .I1(trunc_ln4_reg_3099[29]),
        .O(\add_ln290_reg_3221[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_5 
       (.I0(trunc_ln4_reg_3099[27]),
        .I1(trunc_ln4_reg_3099[28]),
        .O(\add_ln290_reg_3221[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_6 
       (.I0(trunc_ln4_reg_3099[26]),
        .I1(trunc_ln4_reg_3099[27]),
        .O(\add_ln290_reg_3221[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_7 
       (.I0(trunc_ln4_reg_3099[25]),
        .I1(trunc_ln4_reg_3099[26]),
        .O(\add_ln290_reg_3221[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_8 
       (.I0(trunc_ln4_reg_3099[24]),
        .I1(trunc_ln4_reg_3099[25]),
        .O(\add_ln290_reg_3221[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln290_reg_3221[31]_i_9 
       (.I0(trunc_ln4_reg_3099[23]),
        .I1(trunc_ln4_reg_3099[24]),
        .O(\add_ln290_reg_3221[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_2 
       (.I0(trunc_ln7_reg_3193[7]),
        .I1(trunc_ln4_reg_3099[7]),
        .O(\add_ln290_reg_3221[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_3 
       (.I0(trunc_ln7_reg_3193[6]),
        .I1(trunc_ln4_reg_3099[6]),
        .O(\add_ln290_reg_3221[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_4 
       (.I0(trunc_ln7_reg_3193[5]),
        .I1(trunc_ln4_reg_3099[5]),
        .O(\add_ln290_reg_3221[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_5 
       (.I0(trunc_ln7_reg_3193[4]),
        .I1(trunc_ln4_reg_3099[4]),
        .O(\add_ln290_reg_3221[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_6 
       (.I0(trunc_ln7_reg_3193[3]),
        .I1(trunc_ln4_reg_3099[3]),
        .O(\add_ln290_reg_3221[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_7 
       (.I0(trunc_ln7_reg_3193[2]),
        .I1(trunc_ln4_reg_3099[2]),
        .O(\add_ln290_reg_3221[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_8 
       (.I0(trunc_ln7_reg_3193[1]),
        .I1(trunc_ln4_reg_3099[1]),
        .O(\add_ln290_reg_3221[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln290_reg_3221[7]_i_9 
       (.I0(trunc_ln7_reg_3193[0]),
        .I1(trunc_ln4_reg_3099[0]),
        .O(\add_ln290_reg_3221[7]_i_9_n_40 ));
  FDRE \add_ln290_reg_3221_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[0]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[10]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[11]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[12]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[13]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[14] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[14]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[15] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[15]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln290_reg_3221_reg[15]_i_1 
       (.CI(\add_ln290_reg_3221_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln290_reg_3221_reg[15]_i_1_n_40 ,\add_ln290_reg_3221_reg[15]_i_1_n_41 ,\add_ln290_reg_3221_reg[15]_i_1_n_42 ,\add_ln290_reg_3221_reg[15]_i_1_n_43 ,\add_ln290_reg_3221_reg[15]_i_1_n_44 ,\add_ln290_reg_3221_reg[15]_i_1_n_45 ,\add_ln290_reg_3221_reg[15]_i_1_n_46 ,\add_ln290_reg_3221_reg[15]_i_1_n_47 }),
        .DI({\add_ln290_reg_3221[15]_i_2_n_40 ,trunc_ln7_reg_3193[14:8]}),
        .O(add_ln290_fu_1639_p2[15:8]),
        .S({\add_ln290_reg_3221[15]_i_3_n_40 ,\add_ln290_reg_3221[15]_i_4_n_40 ,\add_ln290_reg_3221[15]_i_5_n_40 ,\add_ln290_reg_3221[15]_i_6_n_40 ,\add_ln290_reg_3221[15]_i_7_n_40 ,\add_ln290_reg_3221[15]_i_8_n_40 ,\add_ln290_reg_3221[15]_i_9_n_40 ,\add_ln290_reg_3221[15]_i_10_n_40 }));
  FDRE \add_ln290_reg_3221_reg[16] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[16]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[17] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[17]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[18] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[18]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[19] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[19]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[1]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[20] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[20]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[21] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[21]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[22] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[22]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[23] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[23]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln290_reg_3221_reg[23]_i_1 
       (.CI(\add_ln290_reg_3221_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln290_reg_3221_reg[23]_i_1_n_40 ,\add_ln290_reg_3221_reg[23]_i_1_n_41 ,\add_ln290_reg_3221_reg[23]_i_1_n_42 ,\add_ln290_reg_3221_reg[23]_i_1_n_43 ,\add_ln290_reg_3221_reg[23]_i_1_n_44 ,\add_ln290_reg_3221_reg[23]_i_1_n_45 ,\add_ln290_reg_3221_reg[23]_i_1_n_46 ,\add_ln290_reg_3221_reg[23]_i_1_n_47 }),
        .DI(trunc_ln4_reg_3099[22:15]),
        .O(add_ln290_fu_1639_p2[23:16]),
        .S({\add_ln290_reg_3221[23]_i_2_n_40 ,\add_ln290_reg_3221[23]_i_3_n_40 ,\add_ln290_reg_3221[23]_i_4_n_40 ,\add_ln290_reg_3221[23]_i_5_n_40 ,\add_ln290_reg_3221[23]_i_6_n_40 ,\add_ln290_reg_3221[23]_i_7_n_40 ,\add_ln290_reg_3221[23]_i_8_n_40 ,\add_ln290_reg_3221[23]_i_9_n_40 }));
  FDRE \add_ln290_reg_3221_reg[24] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[24]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[25] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[25]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[26] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[26]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[27] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[27]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[28] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[28]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[29] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[29]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[2]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[30] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[30]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[31] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[31]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln290_reg_3221_reg[31]_i_1 
       (.CI(\add_ln290_reg_3221_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln290_reg_3221_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln290_reg_3221_reg[31]_i_1_n_41 ,\add_ln290_reg_3221_reg[31]_i_1_n_42 ,\add_ln290_reg_3221_reg[31]_i_1_n_43 ,\add_ln290_reg_3221_reg[31]_i_1_n_44 ,\add_ln290_reg_3221_reg[31]_i_1_n_45 ,\add_ln290_reg_3221_reg[31]_i_1_n_46 ,\add_ln290_reg_3221_reg[31]_i_1_n_47 }),
        .DI({1'b0,trunc_ln4_reg_3099[29:23]}),
        .O(add_ln290_fu_1639_p2[31:24]),
        .S({\add_ln290_reg_3221[31]_i_2_n_40 ,\add_ln290_reg_3221[31]_i_3_n_40 ,\add_ln290_reg_3221[31]_i_4_n_40 ,\add_ln290_reg_3221[31]_i_5_n_40 ,\add_ln290_reg_3221[31]_i_6_n_40 ,\add_ln290_reg_3221[31]_i_7_n_40 ,\add_ln290_reg_3221[31]_i_8_n_40 ,\add_ln290_reg_3221[31]_i_9_n_40 }));
  FDRE \add_ln290_reg_3221_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[3]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[4]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[5]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[6]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[7]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln290_reg_3221_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln290_reg_3221_reg[7]_i_1_n_40 ,\add_ln290_reg_3221_reg[7]_i_1_n_41 ,\add_ln290_reg_3221_reg[7]_i_1_n_42 ,\add_ln290_reg_3221_reg[7]_i_1_n_43 ,\add_ln290_reg_3221_reg[7]_i_1_n_44 ,\add_ln290_reg_3221_reg[7]_i_1_n_45 ,\add_ln290_reg_3221_reg[7]_i_1_n_46 ,\add_ln290_reg_3221_reg[7]_i_1_n_47 }),
        .DI(trunc_ln7_reg_3193[7:0]),
        .O(add_ln290_fu_1639_p2[7:0]),
        .S({\add_ln290_reg_3221[7]_i_2_n_40 ,\add_ln290_reg_3221[7]_i_3_n_40 ,\add_ln290_reg_3221[7]_i_4_n_40 ,\add_ln290_reg_3221[7]_i_5_n_40 ,\add_ln290_reg_3221[7]_i_6_n_40 ,\add_ln290_reg_3221[7]_i_7_n_40 ,\add_ln290_reg_3221[7]_i_8_n_40 ,\add_ln290_reg_3221[7]_i_9_n_40 }));
  FDRE \add_ln290_reg_3221_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[8]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln290_reg_3221_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(add_ln290_fu_1639_p2[9]),
        .Q(\add_ln290_reg_3221_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_10 
       (.I0(m_2_fu_2261_p2[18]),
        .I1(sub_ln304_fu_2212_p2[18]),
        .I2(sub_ln304_fu_2212_p2[19]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[19]),
        .O(\add_ln314_reg_3339[0]_i_10_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_11 
       (.I0(m_2_fu_2261_p2[16]),
        .I1(sub_ln304_fu_2212_p2[16]),
        .I2(sub_ln304_fu_2212_p2[17]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[17]),
        .O(\add_ln314_reg_3339[0]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h0355)) 
    \add_ln314_reg_3339[0]_i_12 
       (.I0(sub_ln304_fu_2212_p2[30]),
        .I1(m_2_fu_2261_p2[30]),
        .I2(m_2_fu_2261_p2[31]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .O(\add_ln314_reg_3339[0]_i_12_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_13 
       (.I0(sub_ln304_fu_2212_p2[28]),
        .I1(m_2_fu_2261_p2[28]),
        .I2(sub_ln304_fu_2212_p2[29]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[29]),
        .O(\add_ln314_reg_3339[0]_i_13_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_14 
       (.I0(sub_ln304_fu_2212_p2[26]),
        .I1(m_2_fu_2261_p2[26]),
        .I2(sub_ln304_fu_2212_p2[27]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[27]),
        .O(\add_ln314_reg_3339[0]_i_14_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_15 
       (.I0(sub_ln304_fu_2212_p2[24]),
        .I1(m_2_fu_2261_p2[24]),
        .I2(sub_ln304_fu_2212_p2[25]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[25]),
        .O(\add_ln314_reg_3339[0]_i_15_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_16 
       (.I0(sub_ln304_fu_2212_p2[22]),
        .I1(m_2_fu_2261_p2[22]),
        .I2(sub_ln304_fu_2212_p2[23]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[23]),
        .O(\add_ln314_reg_3339[0]_i_16_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_17 
       (.I0(sub_ln304_fu_2212_p2[20]),
        .I1(m_2_fu_2261_p2[20]),
        .I2(sub_ln304_fu_2212_p2[21]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[21]),
        .O(\add_ln314_reg_3339[0]_i_17_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_18 
       (.I0(sub_ln304_fu_2212_p2[18]),
        .I1(m_2_fu_2261_p2[18]),
        .I2(sub_ln304_fu_2212_p2[19]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[19]),
        .O(\add_ln314_reg_3339[0]_i_18_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_19 
       (.I0(sub_ln304_fu_2212_p2[16]),
        .I1(m_2_fu_2261_p2[16]),
        .I2(sub_ln304_fu_2212_p2[17]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[17]),
        .O(\add_ln314_reg_3339[0]_i_19_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_20 
       (.I0(m_2_fu_2261_p2[14]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[15]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[15]),
        .O(\add_ln314_reg_3339[0]_i_20_n_40 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \add_ln314_reg_3339[0]_i_28 
       (.I0(sub_ln304_fu_2212_p2[14]),
        .I1(m_2_fu_2261_p2[14]),
        .I2(sub_ln304_fu_2212_p2[15]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[15]),
        .O(\add_ln314_reg_3339[0]_i_28_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln314_reg_3339[0]_i_39 
       (.I0(m_2_fu_2261_p2[11]),
        .I1(sub_ln304_fu_2212_p2[31]),
        .I2(sub_ln304_fu_2212_p2[11]),
        .O(m_3_fu_2267_p3[11]));
  LUT4 #(
    .INIT(16'h0CAA)) 
    \add_ln314_reg_3339[0]_i_4 
       (.I0(sub_ln304_fu_2212_p2[30]),
        .I1(m_2_fu_2261_p2[30]),
        .I2(m_2_fu_2261_p2[31]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .O(\add_ln314_reg_3339[0]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln314_reg_3339[0]_i_41 
       (.I0(m_2_fu_2261_p2[9]),
        .I1(sub_ln304_fu_2212_p2[31]),
        .I2(sub_ln304_fu_2212_p2[9]),
        .O(m_3_fu_2267_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln314_reg_3339[0]_i_42 
       (.I0(m_2_fu_2261_p2[7]),
        .I1(sub_ln304_fu_2212_p2[31]),
        .I2(sub_ln304_fu_2212_p2[7]),
        .O(m_3_fu_2267_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln314_reg_3339[0]_i_43 
       (.I0(m_2_fu_2261_p2[5]),
        .I1(sub_ln304_fu_2212_p2[31]),
        .I2(sub_ln304_fu_2212_p2[5]),
        .O(m_3_fu_2267_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln314_reg_3339[0]_i_44 
       (.I0(m_2_fu_2261_p2[3]),
        .I1(sub_ln304_fu_2212_p2[31]),
        .I2(sub_ln304_fu_2212_p2[3]),
        .O(m_3_fu_2267_p3[3]));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_5 
       (.I0(m_2_fu_2261_p2[28]),
        .I1(sub_ln304_fu_2212_p2[28]),
        .I2(sub_ln304_fu_2212_p2[29]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[29]),
        .O(\add_ln314_reg_3339[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_50 
       (.I0(sub_ln304_fu_2212_p2[31]),
        .O(\add_ln314_reg_3339[0]_i_50_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_51 
       (.I0(sub_ln304_fu_2212_p2[30]),
        .O(\add_ln314_reg_3339[0]_i_51_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_52 
       (.I0(sub_ln304_fu_2212_p2[29]),
        .O(\add_ln314_reg_3339[0]_i_52_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_53 
       (.I0(sub_ln304_fu_2212_p2[28]),
        .O(\add_ln314_reg_3339[0]_i_53_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_54 
       (.I0(sub_ln304_fu_2212_p2[27]),
        .O(\add_ln314_reg_3339[0]_i_54_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_55 
       (.I0(sub_ln304_fu_2212_p2[26]),
        .O(\add_ln314_reg_3339[0]_i_55_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_56 
       (.I0(sub_ln304_fu_2212_p2[25]),
        .O(\add_ln314_reg_3339[0]_i_56_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_57 
       (.I0(sub_ln304_fu_2212_p2[24]),
        .O(\add_ln314_reg_3339[0]_i_57_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_58 
       (.I0(sub_ln304_fu_2212_p2[23]),
        .O(\add_ln314_reg_3339[0]_i_58_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_59 
       (.I0(sub_ln304_fu_2212_p2[22]),
        .O(\add_ln314_reg_3339[0]_i_59_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_6 
       (.I0(m_2_fu_2261_p2[26]),
        .I1(sub_ln304_fu_2212_p2[26]),
        .I2(sub_ln304_fu_2212_p2[27]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[27]),
        .O(\add_ln314_reg_3339[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_60 
       (.I0(sub_ln304_fu_2212_p2[21]),
        .O(\add_ln314_reg_3339[0]_i_60_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_61 
       (.I0(sub_ln304_fu_2212_p2[20]),
        .O(\add_ln314_reg_3339[0]_i_61_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_62 
       (.I0(sub_ln304_fu_2212_p2[19]),
        .O(\add_ln314_reg_3339[0]_i_62_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_63 
       (.I0(sub_ln304_fu_2212_p2[18]),
        .O(\add_ln314_reg_3339[0]_i_63_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_64 
       (.I0(sub_ln304_fu_2212_p2[17]),
        .O(\add_ln314_reg_3339[0]_i_64_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_65 
       (.I0(sub_ln304_fu_2212_p2[16]),
        .O(\add_ln314_reg_3339[0]_i_65_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_66 
       (.I0(sub_ln304_fu_2212_p2[15]),
        .O(\add_ln314_reg_3339[0]_i_66_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_67 
       (.I0(sub_ln304_fu_2212_p2[14]),
        .O(\add_ln314_reg_3339[0]_i_67_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_68 
       (.I0(sub_ln304_fu_2212_p2[13]),
        .O(\add_ln314_reg_3339[0]_i_68_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_69 
       (.I0(sub_ln304_fu_2212_p2[12]),
        .O(\add_ln314_reg_3339[0]_i_69_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_7 
       (.I0(m_2_fu_2261_p2[24]),
        .I1(sub_ln304_fu_2212_p2[24]),
        .I2(sub_ln304_fu_2212_p2[25]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[25]),
        .O(\add_ln314_reg_3339[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_70 
       (.I0(sub_ln304_fu_2212_p2[11]),
        .O(\add_ln314_reg_3339[0]_i_70_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_71 
       (.I0(sub_ln304_fu_2212_p2[10]),
        .O(\add_ln314_reg_3339[0]_i_71_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_72 
       (.I0(sub_ln304_fu_2212_p2[9]),
        .O(\add_ln314_reg_3339[0]_i_72_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_73 
       (.I0(sub_ln304_fu_2212_p2[0]),
        .O(\add_ln314_reg_3339[0]_i_73_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_74 
       (.I0(sub_ln304_fu_2212_p2[8]),
        .O(\add_ln314_reg_3339[0]_i_74_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_75 
       (.I0(sub_ln304_fu_2212_p2[7]),
        .O(\add_ln314_reg_3339[0]_i_75_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_76 
       (.I0(sub_ln304_fu_2212_p2[6]),
        .O(\add_ln314_reg_3339[0]_i_76_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_77 
       (.I0(sub_ln304_fu_2212_p2[5]),
        .O(\add_ln314_reg_3339[0]_i_77_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_78 
       (.I0(sub_ln304_fu_2212_p2[4]),
        .O(\add_ln314_reg_3339[0]_i_78_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_79 
       (.I0(sub_ln304_fu_2212_p2[3]),
        .O(\add_ln314_reg_3339[0]_i_79_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_8 
       (.I0(m_2_fu_2261_p2[22]),
        .I1(sub_ln304_fu_2212_p2[22]),
        .I2(sub_ln304_fu_2212_p2[23]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[23]),
        .O(\add_ln314_reg_3339[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_80 
       (.I0(sub_ln304_fu_2212_p2[2]),
        .O(\add_ln314_reg_3339[0]_i_80_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[0]_i_81 
       (.I0(sub_ln304_fu_2212_p2[1]),
        .O(\add_ln314_reg_3339[0]_i_81_n_40 ));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    \add_ln314_reg_3339[0]_i_9 
       (.I0(m_2_fu_2261_p2[20]),
        .I1(sub_ln304_fu_2212_p2[20]),
        .I2(sub_ln304_fu_2212_p2[21]),
        .I3(sub_ln304_fu_2212_p2[31]),
        .I4(m_2_fu_2261_p2[21]),
        .O(\add_ln314_reg_3339[0]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln314_reg_3339[1]_i_1 
       (.I0(sub_ln304_fu_2212_p2[31]),
        .O(add_ln314_fu_2289_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_10 
       (.I0(trunc_ln3_reg_3085[25]),
        .I1(trunc_ln304_fu_2208_p1[25]),
        .O(\add_ln314_reg_3339[1]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_11 
       (.I0(trunc_ln3_reg_3085[24]),
        .I1(trunc_ln304_fu_2208_p1[24]),
        .O(\add_ln314_reg_3339[1]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_13 
       (.I0(trunc_ln3_reg_3085[23]),
        .I1(trunc_ln304_fu_2208_p1[23]),
        .O(\add_ln314_reg_3339[1]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_14 
       (.I0(trunc_ln3_reg_3085[22]),
        .I1(trunc_ln304_fu_2208_p1[22]),
        .O(\add_ln314_reg_3339[1]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_15 
       (.I0(trunc_ln3_reg_3085[21]),
        .I1(trunc_ln304_fu_2208_p1[21]),
        .O(\add_ln314_reg_3339[1]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_16 
       (.I0(trunc_ln3_reg_3085[20]),
        .I1(trunc_ln304_fu_2208_p1[20]),
        .O(\add_ln314_reg_3339[1]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_17 
       (.I0(trunc_ln3_reg_3085[19]),
        .I1(trunc_ln304_fu_2208_p1[19]),
        .O(\add_ln314_reg_3339[1]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_18 
       (.I0(trunc_ln3_reg_3085[18]),
        .I1(trunc_ln304_fu_2208_p1[18]),
        .O(\add_ln314_reg_3339[1]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_19 
       (.I0(trunc_ln3_reg_3085[17]),
        .I1(trunc_ln304_fu_2208_p1[17]),
        .O(\add_ln314_reg_3339[1]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_20 
       (.I0(trunc_ln3_reg_3085[16]),
        .I1(trunc_ln304_fu_2208_p1[16]),
        .O(\add_ln314_reg_3339[1]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_22 
       (.I0(trunc_ln3_reg_3085[15]),
        .I1(trunc_ln304_fu_2208_p1[15]),
        .O(\add_ln314_reg_3339[1]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_23 
       (.I0(trunc_ln3_reg_3085[14]),
        .I1(trunc_ln304_fu_2208_p1[14]),
        .O(\add_ln314_reg_3339[1]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_24 
       (.I0(trunc_ln3_reg_3085[13]),
        .I1(trunc_ln304_fu_2208_p1[13]),
        .O(\add_ln314_reg_3339[1]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_25 
       (.I0(trunc_ln3_reg_3085[12]),
        .I1(trunc_ln304_fu_2208_p1[12]),
        .O(\add_ln314_reg_3339[1]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_26 
       (.I0(trunc_ln3_reg_3085[11]),
        .I1(trunc_ln304_fu_2208_p1[11]),
        .O(\add_ln314_reg_3339[1]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_27 
       (.I0(trunc_ln3_reg_3085[10]),
        .I1(trunc_ln304_fu_2208_p1[10]),
        .O(\add_ln314_reg_3339[1]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_28 
       (.I0(trunc_ln3_reg_3085[9]),
        .I1(trunc_ln304_fu_2208_p1[9]),
        .O(\add_ln314_reg_3339[1]_i_28_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_29 
       (.I0(trunc_ln3_reg_3085[8]),
        .I1(trunc_ln304_fu_2208_p1[8]),
        .O(\add_ln314_reg_3339[1]_i_29_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_30 
       (.I0(trunc_ln3_reg_3085[7]),
        .I1(trunc_ln304_fu_2208_p1[7]),
        .O(\add_ln314_reg_3339[1]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_31 
       (.I0(trunc_ln3_reg_3085[6]),
        .I1(trunc_ln304_fu_2208_p1[6]),
        .O(\add_ln314_reg_3339[1]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_32 
       (.I0(trunc_ln3_reg_3085[5]),
        .I1(trunc_ln304_fu_2208_p1[5]),
        .O(\add_ln314_reg_3339[1]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_33 
       (.I0(trunc_ln3_reg_3085[4]),
        .I1(trunc_ln304_fu_2208_p1[4]),
        .O(\add_ln314_reg_3339[1]_i_33_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_34 
       (.I0(trunc_ln3_reg_3085[3]),
        .I1(trunc_ln304_fu_2208_p1[3]),
        .O(\add_ln314_reg_3339[1]_i_34_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_35 
       (.I0(trunc_ln3_reg_3085[2]),
        .I1(trunc_ln304_fu_2208_p1[2]),
        .O(\add_ln314_reg_3339[1]_i_35_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_36 
       (.I0(trunc_ln3_reg_3085[1]),
        .I1(trunc_ln304_fu_2208_p1[1]),
        .O(\add_ln314_reg_3339[1]_i_36_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_37 
       (.I0(trunc_ln3_reg_3085[0]),
        .I1(trunc_ln304_fu_2208_p1[0]),
        .O(\add_ln314_reg_3339[1]_i_37_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_4 
       (.I0(trunc_ln3_reg_3085[31]),
        .I1(trunc_ln304_fu_2208_p1__0),
        .O(\add_ln314_reg_3339[1]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_5 
       (.I0(trunc_ln3_reg_3085[30]),
        .I1(trunc_ln304_fu_2208_p1[30]),
        .O(\add_ln314_reg_3339[1]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_6 
       (.I0(trunc_ln3_reg_3085[29]),
        .I1(trunc_ln304_fu_2208_p1[29]),
        .O(\add_ln314_reg_3339[1]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_7 
       (.I0(trunc_ln3_reg_3085[28]),
        .I1(trunc_ln304_fu_2208_p1[28]),
        .O(\add_ln314_reg_3339[1]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_8 
       (.I0(trunc_ln3_reg_3085[27]),
        .I1(trunc_ln304_fu_2208_p1[27]),
        .O(\add_ln314_reg_3339[1]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln314_reg_3339[1]_i_9 
       (.I0(trunc_ln3_reg_3085[26]),
        .I1(trunc_ln304_fu_2208_p1[26]),
        .O(\add_ln314_reg_3339[1]_i_9_n_40 ));
  FDRE \add_ln314_reg_3339_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(select_ln311_fu_2281_p3),
        .Q(\add_ln314_reg_3339_reg[1]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[0]_i_36 
       (.CI(\add_ln314_reg_3339_reg[0]_i_37_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln314_reg_3339_reg[0]_i_36_CO_UNCONNECTED [7:6],\add_ln314_reg_3339_reg[0]_i_36_n_42 ,\add_ln314_reg_3339_reg[0]_i_36_n_43 ,\add_ln314_reg_3339_reg[0]_i_36_n_44 ,\add_ln314_reg_3339_reg[0]_i_36_n_45 ,\add_ln314_reg_3339_reg[0]_i_36_n_46 ,\add_ln314_reg_3339_reg[0]_i_36_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln314_reg_3339_reg[0]_i_36_O_UNCONNECTED [7],m_2_fu_2261_p2[31:25]}),
        .S({1'b0,\add_ln314_reg_3339[0]_i_50_n_40 ,\add_ln314_reg_3339[0]_i_51_n_40 ,\add_ln314_reg_3339[0]_i_52_n_40 ,\add_ln314_reg_3339[0]_i_53_n_40 ,\add_ln314_reg_3339[0]_i_54_n_40 ,\add_ln314_reg_3339[0]_i_55_n_40 ,\add_ln314_reg_3339[0]_i_56_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[0]_i_37 
       (.CI(\add_ln314_reg_3339_reg[0]_i_38_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[0]_i_37_n_40 ,\add_ln314_reg_3339_reg[0]_i_37_n_41 ,\add_ln314_reg_3339_reg[0]_i_37_n_42 ,\add_ln314_reg_3339_reg[0]_i_37_n_43 ,\add_ln314_reg_3339_reg[0]_i_37_n_44 ,\add_ln314_reg_3339_reg[0]_i_37_n_45 ,\add_ln314_reg_3339_reg[0]_i_37_n_46 ,\add_ln314_reg_3339_reg[0]_i_37_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_2_fu_2261_p2[24:17]),
        .S({\add_ln314_reg_3339[0]_i_57_n_40 ,\add_ln314_reg_3339[0]_i_58_n_40 ,\add_ln314_reg_3339[0]_i_59_n_40 ,\add_ln314_reg_3339[0]_i_60_n_40 ,\add_ln314_reg_3339[0]_i_61_n_40 ,\add_ln314_reg_3339[0]_i_62_n_40 ,\add_ln314_reg_3339[0]_i_63_n_40 ,\add_ln314_reg_3339[0]_i_64_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[0]_i_38 
       (.CI(\add_ln314_reg_3339_reg[0]_i_40_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[0]_i_38_n_40 ,\add_ln314_reg_3339_reg[0]_i_38_n_41 ,\add_ln314_reg_3339_reg[0]_i_38_n_42 ,\add_ln314_reg_3339_reg[0]_i_38_n_43 ,\add_ln314_reg_3339_reg[0]_i_38_n_44 ,\add_ln314_reg_3339_reg[0]_i_38_n_45 ,\add_ln314_reg_3339_reg[0]_i_38_n_46 ,\add_ln314_reg_3339_reg[0]_i_38_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_2_fu_2261_p2[16:9]),
        .S({\add_ln314_reg_3339[0]_i_65_n_40 ,\add_ln314_reg_3339[0]_i_66_n_40 ,\add_ln314_reg_3339[0]_i_67_n_40 ,\add_ln314_reg_3339[0]_i_68_n_40 ,\add_ln314_reg_3339[0]_i_69_n_40 ,\add_ln314_reg_3339[0]_i_70_n_40 ,\add_ln314_reg_3339[0]_i_71_n_40 ,\add_ln314_reg_3339[0]_i_72_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[0]_i_40 
       (.CI(\add_ln314_reg_3339[0]_i_73_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[0]_i_40_n_40 ,\add_ln314_reg_3339_reg[0]_i_40_n_41 ,\add_ln314_reg_3339_reg[0]_i_40_n_42 ,\add_ln314_reg_3339_reg[0]_i_40_n_43 ,\add_ln314_reg_3339_reg[0]_i_40_n_44 ,\add_ln314_reg_3339_reg[0]_i_40_n_45 ,\add_ln314_reg_3339_reg[0]_i_40_n_46 ,\add_ln314_reg_3339_reg[0]_i_40_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_2_fu_2261_p2[8:1]),
        .S({\add_ln314_reg_3339[0]_i_74_n_40 ,\add_ln314_reg_3339[0]_i_75_n_40 ,\add_ln314_reg_3339[0]_i_76_n_40 ,\add_ln314_reg_3339[0]_i_77_n_40 ,\add_ln314_reg_3339[0]_i_78_n_40 ,\add_ln314_reg_3339[0]_i_79_n_40 ,\add_ln314_reg_3339[0]_i_80_n_40 ,\add_ln314_reg_3339[0]_i_81_n_40 }));
  FDRE \add_ln314_reg_3339_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(add_ln314_fu_2289_p2),
        .Q(\add_ln314_reg_3339_reg[1]_0 [1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[1]_i_12 
       (.CI(\add_ln314_reg_3339_reg[1]_i_21_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[1]_i_12_n_40 ,\add_ln314_reg_3339_reg[1]_i_12_n_41 ,\add_ln314_reg_3339_reg[1]_i_12_n_42 ,\add_ln314_reg_3339_reg[1]_i_12_n_43 ,\add_ln314_reg_3339_reg[1]_i_12_n_44 ,\add_ln314_reg_3339_reg[1]_i_12_n_45 ,\add_ln314_reg_3339_reg[1]_i_12_n_46 ,\add_ln314_reg_3339_reg[1]_i_12_n_47 }),
        .DI(trunc_ln3_reg_3085[15:8]),
        .O(sub_ln304_fu_2212_p2[15:8]),
        .S({\add_ln314_reg_3339[1]_i_22_n_40 ,\add_ln314_reg_3339[1]_i_23_n_40 ,\add_ln314_reg_3339[1]_i_24_n_40 ,\add_ln314_reg_3339[1]_i_25_n_40 ,\add_ln314_reg_3339[1]_i_26_n_40 ,\add_ln314_reg_3339[1]_i_27_n_40 ,\add_ln314_reg_3339[1]_i_28_n_40 ,\add_ln314_reg_3339[1]_i_29_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[1]_i_2 
       (.CI(\add_ln314_reg_3339_reg[1]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln314_reg_3339_reg[1]_i_2_CO_UNCONNECTED [7],\add_ln314_reg_3339_reg[1]_i_2_n_41 ,\add_ln314_reg_3339_reg[1]_i_2_n_42 ,\add_ln314_reg_3339_reg[1]_i_2_n_43 ,\add_ln314_reg_3339_reg[1]_i_2_n_44 ,\add_ln314_reg_3339_reg[1]_i_2_n_45 ,\add_ln314_reg_3339_reg[1]_i_2_n_46 ,\add_ln314_reg_3339_reg[1]_i_2_n_47 }),
        .DI({1'b0,trunc_ln3_reg_3085[30:24]}),
        .O(sub_ln304_fu_2212_p2[31:24]),
        .S({\add_ln314_reg_3339[1]_i_4_n_40 ,\add_ln314_reg_3339[1]_i_5_n_40 ,\add_ln314_reg_3339[1]_i_6_n_40 ,\add_ln314_reg_3339[1]_i_7_n_40 ,\add_ln314_reg_3339[1]_i_8_n_40 ,\add_ln314_reg_3339[1]_i_9_n_40 ,\add_ln314_reg_3339[1]_i_10_n_40 ,\add_ln314_reg_3339[1]_i_11_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[1]_i_21 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[1]_i_21_n_40 ,\add_ln314_reg_3339_reg[1]_i_21_n_41 ,\add_ln314_reg_3339_reg[1]_i_21_n_42 ,\add_ln314_reg_3339_reg[1]_i_21_n_43 ,\add_ln314_reg_3339_reg[1]_i_21_n_44 ,\add_ln314_reg_3339_reg[1]_i_21_n_45 ,\add_ln314_reg_3339_reg[1]_i_21_n_46 ,\add_ln314_reg_3339_reg[1]_i_21_n_47 }),
        .DI(trunc_ln3_reg_3085[7:0]),
        .O(sub_ln304_fu_2212_p2[7:0]),
        .S({\add_ln314_reg_3339[1]_i_30_n_40 ,\add_ln314_reg_3339[1]_i_31_n_40 ,\add_ln314_reg_3339[1]_i_32_n_40 ,\add_ln314_reg_3339[1]_i_33_n_40 ,\add_ln314_reg_3339[1]_i_34_n_40 ,\add_ln314_reg_3339[1]_i_35_n_40 ,\add_ln314_reg_3339[1]_i_36_n_40 ,\add_ln314_reg_3339[1]_i_37_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln314_reg_3339_reg[1]_i_3 
       (.CI(\add_ln314_reg_3339_reg[1]_i_12_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[1]_i_3_n_40 ,\add_ln314_reg_3339_reg[1]_i_3_n_41 ,\add_ln314_reg_3339_reg[1]_i_3_n_42 ,\add_ln314_reg_3339_reg[1]_i_3_n_43 ,\add_ln314_reg_3339_reg[1]_i_3_n_44 ,\add_ln314_reg_3339_reg[1]_i_3_n_45 ,\add_ln314_reg_3339_reg[1]_i_3_n_46 ,\add_ln314_reg_3339_reg[1]_i_3_n_47 }),
        .DI(trunc_ln3_reg_3085[23:16]),
        .O(sub_ln304_fu_2212_p2[23:16]),
        .S({\add_ln314_reg_3339[1]_i_13_n_40 ,\add_ln314_reg_3339[1]_i_14_n_40 ,\add_ln314_reg_3339[1]_i_15_n_40 ,\add_ln314_reg_3339[1]_i_16_n_40 ,\add_ln314_reg_3339[1]_i_17_n_40 ,\add_ln314_reg_3339[1]_i_18_n_40 ,\add_ln314_reg_3339[1]_i_19_n_40 ,\add_ln314_reg_3339[1]_i_20_n_40 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_10 
       (.I0(trunc_ln10_reg_3346[8]),
        .I1(trunc_ln469_1_reg_3326[8]),
        .O(\add_ln317_reg_3380[15]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln317_reg_3380[15]_i_2 
       (.I0(trunc_ln469_1_reg_3326[13]),
        .O(\add_ln317_reg_3380[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[15]_i_3 
       (.I0(trunc_ln469_1_reg_3326[14]),
        .I1(trunc_ln469_1_reg_3326[15]),
        .O(\add_ln317_reg_3380[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[15]_i_4 
       (.I0(trunc_ln469_1_reg_3326[13]),
        .I1(trunc_ln469_1_reg_3326[14]),
        .O(\add_ln317_reg_3380[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_5 
       (.I0(trunc_ln469_1_reg_3326[13]),
        .I1(trunc_ln10_reg_3346[13]),
        .O(\add_ln317_reg_3380[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_6 
       (.I0(trunc_ln10_reg_3346[12]),
        .I1(trunc_ln469_1_reg_3326[12]),
        .O(\add_ln317_reg_3380[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_7 
       (.I0(trunc_ln10_reg_3346[11]),
        .I1(trunc_ln469_1_reg_3326[11]),
        .O(\add_ln317_reg_3380[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_8 
       (.I0(trunc_ln10_reg_3346[10]),
        .I1(trunc_ln469_1_reg_3326[10]),
        .O(\add_ln317_reg_3380[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[15]_i_9 
       (.I0(trunc_ln10_reg_3346[9]),
        .I1(trunc_ln469_1_reg_3326[9]),
        .O(\add_ln317_reg_3380[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_2 
       (.I0(trunc_ln469_1_reg_3326[22]),
        .I1(trunc_ln469_1_reg_3326[23]),
        .O(\add_ln317_reg_3380[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_3 
       (.I0(trunc_ln469_1_reg_3326[21]),
        .I1(trunc_ln469_1_reg_3326[22]),
        .O(\add_ln317_reg_3380[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_4 
       (.I0(trunc_ln469_1_reg_3326[20]),
        .I1(trunc_ln469_1_reg_3326[21]),
        .O(\add_ln317_reg_3380[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_5 
       (.I0(trunc_ln469_1_reg_3326[19]),
        .I1(trunc_ln469_1_reg_3326[20]),
        .O(\add_ln317_reg_3380[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_6 
       (.I0(trunc_ln469_1_reg_3326[18]),
        .I1(trunc_ln469_1_reg_3326[19]),
        .O(\add_ln317_reg_3380[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_7 
       (.I0(trunc_ln469_1_reg_3326[17]),
        .I1(trunc_ln469_1_reg_3326[18]),
        .O(\add_ln317_reg_3380[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_8 
       (.I0(trunc_ln469_1_reg_3326[16]),
        .I1(trunc_ln469_1_reg_3326[17]),
        .O(\add_ln317_reg_3380[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[23]_i_9 
       (.I0(trunc_ln469_1_reg_3326[15]),
        .I1(trunc_ln469_1_reg_3326[16]),
        .O(\add_ln317_reg_3380[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_2 
       (.I0(trunc_ln469_1_reg_3326[30]),
        .I1(trunc_ln469_1_reg_3326[31]),
        .O(\add_ln317_reg_3380[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_3 
       (.I0(trunc_ln469_1_reg_3326[29]),
        .I1(trunc_ln469_1_reg_3326[30]),
        .O(\add_ln317_reg_3380[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_4 
       (.I0(trunc_ln469_1_reg_3326[28]),
        .I1(trunc_ln469_1_reg_3326[29]),
        .O(\add_ln317_reg_3380[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_5 
       (.I0(trunc_ln469_1_reg_3326[27]),
        .I1(trunc_ln469_1_reg_3326[28]),
        .O(\add_ln317_reg_3380[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_6 
       (.I0(trunc_ln469_1_reg_3326[26]),
        .I1(trunc_ln469_1_reg_3326[27]),
        .O(\add_ln317_reg_3380[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_7 
       (.I0(trunc_ln469_1_reg_3326[25]),
        .I1(trunc_ln469_1_reg_3326[26]),
        .O(\add_ln317_reg_3380[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_8 
       (.I0(trunc_ln469_1_reg_3326[24]),
        .I1(trunc_ln469_1_reg_3326[25]),
        .O(\add_ln317_reg_3380[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln317_reg_3380[31]_i_9 
       (.I0(trunc_ln469_1_reg_3326[23]),
        .I1(trunc_ln469_1_reg_3326[24]),
        .O(\add_ln317_reg_3380[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_2 
       (.I0(trunc_ln10_reg_3346[7]),
        .I1(trunc_ln469_1_reg_3326[7]),
        .O(\add_ln317_reg_3380[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_3 
       (.I0(trunc_ln10_reg_3346[6]),
        .I1(trunc_ln469_1_reg_3326[6]),
        .O(\add_ln317_reg_3380[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_4 
       (.I0(trunc_ln10_reg_3346[5]),
        .I1(trunc_ln469_1_reg_3326[5]),
        .O(\add_ln317_reg_3380[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_5 
       (.I0(trunc_ln10_reg_3346[4]),
        .I1(trunc_ln469_1_reg_3326[4]),
        .O(\add_ln317_reg_3380[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_6 
       (.I0(trunc_ln10_reg_3346[3]),
        .I1(trunc_ln469_1_reg_3326[3]),
        .O(\add_ln317_reg_3380[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_7 
       (.I0(trunc_ln10_reg_3346[2]),
        .I1(trunc_ln469_1_reg_3326[2]),
        .O(\add_ln317_reg_3380[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_8 
       (.I0(trunc_ln10_reg_3346[1]),
        .I1(trunc_ln469_1_reg_3326[1]),
        .O(\add_ln317_reg_3380[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln317_reg_3380[7]_i_9 
       (.I0(trunc_ln10_reg_3346[0]),
        .I1(trunc_ln469_1_reg_3326[0]),
        .O(\add_ln317_reg_3380[7]_i_9_n_40 ));
  FDRE \add_ln317_reg_3380_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[0]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[10]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[11]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[12]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[13]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[14] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[14]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[15] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[15]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln317_reg_3380_reg[15]_i_1 
       (.CI(\add_ln317_reg_3380_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln317_reg_3380_reg[15]_i_1_n_40 ,\add_ln317_reg_3380_reg[15]_i_1_n_41 ,\add_ln317_reg_3380_reg[15]_i_1_n_42 ,\add_ln317_reg_3380_reg[15]_i_1_n_43 ,\add_ln317_reg_3380_reg[15]_i_1_n_44 ,\add_ln317_reg_3380_reg[15]_i_1_n_45 ,\add_ln317_reg_3380_reg[15]_i_1_n_46 ,\add_ln317_reg_3380_reg[15]_i_1_n_47 }),
        .DI({trunc_ln469_1_reg_3326[14:13],\add_ln317_reg_3380[15]_i_2_n_40 ,trunc_ln10_reg_3346[12:8]}),
        .O(add_ln317_fu_2504_p2[15:8]),
        .S({\add_ln317_reg_3380[15]_i_3_n_40 ,\add_ln317_reg_3380[15]_i_4_n_40 ,\add_ln317_reg_3380[15]_i_5_n_40 ,\add_ln317_reg_3380[15]_i_6_n_40 ,\add_ln317_reg_3380[15]_i_7_n_40 ,\add_ln317_reg_3380[15]_i_8_n_40 ,\add_ln317_reg_3380[15]_i_9_n_40 ,\add_ln317_reg_3380[15]_i_10_n_40 }));
  FDRE \add_ln317_reg_3380_reg[16] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[16]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[17] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[17]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[18] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[18]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[19] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[19]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[1]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[20] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[20]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[21] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[21]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[22] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[22]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[23] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[23]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln317_reg_3380_reg[23]_i_1 
       (.CI(\add_ln317_reg_3380_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln317_reg_3380_reg[23]_i_1_n_40 ,\add_ln317_reg_3380_reg[23]_i_1_n_41 ,\add_ln317_reg_3380_reg[23]_i_1_n_42 ,\add_ln317_reg_3380_reg[23]_i_1_n_43 ,\add_ln317_reg_3380_reg[23]_i_1_n_44 ,\add_ln317_reg_3380_reg[23]_i_1_n_45 ,\add_ln317_reg_3380_reg[23]_i_1_n_46 ,\add_ln317_reg_3380_reg[23]_i_1_n_47 }),
        .DI(trunc_ln469_1_reg_3326[22:15]),
        .O(add_ln317_fu_2504_p2[23:16]),
        .S({\add_ln317_reg_3380[23]_i_2_n_40 ,\add_ln317_reg_3380[23]_i_3_n_40 ,\add_ln317_reg_3380[23]_i_4_n_40 ,\add_ln317_reg_3380[23]_i_5_n_40 ,\add_ln317_reg_3380[23]_i_6_n_40 ,\add_ln317_reg_3380[23]_i_7_n_40 ,\add_ln317_reg_3380[23]_i_8_n_40 ,\add_ln317_reg_3380[23]_i_9_n_40 }));
  FDRE \add_ln317_reg_3380_reg[24] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[24]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[25] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[25]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[26] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[26]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[27] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[27]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[28] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[28]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[29] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[29]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[2]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[30] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[30]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[31] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[31]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln317_reg_3380_reg[31]_i_1 
       (.CI(\add_ln317_reg_3380_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln317_reg_3380_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln317_reg_3380_reg[31]_i_1_n_41 ,\add_ln317_reg_3380_reg[31]_i_1_n_42 ,\add_ln317_reg_3380_reg[31]_i_1_n_43 ,\add_ln317_reg_3380_reg[31]_i_1_n_44 ,\add_ln317_reg_3380_reg[31]_i_1_n_45 ,\add_ln317_reg_3380_reg[31]_i_1_n_46 ,\add_ln317_reg_3380_reg[31]_i_1_n_47 }),
        .DI({1'b0,trunc_ln469_1_reg_3326[29:23]}),
        .O(add_ln317_fu_2504_p2[31:24]),
        .S({\add_ln317_reg_3380[31]_i_2_n_40 ,\add_ln317_reg_3380[31]_i_3_n_40 ,\add_ln317_reg_3380[31]_i_4_n_40 ,\add_ln317_reg_3380[31]_i_5_n_40 ,\add_ln317_reg_3380[31]_i_6_n_40 ,\add_ln317_reg_3380[31]_i_7_n_40 ,\add_ln317_reg_3380[31]_i_8_n_40 ,\add_ln317_reg_3380[31]_i_9_n_40 }));
  FDRE \add_ln317_reg_3380_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[3]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[4]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[5]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[6]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[7]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln317_reg_3380_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln317_reg_3380_reg[7]_i_1_n_40 ,\add_ln317_reg_3380_reg[7]_i_1_n_41 ,\add_ln317_reg_3380_reg[7]_i_1_n_42 ,\add_ln317_reg_3380_reg[7]_i_1_n_43 ,\add_ln317_reg_3380_reg[7]_i_1_n_44 ,\add_ln317_reg_3380_reg[7]_i_1_n_45 ,\add_ln317_reg_3380_reg[7]_i_1_n_46 ,\add_ln317_reg_3380_reg[7]_i_1_n_47 }),
        .DI(trunc_ln10_reg_3346[7:0]),
        .O(add_ln317_fu_2504_p2[7:0]),
        .S({\add_ln317_reg_3380[7]_i_2_n_40 ,\add_ln317_reg_3380[7]_i_3_n_40 ,\add_ln317_reg_3380[7]_i_4_n_40 ,\add_ln317_reg_3380[7]_i_5_n_40 ,\add_ln317_reg_3380[7]_i_6_n_40 ,\add_ln317_reg_3380[7]_i_7_n_40 ,\add_ln317_reg_3380[7]_i_8_n_40 ,\add_ln317_reg_3380[7]_i_9_n_40 }));
  FDRE \add_ln317_reg_3380_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[8]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln317_reg_3380_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(add_ln317_fu_2504_p2[9]),
        .Q(\add_ln317_reg_3380_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln493_reg_3146[0]_i_1 
       (.I0(mil_fu_366[0]),
        .O(add_ln493_fu_1384_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln493_reg_3146[1]_i_1 
       (.I0(mil_fu_366[0]),
        .I1(mil_fu_366[1]),
        .O(add_ln493_fu_1384_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln493_reg_3146[2]_i_1 
       (.I0(mil_fu_366[2]),
        .I1(mil_fu_366[1]),
        .I2(mil_fu_366[0]),
        .O(add_ln493_fu_1384_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln493_reg_3146[3]_i_1 
       (.I0(mil_fu_366[3]),
        .I1(mil_fu_366[0]),
        .I2(mil_fu_366[1]),
        .I3(mil_fu_366[2]),
        .O(add_ln493_fu_1384_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln493_reg_3146[4]_i_1 
       (.I0(mil_fu_366[4]),
        .I1(mil_fu_366[2]),
        .I2(mil_fu_366[1]),
        .I3(mil_fu_366[0]),
        .I4(mil_fu_366[3]),
        .O(add_ln493_fu_1384_p2[4]));
  FDRE \add_ln493_reg_3146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln493_fu_1384_p2[0]),
        .Q(add_ln493_reg_3146[0]),
        .R(1'b0));
  FDRE \add_ln493_reg_3146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln493_fu_1384_p2[1]),
        .Q(add_ln493_reg_3146[1]),
        .R(1'b0));
  FDRE \add_ln493_reg_3146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln493_fu_1384_p2[2]),
        .Q(add_ln493_reg_3146[2]),
        .R(1'b0));
  FDRE \add_ln493_reg_3146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln493_fu_1384_p2[3]),
        .Q(add_ln493_reg_3146[3]),
        .R(1'b0));
  FDRE \add_ln493_reg_3146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(add_ln493_fu_1384_p2[4]),
        .Q(add_ln493_reg_3146[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \ah1[0]_i_1 
       (.I0(\ah1_reg[15]_i_4_n_47 ),
        .I1(\ah1[0]_i_2_n_40 ),
        .I2(\ah1_reg[15]_i_5_n_47 ),
        .I3(apl1_4_reg_3422[0]),
        .O(\apl1_4_reg_3422_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[0]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[0]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[0]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ah1[10]_i_1 
       (.I0(\ah1[10]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[10]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[10]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[10]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \ah1[10]_i_3 
       (.I0(\ah1[15]_i_8_n_40 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[10]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[10]),
        .O(\ah1[10]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0012FFFF00120000)) 
    \ah1[11]_i_1 
       (.I0(apl2_3_reg_3416[11]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[10]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(\ah1_reg[15]_i_4_n_47 ),
        .I5(\ah1[11]_i_4_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \ah1[11]_i_11 
       (.I0(apl2_3_reg_3416[16]),
        .O(\ah1[11]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    \ah1[11]_i_12 
       (.I0(\ah1[11]_i_28_n_40 ),
        .I1(apl2_3_reg_3416[8]),
        .I2(apl2_3_reg_3416[9]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[10]),
        .I5(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[11]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_13 
       (.I0(apl2_3_reg_3416[15]),
        .I1(apl2_3_reg_3416[14]),
        .O(\ah1[11]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_14 
       (.I0(apl2_3_reg_3416[11]),
        .I1(apl2_3_reg_3416[10]),
        .O(\ah1[11]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_15 
       (.I0(apl2_3_reg_3416[9]),
        .I1(apl2_3_reg_3416[8]),
        .O(\ah1[11]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_16 
       (.I0(apl2_3_reg_3416[7]),
        .I1(apl2_3_reg_3416[6]),
        .O(\ah1[11]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_17 
       (.I0(apl2_3_reg_3416[5]),
        .I1(apl2_3_reg_3416[4]),
        .O(\ah1[11]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_18 
       (.I0(apl2_3_reg_3416[3]),
        .I1(apl2_3_reg_3416[2]),
        .O(\ah1[11]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ah1[11]_i_19 
       (.I0(apl2_3_reg_3416[1]),
        .I1(apl2_3_reg_3416[0]),
        .O(\ah1[11]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_20 
       (.I0(apl2_3_reg_3416[14]),
        .I1(apl2_3_reg_3416[15]),
        .O(\ah1[11]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ah1[11]_i_21 
       (.I0(apl2_3_reg_3416[13]),
        .I1(apl2_3_reg_3416[12]),
        .O(\ah1[11]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_22 
       (.I0(apl2_3_reg_3416[10]),
        .I1(apl2_3_reg_3416[11]),
        .O(\ah1[11]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_23 
       (.I0(apl2_3_reg_3416[8]),
        .I1(apl2_3_reg_3416[9]),
        .O(\ah1[11]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_24 
       (.I0(apl2_3_reg_3416[6]),
        .I1(apl2_3_reg_3416[7]),
        .O(\ah1[11]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_25 
       (.I0(apl2_3_reg_3416[4]),
        .I1(apl2_3_reg_3416[5]),
        .O(\ah1[11]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_26 
       (.I0(apl2_3_reg_3416[2]),
        .I1(apl2_3_reg_3416[3]),
        .O(\ah1[11]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[11]_i_27 
       (.I0(apl2_3_reg_3416[0]),
        .I1(apl2_3_reg_3416[1]),
        .O(\ah1[11]_i_27_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ah1[11]_i_28 
       (.I0(\ah1[7]_i_2_n_40 ),
        .I1(\ah1[6]_i_2_n_40 ),
        .I2(\ah1[5]_i_3_n_40 ),
        .I3(\ah1[4]_i_2_n_40 ),
        .I4(\ah1[5]_i_4_n_40 ),
        .O(\ah1[11]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \ah1[11]_i_4 
       (.I0(\ah1[11]_i_12_n_40 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[11]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[11]),
        .O(\ah1[11]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \ah1[11]_i_5 
       (.I0(apl2_3_reg_3416[14]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[15]),
        .O(\ah1[11]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ah1[11]_i_6 
       (.I0(\ah1_reg[11]_i_3_n_47 ),
        .I1(apl2_3_reg_3416[12]),
        .I2(apl2_3_reg_3416[13]),
        .O(\ah1[11]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ah1[11]_i_7 
       (.I0(apl2_3_reg_3416[16]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[11]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ah1[11]_i_8 
       (.I0(apl2_3_reg_3416[15]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[14]),
        .O(\ah1[11]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ah1[11]_i_9 
       (.I0(apl2_3_reg_3416[12]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[13]),
        .O(\ah1[11]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[12]_i_1 
       (.I0(\ah1[12]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[12]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFFF6FA)) 
    \ah1[12]_i_2 
       (.I0(apl2_3_reg_3416[12]),
        .I1(apl2_3_reg_3416[11]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .I3(apl2_3_reg_3416[10]),
        .I4(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[12]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[12]_i_3 
       (.I0(\ah1[12]_i_4_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[12]),
        .O(\ah1[12]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hA80057FFA800A800)) 
    \ah1[12]_i_4 
       (.I0(apl2_3_reg_3416[11]),
        .I1(\ah1[13]_i_4_n_40 ),
        .I2(\ah1[9]_i_2_n_40 ),
        .I3(\ah1[10]_i_2_n_40 ),
        .I4(\ah1_reg[11]_i_2_n_45 ),
        .I5(\ah1[15]_i_7_n_40 ),
        .O(\ah1[12]_i_4_n_40 ));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    \ah1[13]_i_1 
       (.I0(\ah1[13]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[13]),
        .I3(\ah1[13]_i_3_n_40 ),
        .I4(\ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h5555555599955555)) 
    \ah1[13]_i_2 
       (.I0(\ah1[15]_i_9_n_40 ),
        .I1(\ah1[10]_i_2_n_40 ),
        .I2(\ah1[9]_i_2_n_40 ),
        .I3(\ah1[13]_i_4_n_40 ),
        .I4(apl2_3_reg_3416[11]),
        .I5(\ah1[15]_i_7_n_40 ),
        .O(\ah1[13]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h5595)) 
    \ah1[13]_i_3 
       (.I0(\ah1[15]_i_9_n_40 ),
        .I1(\ah1[10]_i_2_n_40 ),
        .I2(apl2_3_reg_3416[11]),
        .I3(\ah1[15]_i_7_n_40 ),
        .O(\ah1[13]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ah1[13]_i_4 
       (.I0(\ah1[5]_i_4_n_40 ),
        .I1(\ah1[4]_i_2_n_40 ),
        .I2(\ah1[5]_i_3_n_40 ),
        .I3(\ah1[6]_i_2_n_40 ),
        .I4(\ah1[7]_i_2_n_40 ),
        .I5(\ah1[8]_i_2_n_40 ),
        .O(\ah1[13]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[14]_i_1 
       (.I0(\ah1[14]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[14]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \ah1[14]_i_2 
       (.I0(\ah1[15]_i_6_n_40 ),
        .I1(\ah1[15]_i_7_n_40 ),
        .I2(apl2_3_reg_3416[11]),
        .I3(\ah1[10]_i_2_n_40 ),
        .I4(\ah1[15]_i_9_n_40 ),
        .O(\ah1[14]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h87FF8700)) 
    \ah1[14]_i_3 
       (.I0(\ah1[15]_i_9_n_40 ),
        .I1(\ah1[14]_i_4_n_40 ),
        .I2(\ah1[15]_i_6_n_40 ),
        .I3(\ah1_reg[15]_i_5_n_47 ),
        .I4(apl1_4_reg_3422[14]),
        .O(\ah1[14]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \ah1[14]_i_4 
       (.I0(\ah1_reg[11]_i_3_n_47 ),
        .I1(apl2_3_reg_3416[12]),
        .I2(apl2_3_reg_3416[11]),
        .I3(\ah1[13]_i_4_n_40 ),
        .I4(\ah1[9]_i_2_n_40 ),
        .I5(\ah1[10]_i_2_n_40 ),
        .O(\ah1[14]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ah1[15]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [8]),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[31]_2 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \ah1[15]_i_11 
       (.I0(\ah1[15]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[16]),
        .I2(apl1_4_reg_3422[17]),
        .I3(\ah1_reg[15]_i_5_n_47 ),
        .O(\ah1[15]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h08F1)) 
    \ah1[15]_i_12 
       (.I0(apl1_4_reg_3422[17]),
        .I1(apl1_4_reg_3422[16]),
        .I2(\ah1_reg[15]_i_5_n_47 ),
        .I3(\ah1[15]_i_3_n_40 ),
        .O(\ah1[15]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ah1[15]_i_14 
       (.I0(apl1_4_reg_3422[16]),
        .I1(apl1_4_reg_3422[17]),
        .O(\ah1[15]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[15]_i_15 
       (.I0(apl1_4_reg_3422[16]),
        .I1(apl1_4_reg_3422[17]),
        .O(\ah1[15]_i_15_n_40 ));
  LUT5 #(
    .INIT(32'hF5F7C4CC)) 
    \ah1[15]_i_16 
       (.I0(apl1_4_reg_3422[15]),
        .I1(\ah1[15]_i_48_n_40 ),
        .I2(\ah1_reg[15]_i_5_n_47 ),
        .I3(apl1_4_reg_3422[14]),
        .I4(\ah1[15]_i_49_n_40 ),
        .O(\ah1[15]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h0047004747FF0047)) 
    \ah1[15]_i_17 
       (.I0(\ah1[13]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[13]),
        .I3(\ah1[13]_i_3_n_40 ),
        .I4(\ah1[12]_i_2_n_40 ),
        .I5(\ah1[12]_i_3_n_40 ),
        .O(\ah1[15]_i_17_n_40 ));
  LUT6 #(
    .INIT(64'h00087707000B7737)) 
    \ah1[15]_i_18 
       (.I0(\ah1[15]_i_8_n_40 ),
        .I1(\ah1[10]_i_2_n_40 ),
        .I2(apl1_4_reg_3422[11]),
        .I3(\ah1_reg[15]_i_5_n_47 ),
        .I4(\ah1[15]_i_50_n_40 ),
        .I5(apl1_4_reg_3422[10]),
        .O(\ah1[15]_i_18_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \ah1[15]_i_19 
       (.I0(\ah1_reg[11]_i_3_n_47 ),
        .I1(apl2_3_reg_3416[9]),
        .I2(\ah1_reg[11]_i_2_n_45 ),
        .I3(\ah1[9]_i_3_n_40 ),
        .I4(apl2_3_reg_3416[8]),
        .I5(\ah1[8]_i_3_n_40 ),
        .O(\ah1[15]_i_19_n_40 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ah1[15]_i_2 
       (.I0(\ah1[15]_i_3_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(apl1_4_reg_3422[15]),
        .I3(\ah1_reg[15]_i_5_n_47 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \ah1[15]_i_20 
       (.I0(\ah1_reg[11]_i_3_n_47 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1_reg[11]_i_2_n_45 ),
        .I3(\ah1[7]_i_3_n_40 ),
        .I4(apl2_3_reg_3416[6]),
        .I5(\ah1[6]_i_3_n_40 ),
        .O(\ah1[15]_i_20_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \ah1[15]_i_21 
       (.I0(apl1_4_reg_3422[5]),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(\ah1[5]_i_4_n_40 ),
        .I3(\ah1[4]_i_2_n_40 ),
        .I4(\ah1[5]_i_3_n_40 ),
        .I5(apl1_4_reg_3422[4]),
        .O(\ah1[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \ah1[15]_i_22 
       (.I0(apl1_4_reg_3422[3]),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(\ah1[15]_i_51_n_40 ),
        .I3(\ah1[2]_i_3_n_40 ),
        .I4(\ah1[3]_i_3_n_40 ),
        .I5(apl1_4_reg_3422[2]),
        .O(\ah1[15]_i_22_n_40 ));
  LUT5 #(
    .INIT(32'hD0F30010)) 
    \ah1[15]_i_23 
       (.I0(apl1_4_reg_3422[0]),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(\ah1[0]_i_2_n_40 ),
        .I3(apl1_4_reg_3422[1]),
        .I4(\ah1[1]_i_2_n_40 ),
        .O(\ah1[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'h02083831)) 
    \ah1[15]_i_24 
       (.I0(apl1_4_reg_3422[15]),
        .I1(\ah1[15]_i_48_n_40 ),
        .I2(\ah1_reg[15]_i_5_n_47 ),
        .I3(apl1_4_reg_3422[14]),
        .I4(\ah1[15]_i_49_n_40 ),
        .O(\ah1[15]_i_24_n_40 ));
  LUT6 #(
    .INIT(64'h56A60000000056A6)) 
    \ah1[15]_i_25 
       (.I0(\ah1[13]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[13]),
        .I2(\ah1_reg[15]_i_5_n_47 ),
        .I3(\ah1[13]_i_2_n_40 ),
        .I4(\ah1[12]_i_3_n_40 ),
        .I5(\ah1[12]_i_2_n_40 ),
        .O(\ah1[15]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'hF0000066F0009600)) 
    \ah1[15]_i_26 
       (.I0(\ah1[15]_i_50_n_40 ),
        .I1(apl1_4_reg_3422[11]),
        .I2(\ah1[15]_i_8_n_40 ),
        .I3(\ah1[10]_i_2_n_40 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[10]),
        .O(\ah1[15]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \ah1[15]_i_27 
       (.I0(\ah1[9]_i_3_n_40 ),
        .I1(apl2_3_reg_3416[9]),
        .I2(\ah1[8]_i_3_n_40 ),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(apl2_3_reg_3416[8]),
        .I5(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[15]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \ah1[15]_i_28 
       (.I0(\ah1[7]_i_3_n_40 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1[6]_i_3_n_40 ),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(apl2_3_reg_3416[6]),
        .I5(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[15]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \ah1[15]_i_29 
       (.I0(\ah1[5]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[5]),
        .I2(\ah1[5]_i_4_n_40 ),
        .I3(\ah1[4]_i_2_n_40 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[4]),
        .O(\ah1[15]_i_29_n_40 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \ah1[15]_i_3 
       (.I0(\ah1[15]_i_6_n_40 ),
        .I1(\ah1[15]_i_7_n_40 ),
        .I2(apl2_3_reg_3416[11]),
        .I3(\ah1[15]_i_8_n_40 ),
        .I4(\ah1[10]_i_2_n_40 ),
        .I5(\ah1[15]_i_9_n_40 ),
        .O(\ah1[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \ah1[15]_i_30 
       (.I0(\ah1[3]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[3]),
        .I2(\ah1[15]_i_51_n_40 ),
        .I3(\ah1[2]_i_3_n_40 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[2]),
        .O(\ah1[15]_i_30_n_40 ));
  LUT5 #(
    .INIT(32'h00FF9009)) 
    \ah1[15]_i_31 
       (.I0(\ah1[1]_i_2_n_40 ),
        .I1(apl1_4_reg_3422[1]),
        .I2(apl1_4_reg_3422[0]),
        .I3(\ah1[0]_i_2_n_40 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .O(\ah1[15]_i_31_n_40 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ah1[15]_i_32 
       (.I0(apl1_4_reg_3422[15]),
        .I1(\ah1[15]_i_48_n_40 ),
        .I2(apl1_4_reg_3422[14]),
        .O(\ah1[15]_i_32_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ah1[15]_i_33 
       (.I0(apl1_4_reg_3422[13]),
        .I1(\ah1[13]_i_2_n_40 ),
        .I2(apl1_4_reg_3422[12]),
        .I3(\ah1[12]_i_4_n_40 ),
        .O(\ah1[15]_i_33_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ah1[15]_i_34 
       (.I0(apl1_4_reg_3422[11]),
        .I1(\ah1[15]_i_50_n_40 ),
        .I2(apl1_4_reg_3422[10]),
        .I3(\ah1[15]_i_52_n_40 ),
        .O(\ah1[15]_i_34_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ah1[15]_i_35 
       (.I0(apl1_4_reg_3422[9]),
        .I1(\ah1[9]_i_4_n_40 ),
        .I2(apl1_4_reg_3422[8]),
        .I3(\ah1[8]_i_4_n_40 ),
        .O(\ah1[15]_i_35_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \ah1[15]_i_36 
       (.I0(apl1_4_reg_3422[7]),
        .I1(\ah1[15]_i_53_n_40 ),
        .I2(\ah1[6]_i_2_n_40 ),
        .I3(\ah1[7]_i_2_n_40 ),
        .I4(apl1_4_reg_3422[6]),
        .O(\ah1[15]_i_36_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \ah1[15]_i_37 
       (.I0(apl1_4_reg_3422[5]),
        .I1(\ah1[5]_i_4_n_40 ),
        .I2(\ah1[4]_i_2_n_40 ),
        .I3(\ah1[5]_i_3_n_40 ),
        .I4(apl1_4_reg_3422[4]),
        .O(\ah1[15]_i_37_n_40 ));
  LUT6 #(
    .INIT(64'hFEAAA803AAA80002)) 
    \ah1[15]_i_38 
       (.I0(apl1_4_reg_3422[3]),
        .I1(\ah1[0]_i_2_n_40 ),
        .I2(\ah1[1]_i_2_n_40 ),
        .I3(\ah1[2]_i_3_n_40 ),
        .I4(\ah1[3]_i_3_n_40 ),
        .I5(apl1_4_reg_3422[2]),
        .O(\ah1[15]_i_38_n_40 ));
  LUT6 #(
    .INIT(64'hFFEEFFCFAAA8AA8A)) 
    \ah1[15]_i_39 
       (.I0(apl1_4_reg_3422[1]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[0]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[1]),
        .I5(apl1_4_reg_3422[0]),
        .O(\ah1[15]_i_39_n_40 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ah1[15]_i_40 
       (.I0(apl1_4_reg_3422[15]),
        .I1(\ah1[15]_i_48_n_40 ),
        .I2(apl1_4_reg_3422[14]),
        .O(\ah1[15]_i_40_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ah1[15]_i_41 
       (.I0(\ah1[13]_i_2_n_40 ),
        .I1(apl1_4_reg_3422[13]),
        .I2(\ah1[12]_i_4_n_40 ),
        .I3(apl1_4_reg_3422[12]),
        .O(\ah1[15]_i_41_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ah1[15]_i_42 
       (.I0(\ah1[15]_i_50_n_40 ),
        .I1(apl1_4_reg_3422[11]),
        .I2(\ah1[15]_i_52_n_40 ),
        .I3(apl1_4_reg_3422[10]),
        .O(\ah1[15]_i_42_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ah1[15]_i_43 
       (.I0(\ah1[9]_i_4_n_40 ),
        .I1(apl1_4_reg_3422[9]),
        .I2(\ah1[8]_i_4_n_40 ),
        .I3(apl1_4_reg_3422[8]),
        .O(\ah1[15]_i_43_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \ah1[15]_i_44 
       (.I0(\ah1[7]_i_2_n_40 ),
        .I1(apl1_4_reg_3422[7]),
        .I2(\ah1[15]_i_53_n_40 ),
        .I3(\ah1[6]_i_2_n_40 ),
        .I4(apl1_4_reg_3422[6]),
        .O(\ah1[15]_i_44_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \ah1[15]_i_45 
       (.I0(\ah1[5]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[5]),
        .I2(\ah1[5]_i_4_n_40 ),
        .I3(\ah1[4]_i_2_n_40 ),
        .I4(apl1_4_reg_3422[4]),
        .O(\ah1[15]_i_45_n_40 ));
  LUT6 #(
    .INIT(64'h0006666066600009)) 
    \ah1[15]_i_46 
       (.I0(\ah1[3]_i_3_n_40 ),
        .I1(apl1_4_reg_3422[3]),
        .I2(\ah1[0]_i_2_n_40 ),
        .I3(\ah1[1]_i_2_n_40 ),
        .I4(\ah1[2]_i_3_n_40 ),
        .I5(apl1_4_reg_3422[2]),
        .O(\ah1[15]_i_46_n_40 ));
  LUT6 #(
    .INIT(64'h0000060033333039)) 
    \ah1[15]_i_47 
       (.I0(apl2_3_reg_3416[1]),
        .I1(apl1_4_reg_3422[1]),
        .I2(\ah1_reg[11]_i_2_n_45 ),
        .I3(apl2_3_reg_3416[0]),
        .I4(\ah1_reg[11]_i_3_n_47 ),
        .I5(apl1_4_reg_3422[0]),
        .O(\ah1[15]_i_47_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F0FF708)) 
    \ah1[15]_i_48 
       (.I0(apl2_3_reg_3416[13]),
        .I1(apl2_3_reg_3416[12]),
        .I2(\ah1[15]_i_54_n_40 ),
        .I3(apl2_3_reg_3416[14]),
        .I4(\ah1_reg[11]_i_3_n_47 ),
        .I5(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[15]_i_48_n_40 ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFFFFFF)) 
    \ah1[15]_i_49 
       (.I0(\ah1[15]_i_9_n_40 ),
        .I1(\ah1[10]_i_2_n_40 ),
        .I2(\ah1[15]_i_8_n_40 ),
        .I3(apl2_3_reg_3416[11]),
        .I4(apl2_3_reg_3416[12]),
        .I5(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[15]_i_49_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFFF2FD)) 
    \ah1[15]_i_50 
       (.I0(apl2_3_reg_3416[10]),
        .I1(\ah1[15]_i_8_n_40 ),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .I3(apl2_3_reg_3416[11]),
        .I4(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[15]_i_50_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0032)) 
    \ah1[15]_i_51 
       (.I0(apl2_3_reg_3416[1]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[0]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[15]_i_51_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \ah1[15]_i_52 
       (.I0(\ah1[15]_i_8_n_40 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[10]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[15]_i_52_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFFFF0032)) 
    \ah1[15]_i_53 
       (.I0(apl2_3_reg_3416[5]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[4]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(\ah1[5]_i_4_n_40 ),
        .O(\ah1[15]_i_53_n_40 ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFFFF)) 
    \ah1[15]_i_54 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[10]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .I3(apl2_3_reg_3416[9]),
        .I4(\ah1[13]_i_4_n_40 ),
        .I5(apl2_3_reg_3416[11]),
        .O(\ah1[15]_i_54_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ah1[15]_i_6 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[14]),
        .O(\ah1[15]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ah1[15]_i_7 
       (.I0(apl2_3_reg_3416[12]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[15]_i_7_n_40 ));
  LUT6 #(
    .INIT(64'h00000000FFCCFFCD)) 
    \ah1[15]_i_8 
       (.I0(apl2_3_reg_3416[9]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[8]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[7]),
        .I5(\ah1[7]_i_4_n_40 ),
        .O(\ah1[15]_i_8_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ah1[15]_i_9 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[13]),
        .O(\ah1[15]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[1]_i_1 
       (.I0(\ah1[1]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[1]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[1]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[1]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[1]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0012FFFF00120000)) 
    \ah1[1]_i_3 
       (.I0(apl2_3_reg_3416[1]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[0]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[1]),
        .O(\ah1[1]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \ah1[2]_i_1 
       (.I0(\ah1[2]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[2]),
        .I3(\ah1[2]_i_3_n_40 ),
        .I4(\ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h0000010E)) 
    \ah1[2]_i_2 
       (.I0(apl2_3_reg_3416[0]),
        .I1(apl2_3_reg_3416[1]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .I3(apl2_3_reg_3416[2]),
        .I4(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[2]_i_3 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[2]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[2]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \ah1[3]_i_1 
       (.I0(\ah1[3]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[3]),
        .I3(\ah1[3]_i_3_n_40 ),
        .I4(\ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0011001100110012)) 
    \ah1[3]_i_2 
       (.I0(apl2_3_reg_3416[3]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[2]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[1]),
        .I5(apl2_3_reg_3416[0]),
        .O(\ah1[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[3]_i_3 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[3]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[3]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[4]_i_1 
       (.I0(\ah1[4]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[4]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[4]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[4]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \ah1[4]_i_3 
       (.I0(\ah1[5]_i_4_n_40 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[4]),
        .I3(\ah1_reg[11]_i_2_n_45 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[4]),
        .O(\ah1[4]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \ah1[5]_i_1 
       (.I0(\ah1[5]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[5]),
        .I3(\ah1[5]_i_3_n_40 ),
        .I4(\ah1_reg[15]_i_4_n_47 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hFFDD0012)) 
    \ah1[5]_i_2 
       (.I0(apl2_3_reg_3416[5]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[4]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(\ah1[5]_i_4_n_40 ),
        .O(\ah1[5]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[5]_i_3 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[5]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[5]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0033003300330032)) 
    \ah1[5]_i_4 
       (.I0(apl2_3_reg_3416[3]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[2]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[1]),
        .I5(apl2_3_reg_3416[0]),
        .O(\ah1[5]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[6]_i_1 
       (.I0(\ah1[6]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[6]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[6]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[6]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[6]_i_3 
       (.I0(\ah1[6]_i_4_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[6]),
        .O(\ah1[6]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA01AAFE)) 
    \ah1[6]_i_4 
       (.I0(\ah1[5]_i_4_n_40 ),
        .I1(apl2_3_reg_3416[4]),
        .I2(apl2_3_reg_3416[5]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[6]),
        .I5(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[6]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[7]_i_1 
       (.I0(\ah1[7]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[7]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[7]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[7]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFB04FFFFFB040000)) 
    \ah1[7]_i_3 
       (.I0(\ah1_reg[11]_i_3_n_47 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1_reg[11]_i_2_n_45 ),
        .I3(\ah1[7]_i_4_n_40 ),
        .I4(\ah1_reg[15]_i_5_n_47 ),
        .I5(apl1_4_reg_3422[7]),
        .O(\ah1[7]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAAFE)) 
    \ah1[7]_i_4 
       (.I0(\ah1[5]_i_4_n_40 ),
        .I1(apl2_3_reg_3416[4]),
        .I2(apl2_3_reg_3416[5]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[6]),
        .I5(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[7]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[8]_i_1 
       (.I0(\ah1[8]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[8]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[8]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[8]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[8]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[8]_i_3 
       (.I0(\ah1[8]_i_4_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[8]),
        .O(\ah1[8]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hAAAAA1AE)) 
    \ah1[8]_i_4 
       (.I0(\ah1[7]_i_4_n_40 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .I3(apl2_3_reg_3416[8]),
        .I4(\ah1_reg[11]_i_2_n_45 ),
        .O(\ah1[8]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[9]_i_1 
       (.I0(\ah1[9]_i_2_n_40 ),
        .I1(\ah1_reg[15]_i_4_n_47 ),
        .I2(\ah1[9]_i_3_n_40 ),
        .O(\apl1_4_reg_3422_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah1[9]_i_2 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[9]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\ah1[9]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ah1[9]_i_3 
       (.I0(\ah1[9]_i_4_n_40 ),
        .I1(\ah1_reg[15]_i_5_n_47 ),
        .I2(apl1_4_reg_3422[9]),
        .O(\ah1[9]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFDDFFDD00110012)) 
    \ah1[9]_i_4 
       (.I0(apl2_3_reg_3416[9]),
        .I1(\ah1_reg[11]_i_2_n_45 ),
        .I2(apl2_3_reg_3416[8]),
        .I3(\ah1_reg[11]_i_3_n_47 ),
        .I4(apl2_3_reg_3416[7]),
        .I5(\ah1[7]_i_4_n_40 ),
        .O(\ah1[9]_i_4_n_40 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[11]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ah1_reg[11]_i_10_n_40 ,\ah1_reg[11]_i_10_n_41 ,\ah1_reg[11]_i_10_n_42 ,\ah1_reg[11]_i_10_n_43 ,\ah1_reg[11]_i_10_n_44 ,\ah1_reg[11]_i_10_n_45 ,\ah1_reg[11]_i_10_n_46 ,\ah1_reg[11]_i_10_n_47 }),
        .DI({\ah1[11]_i_13_n_40 ,1'b0,\ah1[11]_i_14_n_40 ,\ah1[11]_i_15_n_40 ,\ah1[11]_i_16_n_40 ,\ah1[11]_i_17_n_40 ,\ah1[11]_i_18_n_40 ,\ah1[11]_i_19_n_40 }),
        .O(\NLW_ah1_reg[11]_i_10_O_UNCONNECTED [7:0]),
        .S({\ah1[11]_i_20_n_40 ,\ah1[11]_i_21_n_40 ,\ah1[11]_i_22_n_40 ,\ah1[11]_i_23_n_40 ,\ah1[11]_i_24_n_40 ,\ah1[11]_i_25_n_40 ,\ah1[11]_i_26_n_40 ,\ah1[11]_i_27_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[11]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ah1_reg[11]_i_2_CO_UNCONNECTED [7:3],\ah1_reg[11]_i_2_n_45 ,\ah1_reg[11]_i_2_n_46 ,\ah1_reg[11]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[11]_i_5_n_40 ,\ah1[11]_i_6_n_40 }),
        .O(\NLW_ah1_reg[11]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[11]_i_7_n_40 ,\ah1[11]_i_8_n_40 ,\ah1[11]_i_9_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[11]_i_3 
       (.CI(\ah1_reg[11]_i_10_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ah1_reg[11]_i_3_CO_UNCONNECTED [7:1],\ah1_reg[11]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ah1_reg[11]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[11]_i_11_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[15]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ah1_reg[15]_i_10_n_40 ,\ah1_reg[15]_i_10_n_41 ,\ah1_reg[15]_i_10_n_42 ,\ah1_reg[15]_i_10_n_43 ,\ah1_reg[15]_i_10_n_44 ,\ah1_reg[15]_i_10_n_45 ,\ah1_reg[15]_i_10_n_46 ,\ah1_reg[15]_i_10_n_47 }),
        .DI({\ah1[15]_i_16_n_40 ,\ah1[15]_i_17_n_40 ,\ah1[15]_i_18_n_40 ,\ah1[15]_i_19_n_40 ,\ah1[15]_i_20_n_40 ,\ah1[15]_i_21_n_40 ,\ah1[15]_i_22_n_40 ,\ah1[15]_i_23_n_40 }),
        .O(\NLW_ah1_reg[15]_i_10_O_UNCONNECTED [7:0]),
        .S({\ah1[15]_i_24_n_40 ,\ah1[15]_i_25_n_40 ,\ah1[15]_i_26_n_40 ,\ah1[15]_i_27_n_40 ,\ah1[15]_i_28_n_40 ,\ah1[15]_i_29_n_40 ,\ah1[15]_i_30_n_40 ,\ah1[15]_i_31_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[15]_i_13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ah1_reg[15]_i_13_n_40 ,\ah1_reg[15]_i_13_n_41 ,\ah1_reg[15]_i_13_n_42 ,\ah1_reg[15]_i_13_n_43 ,\ah1_reg[15]_i_13_n_44 ,\ah1_reg[15]_i_13_n_45 ,\ah1_reg[15]_i_13_n_46 ,\ah1_reg[15]_i_13_n_47 }),
        .DI({\ah1[15]_i_32_n_40 ,\ah1[15]_i_33_n_40 ,\ah1[15]_i_34_n_40 ,\ah1[15]_i_35_n_40 ,\ah1[15]_i_36_n_40 ,\ah1[15]_i_37_n_40 ,\ah1[15]_i_38_n_40 ,\ah1[15]_i_39_n_40 }),
        .O(\NLW_ah1_reg[15]_i_13_O_UNCONNECTED [7:0]),
        .S({\ah1[15]_i_40_n_40 ,\ah1[15]_i_41_n_40 ,\ah1[15]_i_42_n_40 ,\ah1[15]_i_43_n_40 ,\ah1[15]_i_44_n_40 ,\ah1[15]_i_45_n_40 ,\ah1[15]_i_46_n_40 ,\ah1[15]_i_47_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[15]_i_4 
       (.CI(\ah1_reg[15]_i_10_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ah1_reg[15]_i_4_CO_UNCONNECTED [7:1],\ah1_reg[15]_i_4_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[15]_i_11_n_40 }),
        .O(\NLW_ah1_reg[15]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[15]_i_12_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ah1_reg[15]_i_5 
       (.CI(\ah1_reg[15]_i_13_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ah1_reg[15]_i_5_CO_UNCONNECTED [7:1],\ah1_reg[15]_i_5_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[15]_i_14_n_40 }),
        .O(\NLW_ah1_reg[15]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ah1[15]_i_15_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[0]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[0]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[10]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[10]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[11]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[11]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ah2[12]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[12]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ah2[13]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(apl2_3_reg_3416[13]),
        .O(\apl2_3_reg_3416_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ah2[14]_i_1 
       (.I0(apl2_3_reg_3416[14]),
        .I1(\ah1_reg[11]_i_3_n_47 ),
        .I2(\ah1_reg[11]_i_2_n_45 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[1]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[1]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[2]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[2]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[3]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[3]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[4]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[4]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[5]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[5]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[6]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[6]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [6]));
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[7]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[7]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[8]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[8]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ah2[9]_i_1 
       (.I0(\ah1_reg[11]_i_2_n_45 ),
        .I1(apl2_3_reg_3416[9]),
        .I2(\ah1_reg[11]_i_3_n_47 ),
        .O(\apl2_3_reg_3416_reg[14]_0 [9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \al1[0]_i_1 
       (.I0(\al1_reg[15]_i_4_n_47 ),
        .I1(\al1[0]_i_2_n_40 ),
        .I2(\al1_reg[15]_i_5_n_47 ),
        .I3(apl1_reg_3279[0]),
        .O(\apl1_reg_3279_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[0]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[0]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[0]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \al1[10]_i_1 
       (.I0(\al1[10]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[10]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[10]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[10]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h5565FFFF55650000)) 
    \al1[10]_i_3 
       (.I0(\al1[13]_i_6_n_40 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[10]),
        .O(\al1[10]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[11]_i_1 
       (.I0(\al1[11]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[11]),
        .I3(\al1[11]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8FF57)) 
    \al1[11]_i_2 
       (.I0(apl2_reg_3273[10]),
        .I1(\al1[13]_i_5_n_40 ),
        .I2(apl2_reg_3273[9]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[11]),
        .I5(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[11]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0012)) 
    \al1[11]_i_3 
       (.I0(apl2_reg_3273[11]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[11]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[12]_i_1 
       (.I0(\al1[12]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[12]),
        .I3(\al1[12]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \al1[12]_i_2 
       (.I0(\al1[9]_i_2_n_40 ),
        .I1(\al1[13]_i_5_n_40 ),
        .I2(\al1[10]_i_2_n_40 ),
        .I3(apl2_reg_3273[11]),
        .I4(\al1[13]_i_4_n_40 ),
        .O(\al1[12]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFFDEFFEE)) 
    \al1[12]_i_3 
       (.I0(apl2_reg_3273[12]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_3273[11]),
        .O(\al1[12]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[13]_i_1 
       (.I0(\al1[13]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[13]),
        .I3(\al1[13]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h6555655565555555)) 
    \al1[13]_i_2 
       (.I0(\al1[14]_i_4_n_40 ),
        .I1(\al1[13]_i_4_n_40 ),
        .I2(apl2_reg_3273[11]),
        .I3(\al1[10]_i_2_n_40 ),
        .I4(\al1[13]_i_5_n_40 ),
        .I5(\al1[9]_i_2_n_40 ),
        .O(\al1[13]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA5A9AAA9A)) 
    \al1[13]_i_3 
       (.I0(\al1[14]_i_4_n_40 ),
        .I1(\al1[11]_i_2_n_40 ),
        .I2(\al1[10]_i_2_n_40 ),
        .I3(\al1[13]_i_6_n_40 ),
        .I4(apl2_reg_3273[11]),
        .I5(\al1[13]_i_4_n_40 ),
        .O(\al1[13]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \al1[13]_i_4 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[12]),
        .O(\al1[13]_i_4_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \al1[13]_i_5 
       (.I0(\al1[5]_i_4_n_40 ),
        .I1(\al1[4]_i_2_n_40 ),
        .I2(\al1[5]_i_3_n_40 ),
        .I3(\al1[6]_i_2_n_40 ),
        .I4(\al1[7]_i_2_n_40 ),
        .I5(\al1[8]_i_2_n_40 ),
        .O(\al1[13]_i_5_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00330032)) 
    \al1[13]_i_6 
       (.I0(apl2_reg_3273[9]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[8]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[7]),
        .I5(\al1[7]_i_4_n_40 ),
        .O(\al1[13]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[14]_i_1 
       (.I0(\al1[14]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[14]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'h333300A60000CC65)) 
    \al1[14]_i_2 
       (.I0(apl2_reg_3273[14]),
        .I1(\al1[15]_i_6_n_40 ),
        .I2(apl2_reg_3273[13]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(\al2_reg[14]_i_3_n_45 ),
        .I5(\al1[15]_i_7_n_40 ),
        .O(\al1[14]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h87FF8700)) 
    \al1[14]_i_3 
       (.I0(\al1[14]_i_4_n_40 ),
        .I1(\al1[15]_i_7_n_40 ),
        .I2(\al1[14]_i_5_n_40 ),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .I4(apl1_reg_3279[14]),
        .O(\al1[14]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \al1[14]_i_4 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[13]),
        .O(\al1[14]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \al1[14]_i_5 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[14]),
        .O(\al1[14]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \al1[15]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [5]),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT4 #(
    .INIT(16'h08F1)) 
    \al1[15]_i_10 
       (.I0(apl1_reg_3279[17]),
        .I1(apl1_reg_3279[16]),
        .I2(\al1_reg[15]_i_5_n_47 ),
        .I3(\al1[15]_i_3_n_40 ),
        .O(\al1[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \al1[15]_i_12 
       (.I0(apl1_reg_3279[16]),
        .I1(apl1_reg_3279[17]),
        .O(\al1[15]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al1[15]_i_13 
       (.I0(apl1_reg_3279[16]),
        .I1(apl1_reg_3279[17]),
        .O(\al1[15]_i_13_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[15]_i_14 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[11]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[15]_i_14_n_40 ));
  LUT5 #(
    .INIT(32'hF5F7C4CC)) 
    \al1[15]_i_15 
       (.I0(apl1_reg_3279[15]),
        .I1(\al1[15]_i_47_n_40 ),
        .I2(\al1_reg[15]_i_5_n_47 ),
        .I3(apl1_reg_3279[14]),
        .I4(\al1[15]_i_48_n_40 ),
        .O(\al1[15]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h0001EE0E0007EE6E)) 
    \al1[15]_i_16 
       (.I0(\al1[12]_i_2_n_40 ),
        .I1(\al1[15]_i_49_n_40 ),
        .I2(apl1_reg_3279[13]),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .I4(\al1[13]_i_2_n_40 ),
        .I5(apl1_reg_3279[12]),
        .O(\al1[15]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h0004BB0B0007BB3B)) 
    \al1[15]_i_17 
       (.I0(\al1[13]_i_6_n_40 ),
        .I1(\al1[10]_i_2_n_40 ),
        .I2(apl1_reg_3279[11]),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .I4(\al1[11]_i_2_n_40 ),
        .I5(apl1_reg_3279[10]),
        .O(\al1[15]_i_17_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \al1[15]_i_18 
       (.I0(\al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_3273[9]),
        .I2(\al2_reg[14]_i_3_n_45 ),
        .I3(\al1[9]_i_3_n_40 ),
        .I4(apl2_reg_3273[8]),
        .I5(\al1[8]_i_3_n_40 ),
        .O(\al1[15]_i_18_n_40 ));
  LUT6 #(
    .INIT(64'h0004000404050004)) 
    \al1[15]_i_19 
       (.I0(\al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al2_reg[14]_i_3_n_45 ),
        .I3(\al1[7]_i_3_n_40 ),
        .I4(apl2_reg_3273[6]),
        .I5(\al1[6]_i_3_n_40 ),
        .O(\al1[15]_i_19_n_40 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \al1[15]_i_2 
       (.I0(\al1[15]_i_3_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(apl1_reg_3279[15]),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \al1[15]_i_20 
       (.I0(apl1_reg_3279[5]),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(\al1[5]_i_4_n_40 ),
        .I3(\al1[4]_i_2_n_40 ),
        .I4(\al1[5]_i_3_n_40 ),
        .I5(apl1_reg_3279[4]),
        .O(\al1[15]_i_20_n_40 ));
  LUT6 #(
    .INIT(64'hDDD10000FFD11100)) 
    \al1[15]_i_21 
       (.I0(apl1_reg_3279[3]),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(\al1[15]_i_50_n_40 ),
        .I3(\al1[2]_i_3_n_40 ),
        .I4(\al1[3]_i_3_n_40 ),
        .I5(apl1_reg_3279[2]),
        .O(\al1[15]_i_21_n_40 ));
  LUT5 #(
    .INIT(32'hD0F30010)) 
    \al1[15]_i_22 
       (.I0(apl1_reg_3279[0]),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(\al1[0]_i_2_n_40 ),
        .I3(apl1_reg_3279[1]),
        .I4(\al1[1]_i_2_n_40 ),
        .O(\al1[15]_i_22_n_40 ));
  LUT5 #(
    .INIT(32'h02083831)) 
    \al1[15]_i_23 
       (.I0(apl1_reg_3279[15]),
        .I1(\al1[15]_i_47_n_40 ),
        .I2(\al1_reg[15]_i_5_n_47 ),
        .I3(apl1_reg_3279[14]),
        .I4(\al1[15]_i_48_n_40 ),
        .O(\al1[15]_i_23_n_40 ));
  LUT6 #(
    .INIT(64'h000600600F600F09)) 
    \al1[15]_i_24 
       (.I0(\al1[13]_i_2_n_40 ),
        .I1(apl1_reg_3279[13]),
        .I2(\al1[12]_i_2_n_40 ),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .I4(apl1_reg_3279[12]),
        .I5(\al1[15]_i_49_n_40 ),
        .O(\al1[15]_i_24_n_40 ));
  LUT6 #(
    .INIT(64'h0F0000660F006900)) 
    \al1[15]_i_25 
       (.I0(\al1[11]_i_2_n_40 ),
        .I1(apl1_reg_3279[11]),
        .I2(\al1[13]_i_6_n_40 ),
        .I3(\al1[10]_i_2_n_40 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[10]),
        .O(\al1[15]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \al1[15]_i_26 
       (.I0(\al1[9]_i_3_n_40 ),
        .I1(apl2_reg_3273[9]),
        .I2(\al1[8]_i_3_n_40 ),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_3273[8]),
        .I5(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[15]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h0505050505900509)) 
    \al1[15]_i_27 
       (.I0(\al1[7]_i_3_n_40 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al1[6]_i_3_n_40 ),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(apl2_reg_3273[6]),
        .I5(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[15]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \al1[15]_i_28 
       (.I0(\al1[5]_i_3_n_40 ),
        .I1(apl1_reg_3279[5]),
        .I2(\al1[5]_i_4_n_40 ),
        .I3(\al1[4]_i_2_n_40 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[4]),
        .O(\al1[15]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h000F9900000F0099)) 
    \al1[15]_i_29 
       (.I0(\al1[3]_i_3_n_40 ),
        .I1(apl1_reg_3279[3]),
        .I2(\al1[15]_i_50_n_40 ),
        .I3(\al1[2]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[2]),
        .O(\al1[15]_i_29_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFCCEF)) 
    \al1[15]_i_3 
       (.I0(apl2_reg_3273[14]),
        .I1(\al1[15]_i_6_n_40 ),
        .I2(apl2_reg_3273[13]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(\al2_reg[14]_i_3_n_45 ),
        .I5(\al1[15]_i_7_n_40 ),
        .O(\al1[15]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'h00FF9009)) 
    \al1[15]_i_30 
       (.I0(\al1[1]_i_2_n_40 ),
        .I1(apl1_reg_3279[1]),
        .I2(apl1_reg_3279[0]),
        .I3(\al1[0]_i_2_n_40 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .O(\al1[15]_i_30_n_40 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \al1[15]_i_31 
       (.I0(apl1_reg_3279[15]),
        .I1(\al1[15]_i_47_n_40 ),
        .I2(apl1_reg_3279[14]),
        .O(\al1[15]_i_31_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \al1[15]_i_32 
       (.I0(apl1_reg_3279[13]),
        .I1(\al1[13]_i_2_n_40 ),
        .I2(apl1_reg_3279[12]),
        .I3(\al1[12]_i_2_n_40 ),
        .O(\al1[15]_i_32_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \al1[15]_i_33 
       (.I0(apl1_reg_3279[11]),
        .I1(\al1[11]_i_2_n_40 ),
        .I2(apl1_reg_3279[10]),
        .I3(\al1[15]_i_51_n_40 ),
        .O(\al1[15]_i_33_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \al1[15]_i_34 
       (.I0(apl1_reg_3279[9]),
        .I1(\al1[9]_i_4_n_40 ),
        .I2(apl1_reg_3279[8]),
        .I3(\al1[8]_i_4_n_40 ),
        .O(\al1[15]_i_34_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \al1[15]_i_35 
       (.I0(apl1_reg_3279[7]),
        .I1(\al1[15]_i_52_n_40 ),
        .I2(\al1[6]_i_2_n_40 ),
        .I3(\al1[7]_i_2_n_40 ),
        .I4(apl1_reg_3279[6]),
        .O(\al1[15]_i_35_n_40 ));
  LUT5 #(
    .INIT(32'hEA83A802)) 
    \al1[15]_i_36 
       (.I0(apl1_reg_3279[5]),
        .I1(\al1[5]_i_4_n_40 ),
        .I2(\al1[4]_i_2_n_40 ),
        .I3(\al1[5]_i_3_n_40 ),
        .I4(apl1_reg_3279[4]),
        .O(\al1[15]_i_36_n_40 ));
  LUT6 #(
    .INIT(64'hFEAAA803AAA80002)) 
    \al1[15]_i_37 
       (.I0(apl1_reg_3279[3]),
        .I1(\al1[0]_i_2_n_40 ),
        .I2(\al1[1]_i_2_n_40 ),
        .I3(\al1[2]_i_3_n_40 ),
        .I4(\al1[3]_i_3_n_40 ),
        .I5(apl1_reg_3279[2]),
        .O(\al1[15]_i_37_n_40 ));
  LUT6 #(
    .INIT(64'hFFEEFFCFAAA8AA8A)) 
    \al1[15]_i_38 
       (.I0(apl1_reg_3279[1]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[0]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[1]),
        .I5(apl1_reg_3279[0]),
        .O(\al1[15]_i_38_n_40 ));
  LUT3 #(
    .INIT(8'h41)) 
    \al1[15]_i_39 
       (.I0(apl1_reg_3279[15]),
        .I1(\al1[15]_i_47_n_40 ),
        .I2(apl1_reg_3279[14]),
        .O(\al1[15]_i_39_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \al1[15]_i_40 
       (.I0(\al1[13]_i_2_n_40 ),
        .I1(apl1_reg_3279[13]),
        .I2(\al1[12]_i_2_n_40 ),
        .I3(apl1_reg_3279[12]),
        .O(\al1[15]_i_40_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \al1[15]_i_41 
       (.I0(\al1[11]_i_2_n_40 ),
        .I1(apl1_reg_3279[11]),
        .I2(\al1[15]_i_51_n_40 ),
        .I3(apl1_reg_3279[10]),
        .O(\al1[15]_i_41_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \al1[15]_i_42 
       (.I0(\al1[9]_i_4_n_40 ),
        .I1(apl1_reg_3279[9]),
        .I2(\al1[8]_i_4_n_40 ),
        .I3(apl1_reg_3279[8]),
        .O(\al1[15]_i_42_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \al1[15]_i_43 
       (.I0(\al1[7]_i_2_n_40 ),
        .I1(apl1_reg_3279[7]),
        .I2(\al1[15]_i_52_n_40 ),
        .I3(\al1[6]_i_2_n_40 ),
        .I4(apl1_reg_3279[6]),
        .O(\al1[15]_i_43_n_40 ));
  LUT5 #(
    .INIT(32'h06606009)) 
    \al1[15]_i_44 
       (.I0(\al1[5]_i_3_n_40 ),
        .I1(apl1_reg_3279[5]),
        .I2(\al1[5]_i_4_n_40 ),
        .I3(\al1[4]_i_2_n_40 ),
        .I4(apl1_reg_3279[4]),
        .O(\al1[15]_i_44_n_40 ));
  LUT6 #(
    .INIT(64'h0006666066600009)) 
    \al1[15]_i_45 
       (.I0(\al1[3]_i_3_n_40 ),
        .I1(apl1_reg_3279[3]),
        .I2(\al1[0]_i_2_n_40 ),
        .I3(\al1[1]_i_2_n_40 ),
        .I4(\al1[2]_i_3_n_40 ),
        .I5(apl1_reg_3279[2]),
        .O(\al1[15]_i_45_n_40 ));
  LUT6 #(
    .INIT(64'h0000060033333039)) 
    \al1[15]_i_46 
       (.I0(apl2_reg_3273[1]),
        .I1(apl1_reg_3279[1]),
        .I2(\al2_reg[14]_i_3_n_45 ),
        .I3(apl2_reg_3273[0]),
        .I4(\al2_reg[14]_i_2_n_47 ),
        .I5(apl1_reg_3279[0]),
        .O(\al1[15]_i_46_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC7F80)) 
    \al1[15]_i_47 
       (.I0(apl2_reg_3273[13]),
        .I1(\al1[15]_i_53_n_40 ),
        .I2(apl2_reg_3273[12]),
        .I3(apl2_reg_3273[14]),
        .I4(\al2_reg[14]_i_2_n_47 ),
        .I5(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[15]_i_47_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \al1[15]_i_48 
       (.I0(\al1[14]_i_4_n_40 ),
        .I1(\al1[11]_i_2_n_40 ),
        .I2(\al1[10]_i_2_n_40 ),
        .I3(\al1[13]_i_6_n_40 ),
        .I4(\al1[13]_i_4_n_40 ),
        .O(\al1[15]_i_48_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \al1[15]_i_49 
       (.I0(apl2_reg_3273[11]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[9]),
        .I5(\al1[13]_i_5_n_40 ),
        .O(\al1[15]_i_49_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0032)) 
    \al1[15]_i_50 
       (.I0(apl2_reg_3273[1]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[0]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[15]_i_50_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \al1[15]_i_51 
       (.I0(\al1[13]_i_6_n_40 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[15]_i_51_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFFF0032)) 
    \al1[15]_i_52 
       (.I0(apl2_reg_3273[5]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[4]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(\al1[5]_i_4_n_40 ),
        .O(\al1[15]_i_52_n_40 ));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \al1[15]_i_53 
       (.I0(apl2_reg_3273[11]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[10]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(\al1[13]_i_5_n_40 ),
        .I5(apl2_reg_3273[9]),
        .O(\al1[15]_i_53_n_40 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \al1[15]_i_6 
       (.I0(\al1[13]_i_4_n_40 ),
        .I1(\al1[13]_i_5_n_40 ),
        .I2(\al1[9]_i_2_n_40 ),
        .I3(\al1[10]_i_2_n_40 ),
        .I4(\al1[15]_i_14_n_40 ),
        .O(\al1[15]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \al1[15]_i_7 
       (.I0(\al1[9]_i_2_n_40 ),
        .I1(\al1[13]_i_5_n_40 ),
        .I2(\al1[10]_i_2_n_40 ),
        .I3(apl2_reg_3273[11]),
        .I4(\al1[13]_i_4_n_40 ),
        .O(\al1[15]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \al1[15]_i_9 
       (.I0(\al1[15]_i_3_n_40 ),
        .I1(apl1_reg_3279[16]),
        .I2(apl1_reg_3279[17]),
        .I3(\al1_reg[15]_i_5_n_47 ),
        .O(\al1[15]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[1]_i_1 
       (.I0(\al1[1]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[1]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[1]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[1]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[1]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0012FFFF00120000)) 
    \al1[1]_i_3 
       (.I0(apl2_reg_3273[1]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[0]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[1]),
        .O(\al1[1]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[2]_i_1 
       (.I0(\al1[2]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[2]),
        .I3(\al1[2]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0000010E)) 
    \al1[2]_i_2 
       (.I0(apl2_reg_3273[0]),
        .I1(apl2_reg_3273[1]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .I3(apl2_reg_3273[2]),
        .I4(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[2]_i_3 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[2]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[2]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[3]_i_1 
       (.I0(\al1[3]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[3]),
        .I3(\al1[3]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0011001100110012)) 
    \al1[3]_i_2 
       (.I0(apl2_reg_3273[3]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[2]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[1]),
        .I5(apl2_reg_3273[0]),
        .O(\al1[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[3]_i_3 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[3]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[3]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[4]_i_1 
       (.I0(\al1[4]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[4]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[4]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[4]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \al1[4]_i_3 
       (.I0(\al1[5]_i_4_n_40 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[4]),
        .I3(\al2_reg[14]_i_3_n_45 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[4]),
        .O(\al1[4]_i_3_n_40 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \al1[5]_i_1 
       (.I0(\al1[5]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[5]),
        .I3(\al1[5]_i_3_n_40 ),
        .I4(\al1_reg[15]_i_4_n_47 ),
        .O(\apl1_reg_3279_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hFFDD0012)) 
    \al1[5]_i_2 
       (.I0(apl2_reg_3273[5]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[4]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(\al1[5]_i_4_n_40 ),
        .O(\al1[5]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[5]_i_3 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[5]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[5]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h0033003300330032)) 
    \al1[5]_i_4 
       (.I0(apl2_reg_3273[3]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[2]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[1]),
        .I5(apl2_reg_3273[0]),
        .O(\al1[5]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[6]_i_1 
       (.I0(\al1[6]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[6]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[6]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[6]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[6]_i_3 
       (.I0(\al1[6]_i_4_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[6]),
        .O(\al1[6]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA01AAFE)) 
    \al1[6]_i_4 
       (.I0(\al1[5]_i_4_n_40 ),
        .I1(apl2_reg_3273[4]),
        .I2(apl2_reg_3273[5]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[6]),
        .I5(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[6]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[7]_i_1 
       (.I0(\al1[7]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[7]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[7]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[7]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFB04FFFFFB040000)) 
    \al1[7]_i_3 
       (.I0(\al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al2_reg[14]_i_3_n_45 ),
        .I3(\al1[7]_i_4_n_40 ),
        .I4(\al1_reg[15]_i_5_n_47 ),
        .I5(apl1_reg_3279[7]),
        .O(\al1[7]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFFAAFE)) 
    \al1[7]_i_4 
       (.I0(\al1[5]_i_4_n_40 ),
        .I1(apl2_reg_3273[4]),
        .I2(apl2_reg_3273[5]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[6]),
        .I5(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[7]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[8]_i_1 
       (.I0(\al1[8]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[8]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[8]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[8]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[8]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[8]_i_3 
       (.I0(\al1[8]_i_4_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[8]),
        .O(\al1[8]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hAAAAA1AE)) 
    \al1[8]_i_4 
       (.I0(\al1[7]_i_4_n_40 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .I3(apl2_reg_3273[8]),
        .I4(\al2_reg[14]_i_3_n_45 ),
        .O(\al1[8]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[9]_i_1 
       (.I0(\al1[9]_i_2_n_40 ),
        .I1(\al1_reg[15]_i_4_n_47 ),
        .I2(\al1[9]_i_3_n_40 ),
        .O(\apl1_reg_3279_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al1[9]_i_2 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[9]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\al1[9]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \al1[9]_i_3 
       (.I0(\al1[9]_i_4_n_40 ),
        .I1(\al1_reg[15]_i_5_n_47 ),
        .I2(apl1_reg_3279[9]),
        .O(\al1[9]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hFFDDFFDD00110012)) 
    \al1[9]_i_4 
       (.I0(apl2_reg_3273[9]),
        .I1(\al2_reg[14]_i_3_n_45 ),
        .I2(apl2_reg_3273[8]),
        .I3(\al2_reg[14]_i_2_n_47 ),
        .I4(apl2_reg_3273[7]),
        .I5(\al1[7]_i_4_n_40 ),
        .O(\al1[9]_i_4_n_40 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al1_reg[15]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\al1_reg[15]_i_11_n_40 ,\al1_reg[15]_i_11_n_41 ,\al1_reg[15]_i_11_n_42 ,\al1_reg[15]_i_11_n_43 ,\al1_reg[15]_i_11_n_44 ,\al1_reg[15]_i_11_n_45 ,\al1_reg[15]_i_11_n_46 ,\al1_reg[15]_i_11_n_47 }),
        .DI({\al1[15]_i_31_n_40 ,\al1[15]_i_32_n_40 ,\al1[15]_i_33_n_40 ,\al1[15]_i_34_n_40 ,\al1[15]_i_35_n_40 ,\al1[15]_i_36_n_40 ,\al1[15]_i_37_n_40 ,\al1[15]_i_38_n_40 }),
        .O(\NLW_al1_reg[15]_i_11_O_UNCONNECTED [7:0]),
        .S({\al1[15]_i_39_n_40 ,\al1[15]_i_40_n_40 ,\al1[15]_i_41_n_40 ,\al1[15]_i_42_n_40 ,\al1[15]_i_43_n_40 ,\al1[15]_i_44_n_40 ,\al1[15]_i_45_n_40 ,\al1[15]_i_46_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al1_reg[15]_i_4 
       (.CI(\al1_reg[15]_i_8_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_al1_reg[15]_i_4_CO_UNCONNECTED [7:1],\al1_reg[15]_i_4_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al1[15]_i_9_n_40 }),
        .O(\NLW_al1_reg[15]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al1[15]_i_10_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al1_reg[15]_i_5 
       (.CI(\al1_reg[15]_i_11_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_al1_reg[15]_i_5_CO_UNCONNECTED [7:1],\al1_reg[15]_i_5_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al1[15]_i_12_n_40 }),
        .O(\NLW_al1_reg[15]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al1[15]_i_13_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al1_reg[15]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\al1_reg[15]_i_8_n_40 ,\al1_reg[15]_i_8_n_41 ,\al1_reg[15]_i_8_n_42 ,\al1_reg[15]_i_8_n_43 ,\al1_reg[15]_i_8_n_44 ,\al1_reg[15]_i_8_n_45 ,\al1_reg[15]_i_8_n_46 ,\al1_reg[15]_i_8_n_47 }),
        .DI({\al1[15]_i_15_n_40 ,\al1[15]_i_16_n_40 ,\al1[15]_i_17_n_40 ,\al1[15]_i_18_n_40 ,\al1[15]_i_19_n_40 ,\al1[15]_i_20_n_40 ,\al1[15]_i_21_n_40 ,\al1[15]_i_22_n_40 }),
        .O(\NLW_al1_reg[15]_i_8_O_UNCONNECTED [7:0]),
        .S({\al1[15]_i_23_n_40 ,\al1[15]_i_24_n_40 ,\al1[15]_i_25_n_40 ,\al1[15]_i_26_n_40 ,\al1[15]_i_27_n_40 ,\al1[15]_i_28_n_40 ,\al1[15]_i_29_n_40 ,\al1[15]_i_30_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[0]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[0]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[10]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[10]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[11]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[11]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \al2[12]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[12]),
        .O(\apl2_reg_3273_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \al2[13]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[13]),
        .O(\apl2_reg_3273_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \al2[14]_i_1 
       (.I0(apl2_reg_3273[14]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(\al2_reg[14]_i_3_n_45 ),
        .O(\apl2_reg_3273_reg[14]_0 [14]));
  LUT3 #(
    .INIT(8'h02)) 
    \al2[14]_i_10 
       (.I0(apl2_reg_3273[12]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[13]),
        .O(\al2[14]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_11 
       (.I0(apl2_reg_3273[15]),
        .I1(apl2_reg_3273[14]),
        .O(\al2[14]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_12 
       (.I0(apl2_reg_3273[11]),
        .I1(apl2_reg_3273[10]),
        .O(\al2[14]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_13 
       (.I0(apl2_reg_3273[9]),
        .I1(apl2_reg_3273[8]),
        .O(\al2[14]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_14 
       (.I0(apl2_reg_3273[7]),
        .I1(apl2_reg_3273[6]),
        .O(\al2[14]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_15 
       (.I0(apl2_reg_3273[5]),
        .I1(apl2_reg_3273[4]),
        .O(\al2[14]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_16 
       (.I0(apl2_reg_3273[3]),
        .I1(apl2_reg_3273[2]),
        .O(\al2[14]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \al2[14]_i_17 
       (.I0(apl2_reg_3273[1]),
        .I1(apl2_reg_3273[0]),
        .O(\al2[14]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_18 
       (.I0(apl2_reg_3273[14]),
        .I1(apl2_reg_3273[15]),
        .O(\al2[14]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \al2[14]_i_19 
       (.I0(apl2_reg_3273[13]),
        .I1(apl2_reg_3273[12]),
        .O(\al2[14]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_20 
       (.I0(apl2_reg_3273[10]),
        .I1(apl2_reg_3273[11]),
        .O(\al2[14]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_21 
       (.I0(apl2_reg_3273[8]),
        .I1(apl2_reg_3273[9]),
        .O(\al2[14]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_22 
       (.I0(apl2_reg_3273[6]),
        .I1(apl2_reg_3273[7]),
        .O(\al2[14]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_23 
       (.I0(apl2_reg_3273[4]),
        .I1(apl2_reg_3273[5]),
        .O(\al2[14]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_24 
       (.I0(apl2_reg_3273[2]),
        .I1(apl2_reg_3273[3]),
        .O(\al2[14]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h1)) 
    \al2[14]_i_25 
       (.I0(apl2_reg_3273[0]),
        .I1(apl2_reg_3273[1]),
        .O(\al2[14]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \al2[14]_i_5 
       (.I0(apl2_reg_3273[16]),
        .O(\al2[14]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \al2[14]_i_6 
       (.I0(apl2_reg_3273[14]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[15]),
        .O(\al2[14]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h01)) 
    \al2[14]_i_7 
       (.I0(\al2_reg[14]_i_2_n_47 ),
        .I1(apl2_reg_3273[13]),
        .I2(apl2_reg_3273[12]),
        .O(\al2[14]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \al2[14]_i_8 
       (.I0(apl2_reg_3273[16]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .O(\al2[14]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h20)) 
    \al2[14]_i_9 
       (.I0(apl2_reg_3273[15]),
        .I1(\al2_reg[14]_i_2_n_47 ),
        .I2(apl2_reg_3273[14]),
        .O(\al2[14]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[1]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[1]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[2]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[2]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[3]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[3]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[4]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[4]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[5]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[5]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[6]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[6]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[7]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[7]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[8]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[8]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \al2[9]_i_1 
       (.I0(\al2_reg[14]_i_3_n_45 ),
        .I1(apl2_reg_3273[9]),
        .I2(\al2_reg[14]_i_2_n_47 ),
        .O(\apl2_reg_3273_reg[14]_0 [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al2_reg[14]_i_2 
       (.CI(\al2_reg[14]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_al2_reg[14]_i_2_CO_UNCONNECTED [7:1],\al2_reg[14]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_al2_reg[14]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al2[14]_i_5_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al2_reg[14]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_al2_reg[14]_i_3_CO_UNCONNECTED [7:3],\al2_reg[14]_i_3_n_45 ,\al2_reg[14]_i_3_n_46 ,\al2_reg[14]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\al2[14]_i_6_n_40 ,\al2[14]_i_7_n_40 }),
        .O(\NLW_al2_reg[14]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\al2[14]_i_8_n_40 ,\al2[14]_i_9_n_40 ,\al2[14]_i_10_n_40 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \al2_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\al2_reg[14]_i_4_n_40 ,\al2_reg[14]_i_4_n_41 ,\al2_reg[14]_i_4_n_42 ,\al2_reg[14]_i_4_n_43 ,\al2_reg[14]_i_4_n_44 ,\al2_reg[14]_i_4_n_45 ,\al2_reg[14]_i_4_n_46 ,\al2_reg[14]_i_4_n_47 }),
        .DI({\al2[14]_i_11_n_40 ,1'b0,\al2[14]_i_12_n_40 ,\al2[14]_i_13_n_40 ,\al2[14]_i_14_n_40 ,\al2[14]_i_15_n_40 ,\al2[14]_i_16_n_40 ,\al2[14]_i_17_n_40 }),
        .O(\NLW_al2_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\al2[14]_i_18_n_40 ,\al2[14]_i_19_n_40 ,\al2[14]_i_20_n_40 ,\al2[14]_i_21_n_40 ,\al2[14]_i_22_n_40 ,\al2[14]_i_23_n_40 ,\al2[14]_i_24_n_40 ,\al2[14]_i_25_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_encode_fu_453_ap_ready),
        .I1(grp_encode_fu_453_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_40_[0] ),
        .O(grp_encode_fu_453_ap_done));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(i_4_fu_362[0]),
        .I2(i_4_fu_362[1]),
        .I3(i_4_fu_362[2]),
        .O(ap_NS_fsm[10]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(grp_encode_fu_453_detl_o_ap_vld),
        .I1(\ap_CS_fsm_reg[31]_0 [4]),
        .I2(ap_CS_fsm_state18),
        .O(\ap_CS_fsm[16]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(i_6_fu_370[2]),
        .I1(i_6_fu_370[1]),
        .I2(i_6_fu_370[0]),
        .I3(ap_CS_fsm_state17),
        .I4(\icmp_ln535_reg_3227_reg_n_40_[0] ),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\icmp_ln535_reg_3227_reg_n_40_[0] ),
        .I1(i_6_fu_370[2]),
        .I2(i_6_fu_370[1]),
        .I3(i_6_fu_370[0]),
        .I4(ap_CS_fsm_state17),
        .O(ap_NS_fsm[18]));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[19]_i_1__0 
       (.I0(i_6_fu_370[0]),
        .I1(i_6_fu_370[1]),
        .I2(i_6_fu_370[2]),
        .I3(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[19]_i_1__0_n_40 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_40 ),
        .I1(\ap_CS_fsm[1]_i_3_n_40 ),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_NS_fsm[2]),
        .I5(ap_NS_fsm[8]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_4_n_40 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state12),
        .I3(\ap_CS_fsm_reg[31]_0 [8]),
        .I4(ap_CS_fsm_state6),
        .I5(\ap_CS_fsm[1]_i_5_n_40 ),
        .O(\ap_CS_fsm[1]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_6_n_40 ),
        .I1(\ap_CS_fsm[1]_i_7_n_40 ),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg[31]_0 [0]),
        .I4(grp_encode_fu_453_ap_ready),
        .I5(ap_CS_fsm_state29),
        .O(\ap_CS_fsm[1]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg[31]_0 [2]),
        .I1(\ap_CS_fsm_reg[31]_0 [3]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[1]_i_4_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[31]_0 [4]),
        .I2(grp_encode_fu_453_detl_o_ap_vld),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state22),
        .I5(\ap_CS_fsm_reg[31]_0 [5]),
        .O(\ap_CS_fsm[1]_i_5_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(reg_8240),
        .I3(tmp_product_i_2_n_40),
        .I4(\ap_CS_fsm_reg[31]_0 [1]),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[1]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(grp_encode_fu_453_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_40_[0] ),
        .I2(ap_CS_fsm_state26),
        .I3(grp_encode_fu_453_deth_o_ap_vld),
        .O(\ap_CS_fsm[1]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state25),
        .O(\ap_CS_fsm[23]_i_1_n_40 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(i_8_fu_382[0]),
        .I2(i_8_fu_382[1]),
        .I3(i_8_fu_382[2]),
        .O(i_8_fu_3820));
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(i_8_fu_382[0]),
        .I2(i_8_fu_382[1]),
        .I3(i_8_fu_382[2]),
        .O(ap_NS_fsm[25]));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_encode_fu_453_deth_o_ap_vld),
        .I1(\ap_CS_fsm_reg[31]_0 [7]),
        .I2(ap_CS_fsm_state30),
        .O(\ap_CS_fsm[28]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h0000F700)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(i_10_fu_386[2]),
        .I1(i_10_fu_386[1]),
        .I2(i_10_fu_386[0]),
        .I3(ap_CS_fsm_state29),
        .I4(\icmp_ln535_1_reg_3386_reg_n_40_[0] ),
        .O(ap_NS_fsm[29]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(\icmp_ln535_1_reg_3386_reg_n_40_[0] ),
        .I1(i_10_fu_386[2]),
        .I2(i_10_fu_386[1]),
        .I3(i_10_fu_386[0]),
        .I4(ap_CS_fsm_state29),
        .O(ap_NS_fsm[30]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(i_10_fu_386[0]),
        .I1(i_10_fu_386[1]),
        .I2(i_10_fu_386[2]),
        .I3(ap_CS_fsm_state29),
        .O(\ap_CS_fsm[31]_i_1_n_40 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [0]),
        .I1(i_fu_334_reg[2]),
        .I2(i_fu_334_reg[3]),
        .I3(i_fu_334_reg[1]),
        .I4(i_fu_334_reg[0]),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(i_fu_334_reg[2]),
        .I1(i_fu_334_reg[3]),
        .I2(i_fu_334_reg[1]),
        .I3(i_fu_334_reg[0]),
        .I4(\ap_CS_fsm_reg[31]_0 [0]),
        .O(\ap_CS_fsm[4]_i_1__1_n_40 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [1]),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hEAEEEAEA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(SR),
        .I1(\q0_reg[11] [5]),
        .I2(grp_encode_fu_453_ap_ready),
        .I3(grp_encode_fu_453_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_40_[0] ),
        .O(\ap_CS_fsm_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_350_reg[4]),
        .I2(i_1_fu_350_reg[3]),
        .I3(i_1_fu_350_reg[2]),
        .I4(i_1_fu_350_reg[1]),
        .I5(i_1_fu_350_reg[0]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(grp_encode_fu_453_ap_ready),
        .I1(grp_encode_fu_453_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_40_[0] ),
        .I3(\q0_reg[11] [5]),
        .I4(\q0_reg[11] [4]),
        .O(\ap_CS_fsm_reg[34]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_encode_fu_453_ap_done),
        .Q(\ap_CS_fsm_reg_n_40_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg[31]_0 [2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[31]_0 [2]),
        .Q(\ap_CS_fsm_reg[31]_0 [3]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[31]_0 [3]),
        .Q(grp_encode_fu_453_detl_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[16]_i_1_n_40 ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg[31]_0 [4]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .Q(\ap_CS_fsm_reg[31]_0 [5]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[31]_0 [5]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[23]_i_1_n_40 ),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_8_fu_3820),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(\ap_CS_fsm_reg[31]_0 [6]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[31]_0 [6]),
        .Q(grp_encode_fu_453_deth_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[28]_i_1_n_40 ),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[31]_0 [0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(\ap_CS_fsm_reg[31]_0 [7]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[31]_i_1_n_40 ),
        .Q(\ap_CS_fsm_reg[31]_0 [8]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[31]_0 [8]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(grp_encode_fu_453_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__1_n_40 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[31]_0 [1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_4_fu_362[2]_i_1_n_40 ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_10 
       (.I0(sext_ln477_1_reg_3365[1]),
        .O(\apl1_4_reg_3422[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_2 
       (.I0(sext_ln477_1_reg_3365[0]),
        .O(\apl1_4_reg_3422[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[0]_i_3 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [0]),
        .I1(sext_ln477_1_reg_3365[8]),
        .O(\apl1_4_reg_3422[0]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_4 
       (.I0(sext_ln477_1_reg_3365[7]),
        .O(\apl1_4_reg_3422[0]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_5 
       (.I0(sext_ln477_1_reg_3365[6]),
        .O(\apl1_4_reg_3422[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_6 
       (.I0(sext_ln477_1_reg_3365[5]),
        .O(\apl1_4_reg_3422[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_7 
       (.I0(sext_ln477_1_reg_3365[4]),
        .O(\apl1_4_reg_3422[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_8 
       (.I0(sext_ln477_1_reg_3365[3]),
        .O(\apl1_4_reg_3422[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[0]_i_9 
       (.I0(sext_ln477_1_reg_3365[2]),
        .O(\apl1_4_reg_3422[0]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[12]_i_10 
       (.I0(sext_ln599_1_fu_2691_p1[6]),
        .O(\apl1_4_reg_3422[12]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[12]_i_4 
       (.I0(sext_ln599_1_fu_2691_p1[11]),
        .I1(sext_ln599_1_fu_2691_p1[12]),
        .O(\apl1_4_reg_3422[12]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[12]_i_5 
       (.I0(sext_ln599_1_fu_2691_p1[10]),
        .I1(sext_ln599_1_fu_2691_p1[11]),
        .O(\apl1_4_reg_3422[12]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[12]_i_6 
       (.I0(sext_ln599_1_fu_2691_p1[9]),
        .I1(sext_ln599_1_fu_2691_p1[10]),
        .O(\apl1_4_reg_3422[12]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[12]_i_7 
       (.I0(sext_ln599_1_fu_2691_p1[8]),
        .I1(sext_ln599_1_fu_2691_p1[9]),
        .O(\apl1_4_reg_3422[12]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_10 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [11]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [12]),
        .O(\apl1_4_reg_3422[17]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_11 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [10]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [11]),
        .O(\apl1_4_reg_3422[17]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_12 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [9]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [10]),
        .O(\apl1_4_reg_3422[17]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_13 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [9]),
        .O(\apl1_4_reg_3422[17]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_4_reg_3422[17]_i_3 
       (.I0(sext_ln599_1_fu_2691_p1[15]),
        .I1(\apl1_4_reg_3422_reg[17]_i_2_n_40 ),
        .O(\apl1_4_reg_3422[17]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_4 
       (.I0(sext_ln599_1_fu_2691_p1[14]),
        .I1(sext_ln599_1_fu_2691_p1[15]),
        .O(\apl1_4_reg_3422[17]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_5 
       (.I0(sext_ln599_1_fu_2691_p1[13]),
        .I1(sext_ln599_1_fu_2691_p1[14]),
        .O(\apl1_4_reg_3422[17]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_6 
       (.I0(sext_ln599_1_fu_2691_p1[12]),
        .I1(sext_ln599_1_fu_2691_p1[13]),
        .O(\apl1_4_reg_3422[17]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_7 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [14]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [15]),
        .O(\apl1_4_reg_3422[17]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_8 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [13]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [14]),
        .O(\apl1_4_reg_3422[17]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[17]_i_9 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [12]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [13]),
        .O(\apl1_4_reg_3422[17]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_2 
       (.I0(sext_ln477_1_reg_3365[15]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .O(\apl1_4_reg_3422[4]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_3 
       (.I0(sext_ln477_1_reg_3365[15]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [7]),
        .O(\apl1_4_reg_3422[4]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_4 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [6]),
        .I1(sext_ln477_1_reg_3365[14]),
        .O(\apl1_4_reg_3422[4]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_5 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [5]),
        .I1(sext_ln477_1_reg_3365[13]),
        .O(\apl1_4_reg_3422[4]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_6 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [4]),
        .I1(sext_ln477_1_reg_3365[12]),
        .O(\apl1_4_reg_3422[4]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_7 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [3]),
        .I1(sext_ln477_1_reg_3365[11]),
        .O(\apl1_4_reg_3422[4]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_8 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [2]),
        .I1(sext_ln477_1_reg_3365[10]),
        .O(\apl1_4_reg_3422[4]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[4]_i_9 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [1]),
        .I1(sext_ln477_1_reg_3365[9]),
        .O(\apl1_4_reg_3422[4]_i_9_n_40 ));
  FDRE \apl1_4_reg_3422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(sext_ln599_1_fu_2691_p1__0[0]),
        .Q(apl1_4_reg_3422[0]),
        .R(1'b0));
  CARRY8 \apl1_4_reg_3422_reg[0]_i_1 
       (.CI(\apl1_4_reg_3422[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_4_reg_3422_reg[0]_i_1_n_40 ,\apl1_4_reg_3422_reg[0]_i_1_n_41 ,\apl1_4_reg_3422_reg[0]_i_1_n_42 ,\apl1_4_reg_3422_reg[0]_i_1_n_43 ,\apl1_4_reg_3422_reg[0]_i_1_n_44 ,\apl1_4_reg_3422_reg[0]_i_1_n_45 ,\apl1_4_reg_3422_reg[0]_i_1_n_46 ,\apl1_4_reg_3422_reg[0]_i_1_n_47 }),
        .DI({\sext_ln477_1_reg_3365_reg[15]_0 [0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln599_1_fu_2691_p1__0[0],\NLW_apl1_4_reg_3422_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\apl1_4_reg_3422[0]_i_3_n_40 ,\apl1_4_reg_3422[0]_i_4_n_40 ,\apl1_4_reg_3422[0]_i_5_n_40 ,\apl1_4_reg_3422[0]_i_6_n_40 ,\apl1_4_reg_3422[0]_i_7_n_40 ,\apl1_4_reg_3422[0]_i_8_n_40 ,\apl1_4_reg_3422[0]_i_9_n_40 ,\apl1_4_reg_3422[0]_i_10_n_40 }));
  FDRE \apl1_4_reg_3422_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[10]),
        .Q(apl1_4_reg_3422[10]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[11]),
        .Q(apl1_4_reg_3422[11]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[12]),
        .Q(apl1_4_reg_3422[12]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[13]),
        .Q(apl1_4_reg_3422[13]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[14]),
        .Q(apl1_4_reg_3422[14]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[15]),
        .Q(apl1_4_reg_3422[15]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[16]),
        .Q(apl1_4_reg_3422[16]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[17]),
        .Q(apl1_4_reg_3422[17]),
        .R(1'b0));
  CARRY8 \apl1_4_reg_3422_reg[17]_i_2 
       (.CI(\apl1_4_reg_3422_reg[4]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_4_reg_3422_reg[17]_i_2_n_40 ,\NLW_apl1_4_reg_3422_reg[17]_i_2_CO_UNCONNECTED [6],\apl1_4_reg_3422_reg[17]_i_2_n_42 ,\apl1_4_reg_3422_reg[17]_i_2_n_43 ,\apl1_4_reg_3422_reg[17]_i_2_n_44 ,\apl1_4_reg_3422_reg[17]_i_2_n_45 ,\apl1_4_reg_3422_reg[17]_i_2_n_46 ,\apl1_4_reg_3422_reg[17]_i_2_n_47 }),
        .DI({1'b0,\sext_ln477_1_reg_3365_reg[15]_0 [14:8]}),
        .O({\NLW_apl1_4_reg_3422_reg[17]_i_2_O_UNCONNECTED [7],sext_ln599_1_fu_2691_p1[15:9]}),
        .S({1'b1,\apl1_4_reg_3422[17]_i_7_n_40 ,\apl1_4_reg_3422[17]_i_8_n_40 ,\apl1_4_reg_3422[17]_i_9_n_40 ,\apl1_4_reg_3422[17]_i_10_n_40 ,\apl1_4_reg_3422[17]_i_11_n_40 ,\apl1_4_reg_3422[17]_i_12_n_40 ,\apl1_4_reg_3422[17]_i_13_n_40 }));
  FDRE \apl1_4_reg_3422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(sext_ln599_1_fu_2691_p1__0[1]),
        .Q(apl1_4_reg_3422[1]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(sext_ln599_1_fu_2691_p1__0[2]),
        .Q(apl1_4_reg_3422[2]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(sext_ln599_1_fu_2691_p1__0[3]),
        .Q(apl1_4_reg_3422[3]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(sext_ln599_1_fu_2691_p1__0[4]),
        .Q(apl1_4_reg_3422[4]),
        .R(1'b0));
  CARRY8 \apl1_4_reg_3422_reg[4]_i_1 
       (.CI(\apl1_4_reg_3422_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_4_reg_3422_reg[4]_i_1_n_40 ,\apl1_4_reg_3422_reg[4]_i_1_n_41 ,\apl1_4_reg_3422_reg[4]_i_1_n_42 ,\apl1_4_reg_3422_reg[4]_i_1_n_43 ,\apl1_4_reg_3422_reg[4]_i_1_n_44 ,\apl1_4_reg_3422_reg[4]_i_1_n_45 ,\apl1_4_reg_3422_reg[4]_i_1_n_46 ,\apl1_4_reg_3422_reg[4]_i_1_n_47 }),
        .DI({sext_ln477_1_reg_3365[15],\sext_ln477_1_reg_3365_reg[15]_0 [7:1]}),
        .O({sext_ln599_1_fu_2691_p1[8:5],sext_ln599_1_fu_2691_p1__0[4:1]}),
        .S({\apl1_4_reg_3422[4]_i_2_n_40 ,\apl1_4_reg_3422[4]_i_3_n_40 ,\apl1_4_reg_3422[4]_i_4_n_40 ,\apl1_4_reg_3422[4]_i_5_n_40 ,\apl1_4_reg_3422[4]_i_6_n_40 ,\apl1_4_reg_3422[4]_i_7_n_40 ,\apl1_4_reg_3422[4]_i_8_n_40 ,\apl1_4_reg_3422[4]_i_9_n_40 }));
  FDRE \apl1_4_reg_3422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[5]),
        .Q(apl1_4_reg_3422[5]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[6]),
        .Q(apl1_4_reg_3422[6]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[7]),
        .Q(apl1_4_reg_3422[7]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[8]),
        .Q(apl1_4_reg_3422[8]),
        .R(1'b0));
  FDRE \apl1_4_reg_3422_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl1_4_fu_2703_p2[9]),
        .Q(apl1_4_reg_3422[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_10 
       (.I0(sext_ln477_reg_3104[1]),
        .O(\apl1_reg_3279[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_2 
       (.I0(sext_ln477_reg_3104[0]),
        .O(\apl1_reg_3279[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[0]_i_3 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [0]),
        .I1(sext_ln477_reg_3104[8]),
        .O(\apl1_reg_3279[0]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_4 
       (.I0(sext_ln477_reg_3104[7]),
        .O(\apl1_reg_3279[0]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_5 
       (.I0(sext_ln477_reg_3104[6]),
        .O(\apl1_reg_3279[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_6 
       (.I0(sext_ln477_reg_3104[5]),
        .O(\apl1_reg_3279[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_7 
       (.I0(sext_ln477_reg_3104[4]),
        .O(\apl1_reg_3279[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_8 
       (.I0(sext_ln477_reg_3104[3]),
        .O(\apl1_reg_3279[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[0]_i_9 
       (.I0(sext_ln477_reg_3104[2]),
        .O(\apl1_reg_3279[0]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[12]_i_10 
       (.I0(sext_ln599_fu_1813_p1[6]),
        .O(\apl1_reg_3279[12]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[12]_i_4 
       (.I0(sext_ln599_fu_1813_p1[11]),
        .I1(sext_ln599_fu_1813_p1[12]),
        .O(\apl1_reg_3279[12]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[12]_i_5 
       (.I0(sext_ln599_fu_1813_p1[10]),
        .I1(sext_ln599_fu_1813_p1[11]),
        .O(\apl1_reg_3279[12]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[12]_i_6 
       (.I0(sext_ln599_fu_1813_p1[9]),
        .I1(sext_ln599_fu_1813_p1[10]),
        .O(\apl1_reg_3279[12]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[12]_i_7 
       (.I0(sext_ln599_fu_1813_p1[8]),
        .I1(sext_ln599_fu_1813_p1[9]),
        .O(\apl1_reg_3279[12]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_10 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [11]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [12]),
        .O(\apl1_reg_3279[17]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_11 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [10]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [11]),
        .O(\apl1_reg_3279[17]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_12 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [9]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [10]),
        .O(\apl1_reg_3279[17]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_13 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [9]),
        .O(\apl1_reg_3279[17]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_reg_3279[17]_i_3 
       (.I0(sext_ln599_fu_1813_p1[15]),
        .I1(\apl1_reg_3279_reg[17]_i_2_n_40 ),
        .O(\apl1_reg_3279[17]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_4 
       (.I0(sext_ln599_fu_1813_p1[14]),
        .I1(sext_ln599_fu_1813_p1[15]),
        .O(\apl1_reg_3279[17]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_5 
       (.I0(sext_ln599_fu_1813_p1[13]),
        .I1(sext_ln599_fu_1813_p1[14]),
        .O(\apl1_reg_3279[17]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_6 
       (.I0(sext_ln599_fu_1813_p1[12]),
        .I1(sext_ln599_fu_1813_p1[13]),
        .O(\apl1_reg_3279[17]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_7 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [14]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [15]),
        .O(\apl1_reg_3279[17]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_8 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [13]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [14]),
        .O(\apl1_reg_3279[17]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[17]_i_9 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [12]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [13]),
        .O(\apl1_reg_3279[17]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_2 
       (.I0(sext_ln477_reg_3104[15]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .O(\apl1_reg_3279[4]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_3 
       (.I0(sext_ln477_reg_3104[15]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [7]),
        .O(\apl1_reg_3279[4]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_4 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [6]),
        .I1(sext_ln477_reg_3104[14]),
        .O(\apl1_reg_3279[4]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_5 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [5]),
        .I1(sext_ln477_reg_3104[13]),
        .O(\apl1_reg_3279[4]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_6 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [4]),
        .I1(sext_ln477_reg_3104[12]),
        .O(\apl1_reg_3279[4]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_7 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [3]),
        .I1(sext_ln477_reg_3104[11]),
        .O(\apl1_reg_3279[4]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_8 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [2]),
        .I1(sext_ln477_reg_3104[10]),
        .O(\apl1_reg_3279[4]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[4]_i_9 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [1]),
        .I1(sext_ln477_reg_3104[9]),
        .O(\apl1_reg_3279[4]_i_9_n_40 ));
  FDRE \apl1_reg_3279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_fu_1813_p1__0[0]),
        .Q(apl1_reg_3279[0]),
        .R(1'b0));
  CARRY8 \apl1_reg_3279_reg[0]_i_1 
       (.CI(\apl1_reg_3279[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_3279_reg[0]_i_1_n_40 ,\apl1_reg_3279_reg[0]_i_1_n_41 ,\apl1_reg_3279_reg[0]_i_1_n_42 ,\apl1_reg_3279_reg[0]_i_1_n_43 ,\apl1_reg_3279_reg[0]_i_1_n_44 ,\apl1_reg_3279_reg[0]_i_1_n_45 ,\apl1_reg_3279_reg[0]_i_1_n_46 ,\apl1_reg_3279_reg[0]_i_1_n_47 }),
        .DI({\sext_ln477_reg_3104_reg[15]_0 [0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln599_fu_1813_p1__0[0],\NLW_apl1_reg_3279_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\apl1_reg_3279[0]_i_3_n_40 ,\apl1_reg_3279[0]_i_4_n_40 ,\apl1_reg_3279[0]_i_5_n_40 ,\apl1_reg_3279[0]_i_6_n_40 ,\apl1_reg_3279[0]_i_7_n_40 ,\apl1_reg_3279[0]_i_8_n_40 ,\apl1_reg_3279[0]_i_9_n_40 ,\apl1_reg_3279[0]_i_10_n_40 }));
  FDRE \apl1_reg_3279_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[10]),
        .Q(apl1_reg_3279[10]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[11]),
        .Q(apl1_reg_3279[11]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[12]),
        .Q(apl1_reg_3279[12]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[13]),
        .Q(apl1_reg_3279[13]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[14]),
        .Q(apl1_reg_3279[14]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[15]),
        .Q(apl1_reg_3279[15]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[16]),
        .Q(apl1_reg_3279[16]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[17]),
        .Q(apl1_reg_3279[17]),
        .R(1'b0));
  CARRY8 \apl1_reg_3279_reg[17]_i_2 
       (.CI(\apl1_reg_3279_reg[4]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_3279_reg[17]_i_2_n_40 ,\NLW_apl1_reg_3279_reg[17]_i_2_CO_UNCONNECTED [6],\apl1_reg_3279_reg[17]_i_2_n_42 ,\apl1_reg_3279_reg[17]_i_2_n_43 ,\apl1_reg_3279_reg[17]_i_2_n_44 ,\apl1_reg_3279_reg[17]_i_2_n_45 ,\apl1_reg_3279_reg[17]_i_2_n_46 ,\apl1_reg_3279_reg[17]_i_2_n_47 }),
        .DI({1'b0,\sext_ln477_reg_3104_reg[15]_0 [14:8]}),
        .O({\NLW_apl1_reg_3279_reg[17]_i_2_O_UNCONNECTED [7],sext_ln599_fu_1813_p1[15:9]}),
        .S({1'b1,\apl1_reg_3279[17]_i_7_n_40 ,\apl1_reg_3279[17]_i_8_n_40 ,\apl1_reg_3279[17]_i_9_n_40 ,\apl1_reg_3279[17]_i_10_n_40 ,\apl1_reg_3279[17]_i_11_n_40 ,\apl1_reg_3279[17]_i_12_n_40 ,\apl1_reg_3279[17]_i_13_n_40 }));
  FDRE \apl1_reg_3279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_fu_1813_p1__0[1]),
        .Q(apl1_reg_3279[1]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_fu_1813_p1__0[2]),
        .Q(apl1_reg_3279[2]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_fu_1813_p1__0[3]),
        .Q(apl1_reg_3279[3]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(sext_ln599_fu_1813_p1__0[4]),
        .Q(apl1_reg_3279[4]),
        .R(1'b0));
  CARRY8 \apl1_reg_3279_reg[4]_i_1 
       (.CI(\apl1_reg_3279_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_3279_reg[4]_i_1_n_40 ,\apl1_reg_3279_reg[4]_i_1_n_41 ,\apl1_reg_3279_reg[4]_i_1_n_42 ,\apl1_reg_3279_reg[4]_i_1_n_43 ,\apl1_reg_3279_reg[4]_i_1_n_44 ,\apl1_reg_3279_reg[4]_i_1_n_45 ,\apl1_reg_3279_reg[4]_i_1_n_46 ,\apl1_reg_3279_reg[4]_i_1_n_47 }),
        .DI({sext_ln477_reg_3104[15],\sext_ln477_reg_3104_reg[15]_0 [7:1]}),
        .O({sext_ln599_fu_1813_p1[8:5],sext_ln599_fu_1813_p1__0[4:1]}),
        .S({\apl1_reg_3279[4]_i_2_n_40 ,\apl1_reg_3279[4]_i_3_n_40 ,\apl1_reg_3279[4]_i_4_n_40 ,\apl1_reg_3279[4]_i_5_n_40 ,\apl1_reg_3279[4]_i_6_n_40 ,\apl1_reg_3279[4]_i_7_n_40 ,\apl1_reg_3279[4]_i_8_n_40 ,\apl1_reg_3279[4]_i_9_n_40 }));
  FDRE \apl1_reg_3279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[5]),
        .Q(apl1_reg_3279[5]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[6]),
        .Q(apl1_reg_3279[6]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[7]),
        .Q(apl1_reg_3279[7]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[8]),
        .Q(apl1_reg_3279[8]),
        .R(1'b0));
  FDRE \apl1_reg_3279_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl1_fu_1825_p2[9]),
        .Q(apl1_reg_3279[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_10 
       (.I0(sext_ln580_3_fu_2649_p1[12]),
        .I1(sext_ln580_3_fu_2649_p1[13]),
        .O(\apl2_3_reg_3416[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_16 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [13]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [14]),
        .O(\apl2_3_reg_3416[15]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_17 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [12]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [13]),
        .O(\apl2_3_reg_3416[15]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_18 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [11]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [12]),
        .O(\apl2_3_reg_3416[15]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_19 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [10]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [11]),
        .O(\apl2_3_reg_3416[15]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_20 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [9]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [10]),
        .O(\apl2_3_reg_3416[15]_i_20_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_3_reg_3416[15]_i_22 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [13]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [11]),
        .I2(\apl2_3_reg_3416[15]_i_24_n_40 ),
        .I3(\sext_ln477_1_reg_3365_reg[15]_0 [12]),
        .O(\apl2_3_reg_3416[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_3_reg_3416[15]_i_24 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [10]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .I2(\sext_ln477_1_reg_3365_reg[15]_0 [6]),
        .I3(\apl2_3_reg_3416[7]_i_32_n_40 ),
        .I4(\sext_ln477_1_reg_3365_reg[15]_0 [7]),
        .I5(\sext_ln477_1_reg_3365_reg[15]_0 [9]),
        .O(\apl2_3_reg_3416[15]_i_24_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \apl2_3_reg_3416[15]_i_26 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [11]),
        .I1(\apl2_3_reg_3416[15]_i_24_n_40 ),
        .O(\apl2_3_reg_3416[15]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_3_reg_3416[15]_i_8 
       (.I0(sext_ln580_3_fu_2649_p1[14]),
        .I1(\apl2_3_reg_3416_reg[15]_i_2_n_42 ),
        .O(\apl2_3_reg_3416[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[15]_i_9 
       (.I0(sext_ln580_3_fu_2649_p1[13]),
        .I1(sext_ln580_3_fu_2649_p1[14]),
        .O(\apl2_3_reg_3416[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_13 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [8]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [9]),
        .O(\apl2_3_reg_3416[7]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_14 
       (.I0(sext_ln479_2_reg_3370[14]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [8]),
        .O(\apl2_3_reg_3416[7]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_15 
       (.I0(sext_ln479_2_reg_3370[14]),
        .I1(\sext_ln479_2_reg_3370_reg[14]_0 [7]),
        .O(\apl2_3_reg_3416[7]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_16 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [6]),
        .I1(sext_ln479_2_reg_3370[13]),
        .O(\apl2_3_reg_3416[7]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_17 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [5]),
        .I1(sext_ln479_2_reg_3370[12]),
        .O(\apl2_3_reg_3416[7]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_18 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [4]),
        .I1(sext_ln479_2_reg_3370[11]),
        .O(\apl2_3_reg_3416[7]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_19 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [3]),
        .I1(sext_ln479_2_reg_3370[10]),
        .O(\apl2_3_reg_3416[7]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_20 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [2]),
        .I1(sext_ln479_2_reg_3370[9]),
        .O(\apl2_3_reg_3416[7]_i_20_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_21 
       (.I0(sext_ln479_2_reg_3370[0]),
        .O(\apl2_3_reg_3416[7]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_22 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [1]),
        .I1(sext_ln479_2_reg_3370[8]),
        .O(\apl2_3_reg_3416[7]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_3_reg_3416[7]_i_23 
       (.I0(\sext_ln479_2_reg_3370_reg[14]_0 [0]),
        .I1(sext_ln479_2_reg_3370[7]),
        .O(\apl2_3_reg_3416[7]_i_23_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_24 
       (.I0(sext_ln479_2_reg_3370[6]),
        .O(\apl2_3_reg_3416[7]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_25 
       (.I0(sext_ln479_2_reg_3370[5]),
        .O(\apl2_3_reg_3416[7]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_26 
       (.I0(sext_ln479_2_reg_3370[4]),
        .O(\apl2_3_reg_3416[7]_i_26_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_27 
       (.I0(sext_ln479_2_reg_3370[3]),
        .O(\apl2_3_reg_3416[7]_i_27_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_28 
       (.I0(sext_ln479_2_reg_3370[2]),
        .O(\apl2_3_reg_3416[7]_i_28_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_3_reg_3416[7]_i_29 
       (.I0(sext_ln479_2_reg_3370[1]),
        .O(\apl2_3_reg_3416[7]_i_29_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_3_reg_3416[7]_i_30 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [9]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [7]),
        .I2(\apl2_3_reg_3416[7]_i_32_n_40 ),
        .I3(\sext_ln477_1_reg_3365_reg[15]_0 [6]),
        .I4(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .O(\apl2_3_reg_3416[7]_i_30_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_3_reg_3416[7]_i_31 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [6]),
        .I2(\apl2_3_reg_3416[7]_i_32_n_40 ),
        .I3(\sext_ln477_1_reg_3365_reg[15]_0 [7]),
        .O(\apl2_3_reg_3416[7]_i_31_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_3_reg_3416[7]_i_32 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [5]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [0]),
        .I2(\sext_ln477_1_reg_3365_reg[15]_0 [4]),
        .I3(\sext_ln477_1_reg_3365_reg[15]_0 [1]),
        .I4(\sext_ln477_1_reg_3365_reg[15]_0 [2]),
        .I5(\sext_ln477_1_reg_3365_reg[15]_0 [3]),
        .O(\apl2_3_reg_3416[7]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_3_reg_3416[7]_i_33 
       (.I0(\sext_ln477_1_reg_3365_reg[15]_0 [3]),
        .I1(\sext_ln477_1_reg_3365_reg[15]_0 [2]),
        .I2(\sext_ln477_1_reg_3365_reg[15]_0 [1]),
        .I3(\sext_ln477_1_reg_3365_reg[15]_0 [4]),
        .I4(\sext_ln477_1_reg_3365_reg[15]_0 [0]),
        .O(\apl2_3_reg_3416[7]_i_33_n_40 ));
  FDRE \apl2_3_reg_3416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[0]),
        .Q(apl2_3_reg_3416[0]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[10]),
        .Q(apl2_3_reg_3416[10]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[11]),
        .Q(apl2_3_reg_3416[11]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[12]),
        .Q(apl2_3_reg_3416[12]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[13]),
        .Q(apl2_3_reg_3416[13]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[14]),
        .Q(apl2_3_reg_3416[14]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[15]),
        .Q(apl2_3_reg_3416[15]),
        .R(1'b0));
  CARRY8 \apl2_3_reg_3416_reg[15]_i_2 
       (.CI(\apl2_3_reg_3416_reg[7]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED [7:6],\apl2_3_reg_3416_reg[15]_i_2_n_42 ,\NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED [4],\apl2_3_reg_3416_reg[15]_i_2_n_44 ,\apl2_3_reg_3416_reg[15]_i_2_n_45 ,\apl2_3_reg_3416_reg[15]_i_2_n_46 ,\apl2_3_reg_3416_reg[15]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,\sext_ln479_2_reg_3370_reg[14]_0 [13:9]}),
        .O({\NLW_apl2_3_reg_3416_reg[15]_i_2_O_UNCONNECTED [7:5],sext_ln580_3_fu_2649_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\apl2_3_reg_3416[15]_i_16_n_40 ,\apl2_3_reg_3416[15]_i_17_n_40 ,\apl2_3_reg_3416[15]_i_18_n_40 ,\apl2_3_reg_3416[15]_i_19_n_40 ,\apl2_3_reg_3416[15]_i_20_n_40 }));
  FDRE \apl2_3_reg_3416_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[16]),
        .Q(apl2_3_reg_3416[16]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[1]),
        .Q(apl2_3_reg_3416[1]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[2]),
        .Q(apl2_3_reg_3416[2]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[3]),
        .Q(apl2_3_reg_3416[3]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[4]),
        .Q(apl2_3_reg_3416[4]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[5]),
        .Q(apl2_3_reg_3416[5]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[6]),
        .Q(apl2_3_reg_3416[6]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[7]),
        .Q(apl2_3_reg_3416[7]),
        .R(1'b0));
  CARRY8 \apl2_3_reg_3416_reg[7]_i_3 
       (.CI(\apl2_3_reg_3416_reg[7]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_3_reg_3416_reg[7]_i_3_n_40 ,\apl2_3_reg_3416_reg[7]_i_3_n_41 ,\apl2_3_reg_3416_reg[7]_i_3_n_42 ,\apl2_3_reg_3416_reg[7]_i_3_n_43 ,\apl2_3_reg_3416_reg[7]_i_3_n_44 ,\apl2_3_reg_3416_reg[7]_i_3_n_45 ,\apl2_3_reg_3416_reg[7]_i_3_n_46 ,\apl2_3_reg_3416_reg[7]_i_3_n_47 }),
        .DI({\sext_ln479_2_reg_3370_reg[14]_0 [8],sext_ln479_2_reg_3370[14],\sext_ln479_2_reg_3370_reg[14]_0 [7:2]}),
        .O(sext_ln580_3_fu_2649_p1[9:2]),
        .S({\apl2_3_reg_3416[7]_i_13_n_40 ,\apl2_3_reg_3416[7]_i_14_n_40 ,\apl2_3_reg_3416[7]_i_15_n_40 ,\apl2_3_reg_3416[7]_i_16_n_40 ,\apl2_3_reg_3416[7]_i_17_n_40 ,\apl2_3_reg_3416[7]_i_18_n_40 ,\apl2_3_reg_3416[7]_i_19_n_40 ,\apl2_3_reg_3416[7]_i_20_n_40 }));
  CARRY8 \apl2_3_reg_3416_reg[7]_i_4 
       (.CI(\apl2_3_reg_3416[7]_i_21_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_3_reg_3416_reg[7]_i_4_n_40 ,\apl2_3_reg_3416_reg[7]_i_4_n_41 ,\apl2_3_reg_3416_reg[7]_i_4_n_42 ,\apl2_3_reg_3416_reg[7]_i_4_n_43 ,\apl2_3_reg_3416_reg[7]_i_4_n_44 ,\apl2_3_reg_3416_reg[7]_i_4_n_45 ,\apl2_3_reg_3416_reg[7]_i_4_n_46 ,\apl2_3_reg_3416_reg[7]_i_4_n_47 }),
        .DI({\sext_ln479_2_reg_3370_reg[14]_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln580_3_fu_2649_p1[1:0],\NLW_apl2_3_reg_3416_reg[7]_i_4_O_UNCONNECTED [5:0]}),
        .S({\apl2_3_reg_3416[7]_i_22_n_40 ,\apl2_3_reg_3416[7]_i_23_n_40 ,\apl2_3_reg_3416[7]_i_24_n_40 ,\apl2_3_reg_3416[7]_i_25_n_40 ,\apl2_3_reg_3416[7]_i_26_n_40 ,\apl2_3_reg_3416[7]_i_27_n_40 ,\apl2_3_reg_3416[7]_i_28_n_40 ,\apl2_3_reg_3416[7]_i_29_n_40 }));
  FDRE \apl2_3_reg_3416_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[8]),
        .Q(apl2_3_reg_3416[8]),
        .R(1'b0));
  FDRE \apl2_3_reg_3416_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(apl2_3_fu_2659_p2[9]),
        .Q(apl2_3_reg_3416[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_10 
       (.I0(sext_ln580_1_fu_1771_p1[12]),
        .I1(sext_ln580_1_fu_1771_p1[13]),
        .O(\apl2_reg_3273[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_16 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [13]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [14]),
        .O(\apl2_reg_3273[15]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_17 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [12]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [13]),
        .O(\apl2_reg_3273[15]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_18 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [11]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [12]),
        .O(\apl2_reg_3273[15]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_19 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [10]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [11]),
        .O(\apl2_reg_3273[15]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_20 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [9]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [10]),
        .O(\apl2_reg_3273[15]_i_20_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_reg_3273[15]_i_22 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [13]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [11]),
        .I2(\apl2_reg_3273[15]_i_24_n_40 ),
        .I3(\sext_ln477_reg_3104_reg[15]_0 [12]),
        .O(\apl2_reg_3273[15]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_reg_3273[15]_i_24 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [10]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .I2(\sext_ln477_reg_3104_reg[15]_0 [6]),
        .I3(\apl2_reg_3273[7]_i_32_n_40 ),
        .I4(\sext_ln477_reg_3104_reg[15]_0 [7]),
        .I5(\sext_ln477_reg_3104_reg[15]_0 [9]),
        .O(\apl2_reg_3273[15]_i_24_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \apl2_reg_3273[15]_i_26 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [11]),
        .I1(\apl2_reg_3273[15]_i_24_n_40 ),
        .O(\apl2_reg_3273[15]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_reg_3273[15]_i_8 
       (.I0(sext_ln580_1_fu_1771_p1[14]),
        .I1(\apl2_reg_3273_reg[15]_i_2_n_42 ),
        .O(\apl2_reg_3273[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[15]_i_9 
       (.I0(sext_ln580_1_fu_1771_p1[13]),
        .I1(sext_ln580_1_fu_1771_p1[14]),
        .O(\apl2_reg_3273[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_13 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [8]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [9]),
        .O(\apl2_reg_3273[7]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_14 
       (.I0(sext_ln479_reg_3109[14]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [8]),
        .O(\apl2_reg_3273[7]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_15 
       (.I0(sext_ln479_reg_3109[14]),
        .I1(\sext_ln479_reg_3109_reg[14]_0 [7]),
        .O(\apl2_reg_3273[7]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_16 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [6]),
        .I1(sext_ln479_reg_3109[13]),
        .O(\apl2_reg_3273[7]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_17 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [5]),
        .I1(sext_ln479_reg_3109[12]),
        .O(\apl2_reg_3273[7]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_18 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [4]),
        .I1(sext_ln479_reg_3109[11]),
        .O(\apl2_reg_3273[7]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_19 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [3]),
        .I1(sext_ln479_reg_3109[10]),
        .O(\apl2_reg_3273[7]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_20 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [2]),
        .I1(sext_ln479_reg_3109[9]),
        .O(\apl2_reg_3273[7]_i_20_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_21 
       (.I0(sext_ln479_reg_3109[0]),
        .O(\apl2_reg_3273[7]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_22 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [1]),
        .I1(sext_ln479_reg_3109[8]),
        .O(\apl2_reg_3273[7]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl2_reg_3273[7]_i_23 
       (.I0(\sext_ln479_reg_3109_reg[14]_0 [0]),
        .I1(sext_ln479_reg_3109[7]),
        .O(\apl2_reg_3273[7]_i_23_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_24 
       (.I0(sext_ln479_reg_3109[6]),
        .O(\apl2_reg_3273[7]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_25 
       (.I0(sext_ln479_reg_3109[5]),
        .O(\apl2_reg_3273[7]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_26 
       (.I0(sext_ln479_reg_3109[4]),
        .O(\apl2_reg_3273[7]_i_26_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_27 
       (.I0(sext_ln479_reg_3109[3]),
        .O(\apl2_reg_3273[7]_i_27_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_28 
       (.I0(sext_ln479_reg_3109[2]),
        .O(\apl2_reg_3273[7]_i_28_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl2_reg_3273[7]_i_29 
       (.I0(sext_ln479_reg_3109[1]),
        .O(\apl2_reg_3273[7]_i_29_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_reg_3273[7]_i_30 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [9]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [7]),
        .I2(\apl2_reg_3273[7]_i_32_n_40 ),
        .I3(\sext_ln477_reg_3104_reg[15]_0 [6]),
        .I4(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .O(\apl2_reg_3273[7]_i_30_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \apl2_reg_3273[7]_i_31 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [6]),
        .I2(\apl2_reg_3273[7]_i_32_n_40 ),
        .I3(\sext_ln477_reg_3104_reg[15]_0 [7]),
        .O(\apl2_reg_3273[7]_i_31_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \apl2_reg_3273[7]_i_32 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [5]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [0]),
        .I2(\sext_ln477_reg_3104_reg[15]_0 [4]),
        .I3(\sext_ln477_reg_3104_reg[15]_0 [1]),
        .I4(\sext_ln477_reg_3104_reg[15]_0 [2]),
        .I5(\sext_ln477_reg_3104_reg[15]_0 [3]),
        .O(\apl2_reg_3273[7]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \apl2_reg_3273[7]_i_33 
       (.I0(\sext_ln477_reg_3104_reg[15]_0 [3]),
        .I1(\sext_ln477_reg_3104_reg[15]_0 [2]),
        .I2(\sext_ln477_reg_3104_reg[15]_0 [1]),
        .I3(\sext_ln477_reg_3104_reg[15]_0 [4]),
        .I4(\sext_ln477_reg_3104_reg[15]_0 [0]),
        .O(\apl2_reg_3273[7]_i_33_n_40 ));
  FDRE \apl2_reg_3273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[0]),
        .Q(apl2_reg_3273[0]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[10]),
        .Q(apl2_reg_3273[10]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[11]),
        .Q(apl2_reg_3273[11]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[12]),
        .Q(apl2_reg_3273[12]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[13]),
        .Q(apl2_reg_3273[13]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[14]),
        .Q(apl2_reg_3273[14]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[15]),
        .Q(apl2_reg_3273[15]),
        .R(1'b0));
  CARRY8 \apl2_reg_3273_reg[15]_i_2 
       (.CI(\apl2_reg_3273_reg[7]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED [7:6],\apl2_reg_3273_reg[15]_i_2_n_42 ,\NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED [4],\apl2_reg_3273_reg[15]_i_2_n_44 ,\apl2_reg_3273_reg[15]_i_2_n_45 ,\apl2_reg_3273_reg[15]_i_2_n_46 ,\apl2_reg_3273_reg[15]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,\sext_ln479_reg_3109_reg[14]_0 [13:9]}),
        .O({\NLW_apl2_reg_3273_reg[15]_i_2_O_UNCONNECTED [7:5],sext_ln580_1_fu_1771_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\apl2_reg_3273[15]_i_16_n_40 ,\apl2_reg_3273[15]_i_17_n_40 ,\apl2_reg_3273[15]_i_18_n_40 ,\apl2_reg_3273[15]_i_19_n_40 ,\apl2_reg_3273[15]_i_20_n_40 }));
  FDRE \apl2_reg_3273_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[16]),
        .Q(apl2_reg_3273[16]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[1]),
        .Q(apl2_reg_3273[1]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[2]),
        .Q(apl2_reg_3273[2]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[3]),
        .Q(apl2_reg_3273[3]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[4]),
        .Q(apl2_reg_3273[4]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[5]),
        .Q(apl2_reg_3273[5]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[6]),
        .Q(apl2_reg_3273[6]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[7]),
        .Q(apl2_reg_3273[7]),
        .R(1'b0));
  CARRY8 \apl2_reg_3273_reg[7]_i_3 
       (.CI(\apl2_reg_3273_reg[7]_i_4_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_3273_reg[7]_i_3_n_40 ,\apl2_reg_3273_reg[7]_i_3_n_41 ,\apl2_reg_3273_reg[7]_i_3_n_42 ,\apl2_reg_3273_reg[7]_i_3_n_43 ,\apl2_reg_3273_reg[7]_i_3_n_44 ,\apl2_reg_3273_reg[7]_i_3_n_45 ,\apl2_reg_3273_reg[7]_i_3_n_46 ,\apl2_reg_3273_reg[7]_i_3_n_47 }),
        .DI({\sext_ln479_reg_3109_reg[14]_0 [8],sext_ln479_reg_3109[14],\sext_ln479_reg_3109_reg[14]_0 [7:2]}),
        .O(sext_ln580_1_fu_1771_p1[9:2]),
        .S({\apl2_reg_3273[7]_i_13_n_40 ,\apl2_reg_3273[7]_i_14_n_40 ,\apl2_reg_3273[7]_i_15_n_40 ,\apl2_reg_3273[7]_i_16_n_40 ,\apl2_reg_3273[7]_i_17_n_40 ,\apl2_reg_3273[7]_i_18_n_40 ,\apl2_reg_3273[7]_i_19_n_40 ,\apl2_reg_3273[7]_i_20_n_40 }));
  CARRY8 \apl2_reg_3273_reg[7]_i_4 
       (.CI(\apl2_reg_3273[7]_i_21_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_3273_reg[7]_i_4_n_40 ,\apl2_reg_3273_reg[7]_i_4_n_41 ,\apl2_reg_3273_reg[7]_i_4_n_42 ,\apl2_reg_3273_reg[7]_i_4_n_43 ,\apl2_reg_3273_reg[7]_i_4_n_44 ,\apl2_reg_3273_reg[7]_i_4_n_45 ,\apl2_reg_3273_reg[7]_i_4_n_46 ,\apl2_reg_3273_reg[7]_i_4_n_47 }),
        .DI({\sext_ln479_reg_3109_reg[14]_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln580_1_fu_1771_p1[1:0],\NLW_apl2_reg_3273_reg[7]_i_4_O_UNCONNECTED [5:0]}),
        .S({\apl2_reg_3273[7]_i_22_n_40 ,\apl2_reg_3273[7]_i_23_n_40 ,\apl2_reg_3273[7]_i_24_n_40 ,\apl2_reg_3273[7]_i_25_n_40 ,\apl2_reg_3273[7]_i_26_n_40 ,\apl2_reg_3273[7]_i_27_n_40 ,\apl2_reg_3273[7]_i_28_n_40 ,\apl2_reg_3273[7]_i_29_n_40 }));
  FDRE \apl2_reg_3273_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[8]),
        .Q(apl2_reg_3273[8]),
        .R(1'b0));
  FDRE \apl2_reg_3273_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(apl2_fu_1781_p2[9]),
        .Q(apl2_reg_3273[9]),
        .R(1'b0));
  FDRE \delay_bph_addr_1_reg_3403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_10_fu_386[0]),
        .Q(delay_bph_addr_reg_3411[0]),
        .R(1'b0));
  FDRE \delay_bph_addr_1_reg_3403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_10_fu_386[1]),
        .Q(delay_bph_addr_reg_3411[1]),
        .R(1'b0));
  FDRE \delay_bph_addr_1_reg_3403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_10_fu_386[2]),
        .Q(delay_bph_addr_reg_3411[2]),
        .R(1'b0));
  FDRE \delay_bpl_addr_1_reg_3239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_6_fu_370[0]),
        .Q(delay_bpl_addr_reg_3247[0]),
        .R(1'b0));
  FDRE \delay_bpl_addr_1_reg_3239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_6_fu_370[1]),
        .Q(delay_bpl_addr_reg_3247[1]),
        .R(1'b0));
  FDRE \delay_bpl_addr_1_reg_3239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(i_6_fu_370[2]),
        .Q(delay_bpl_addr_reg_3247[2]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [0]),
        .Q(delay_dhx_load_3_reg_3428[0]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [10]),
        .Q(delay_dhx_load_3_reg_3428[10]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [11]),
        .Q(delay_dhx_load_3_reg_3428[11]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [12]),
        .Q(delay_dhx_load_3_reg_3428[12]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [13]),
        .Q(delay_dhx_load_3_reg_3428[13]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [1]),
        .Q(delay_dhx_load_3_reg_3428[1]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [2]),
        .Q(delay_dhx_load_3_reg_3428[2]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [3]),
        .Q(delay_dhx_load_3_reg_3428[3]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [4]),
        .Q(delay_dhx_load_3_reg_3428[4]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [5]),
        .Q(delay_dhx_load_3_reg_3428[5]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [6]),
        .Q(delay_dhx_load_3_reg_3428[6]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [7]),
        .Q(delay_dhx_load_3_reg_3428[7]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [8]),
        .Q(delay_dhx_load_3_reg_3428[8]),
        .R(1'b0));
  FDRE \delay_dhx_load_3_reg_3428_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [8]),
        .D(\delay_dhx_load_3_reg_3428_reg[13]_0 [9]),
        .Q(delay_dhx_load_3_reg_3428[9]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [0]),
        .Q(delay_dhx_load_5_reg_3433[0]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [10]),
        .Q(delay_dhx_load_5_reg_3433[10]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [11]),
        .Q(delay_dhx_load_5_reg_3433[11]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [12]),
        .Q(delay_dhx_load_5_reg_3433[12]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [13]),
        .Q(delay_dhx_load_5_reg_3433[13]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [1]),
        .Q(delay_dhx_load_5_reg_3433[1]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [2]),
        .Q(delay_dhx_load_5_reg_3433[2]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [3]),
        .Q(delay_dhx_load_5_reg_3433[3]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [4]),
        .Q(delay_dhx_load_5_reg_3433[4]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [5]),
        .Q(delay_dhx_load_5_reg_3433[5]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [6]),
        .Q(delay_dhx_load_5_reg_3433[6]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [7]),
        .Q(delay_dhx_load_5_reg_3433[7]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [8]),
        .Q(delay_dhx_load_5_reg_3433[8]),
        .R(1'b0));
  FDRE \delay_dhx_load_5_reg_3433_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\delay_dhx_load_5_reg_3433_reg[13]_1 [9]),
        .Q(delay_dhx_load_5_reg_3433[9]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[0]),
        .Q(delay_dltx_load_3_reg_3285[0]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[10]),
        .Q(delay_dltx_load_3_reg_3285[10]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[11]),
        .Q(delay_dltx_load_3_reg_3285[11]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[12]),
        .Q(delay_dltx_load_3_reg_3285[12]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[13]),
        .Q(delay_dltx_load_3_reg_3285[13]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[14]),
        .Q(delay_dltx_load_3_reg_3285[14]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[15]),
        .Q(delay_dltx_load_3_reg_3285[15]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[1]),
        .Q(delay_dltx_load_3_reg_3285[1]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[2]),
        .Q(delay_dltx_load_3_reg_3285[2]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[3]),
        .Q(delay_dltx_load_3_reg_3285[3]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[4]),
        .Q(delay_dltx_load_3_reg_3285[4]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[5]),
        .Q(delay_dltx_load_3_reg_3285[5]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[6]),
        .Q(delay_dltx_load_3_reg_3285[6]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[7]),
        .Q(delay_dltx_load_3_reg_3285[7]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[8]),
        .Q(delay_dltx_load_3_reg_3285[8]),
        .R(1'b0));
  FDRE \delay_dltx_load_3_reg_3285_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [5]),
        .D(A[9]),
        .Q(delay_dltx_load_3_reg_3285[9]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [0]),
        .Q(delay_dltx_load_5_reg_3290[0]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [10]),
        .Q(delay_dltx_load_5_reg_3290[10]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [11]),
        .Q(delay_dltx_load_5_reg_3290[11]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [12]),
        .Q(delay_dltx_load_5_reg_3290[12]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [13]),
        .Q(delay_dltx_load_5_reg_3290[13]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [14]),
        .Q(delay_dltx_load_5_reg_3290[14]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [15]),
        .Q(delay_dltx_load_5_reg_3290[15]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [1]),
        .Q(delay_dltx_load_5_reg_3290[1]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [2]),
        .Q(delay_dltx_load_5_reg_3290[2]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [3]),
        .Q(delay_dltx_load_5_reg_3290[3]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [4]),
        .Q(delay_dltx_load_5_reg_3290[4]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [5]),
        .Q(delay_dltx_load_5_reg_3290[5]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [6]),
        .Q(delay_dltx_load_5_reg_3290[6]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [7]),
        .Q(delay_dltx_load_5_reg_3290[7]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [8]),
        .Q(delay_dltx_load_5_reg_3290[8]),
        .R(1'b0));
  FDRE \delay_dltx_load_5_reg_3290_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\delay_dltx_load_5_reg_3290_reg[15]_0 [9]),
        .Q(delay_dltx_load_5_reg_3290[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h5C)) 
    \deth[10]_i_1 
       (.I0(\deth[10]_i_2_n_40 ),
        .I1(\deth[11]_i_2_n_40 ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF05FFF3F)) 
    \deth[10]_i_2 
       (.I0(\detl_reg[13] [5]),
        .I1(\detl_reg[13] [7]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I3(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .I4(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .O(\deth[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFFFF000030103010)) 
    \deth[11]_i_1 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I3(\detl_reg[13] [7]),
        .I4(\deth[11]_i_2_n_40 ),
        .I5(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \deth[11]_i_2 
       (.I0(\detl_reg[13] [8]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .I2(\detl_reg[13] [6]),
        .I3(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I4(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .O(\deth[11]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h3010202030100000)) 
    \deth[12]_i_1 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I3(\detl_reg[13] [7]),
        .I4(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I5(\detl_reg[13] [8]),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h40440000)) 
    \deth[13]_i_1 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I2(\detl_reg[13] [8]),
        .I3(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I4(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \deth[14]_i_1 
       (.I0(grp_encode_fu_453_deth_o_ap_vld),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \deth[14]_i_2 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .I3(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \deth[3]_i_1 
       (.I0(\deth_reg[3]_1 ),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I2(\deth[3]_i_2_n_40 ),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \deth[3]_i_2 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I1(\deth_reg[3] ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .I3(\deth_reg[3]_0 ),
        .I4(grp_encode_fu_453_deth_o_ap_vld),
        .I5(DSP_ALU_INST_1[0]),
        .O(\deth[3]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \deth[9]_i_1 
       (.I0(\deth_reg[9] ),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .I2(\deth[10]_i_2_n_40 ),
        .O(\trunc_ln522_1_reg_3355_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \detl[10]_i_1 
       (.I0(\detl[10]_i_2_n_40 ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl[11]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'h0B0B3000)) 
    \detl[10]_i_2 
       (.I0(\detl_reg[13] [7]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I3(\detl_reg[13] [5]),
        .I4(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .O(\detl[10]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hFFFF000050085008)) 
    \detl[11]_i_1 
       (.I0(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I1(\detl_reg[13] [7]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I4(\detl[11]_i_2_n_40 ),
        .I5(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .O(\trunc_ln_reg_3201_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'h0202C000)) 
    \detl[11]_i_2 
       (.I0(\detl_reg[13] [6]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\detl_reg[13] [8]),
        .I4(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .O(\detl[11]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h50085008000A0000)) 
    \detl[12]_i_1 
       (.I0(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I1(\detl_reg[13] [7]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I4(\detl_reg[13] [8]),
        .I5(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .O(\trunc_ln_reg_3201_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h02000202)) 
    \detl[13]_i_1 
       (.I0(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I3(\detl_reg[13] [8]),
        .I4(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .O(\trunc_ln_reg_3201_reg[0]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \detl[14]_i_1 
       (.I0(grp_encode_fu_453_detl_o_ap_vld),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \detl[14]_i_2 
       (.I0(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .O(\trunc_ln_reg_3201_reg[0]_0 [10]));
  LUT5 #(
    .INIT(32'hE200E2FF)) 
    \detl[3]_i_1 
       (.I0(\detl_reg[3] ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\detl_reg[3]_0 ),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I4(\detl[4]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \detl[4]_i_1 
       (.I0(\detl_reg[5] ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl[4]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000000003F733F7F)) 
    \detl[4]_i_2 
       (.I0(\detl_reg[13] [1]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I4(\detl_reg[13] [5]),
        .I5(\detl[4]_i_3_n_40 ),
        .O(\detl[4]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h000000004F454A40)) 
    \detl[4]_i_3 
       (.I0(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I1(\detl_reg[13] [3]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\detl_reg[13] [0]),
        .I4(\detl_reg[13] [7]),
        .I5(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .O(\detl[4]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \detl[5]_i_1 
       (.I0(\detl_reg[5] ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl[6]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \detl[6]_i_1 
       (.I0(\detl[6]_i_2_n_40 ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl[7]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFF47FF47FFFF0000)) 
    \detl[6]_i_2 
       (.I0(\detl_reg[13] [3]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I2(\detl_reg[13] [7]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I4(\detl[6]_i_3_n_40 ),
        .I5(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .O(\detl[6]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h3D403D7C)) 
    \detl[6]_i_3 
       (.I0(\detl_reg[13] [1]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I4(\detl_reg[13] [5]),
        .O(\detl[6]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \detl[7]_i_1 
       (.I0(\detl[7]_i_2_n_40 ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl_reg[7] ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \detl[7]_i_2 
       (.I0(\detl_reg[13] [4]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I2(\detl_reg[13] [8]),
        .I3(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .I4(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I5(\detl[7]_i_3_n_40 ),
        .O(\detl[7]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'h0202BC80)) 
    \detl[7]_i_3 
       (.I0(\detl_reg[13] [2]),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .I2(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .I3(\detl_reg[13] [6]),
        .I4(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .O(\detl[7]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \detl[9]_i_1 
       (.I0(\detl_reg[9] ),
        .I1(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .I2(\detl[10]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFF8A88)) 
    encoded_ce0_INST_0
       (.I0(\q0_reg[11] [5]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(grp_encode_fu_453_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_40_[0] ),
        .I4(\q0_reg[11] [6]),
        .O(encoded_ce0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    encoded_we0_INST_0
       (.I0(\ap_CS_fsm_reg_n_40_[0] ),
        .I1(grp_encode_fu_453_ap_start_reg),
        .I2(grp_encode_fu_453_ap_ready),
        .I3(\q0_reg[11] [5]),
        .O(encoded_we0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_encode_fu_453_ap_start_reg_i_1
       (.I0(\q0_reg[11] [4]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(grp_encode_fu_453_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_10_fu_386[0]_i_1 
       (.I0(i_10_fu_386[0]),
        .O(grp_fu_811_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_10_fu_386[1]_i_1 
       (.I0(i_10_fu_386[0]),
        .I1(i_10_fu_386[1]),
        .O(grp_fu_811_p2[1]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_10_fu_386[2]_i_1 
       (.I0(ap_CS_fsm_state29),
        .I1(i_10_fu_386[0]),
        .I2(i_10_fu_386[1]),
        .I3(i_10_fu_386[2]),
        .O(i_10_fu_38604_out));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_10_fu_386[2]_i_2 
       (.I0(i_10_fu_386[2]),
        .I1(i_10_fu_386[1]),
        .I2(i_10_fu_386[0]),
        .O(grp_fu_811_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_10_fu_386_reg[0] 
       (.C(ap_clk),
        .CE(i_10_fu_38604_out),
        .D(grp_fu_811_p2[0]),
        .Q(i_10_fu_386[0]),
        .R(grp_encode_fu_453_deth_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \i_10_fu_386_reg[1] 
       (.C(ap_clk),
        .CE(i_10_fu_38604_out),
        .D(grp_fu_811_p2[1]),
        .Q(i_10_fu_386[1]),
        .R(grp_encode_fu_453_deth_o_ap_vld));
  FDRE #(
    .INIT(1'b0)) 
    \i_10_fu_386_reg[2] 
       (.C(ap_clk),
        .CE(i_10_fu_38604_out),
        .D(grp_fu_811_p2[2]),
        .Q(i_10_fu_386[2]),
        .R(grp_encode_fu_453_deth_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_350[0]_i_1 
       (.I0(i_1_fu_350_reg[0]),
        .O(\i_1_fu_350[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_350[1]_i_1 
       (.I0(i_1_fu_350_reg[1]),
        .I1(i_1_fu_350_reg[0]),
        .O(i_12_fu_1027_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_350[2]_i_1 
       (.I0(i_1_fu_350_reg[2]),
        .I1(i_1_fu_350_reg[0]),
        .I2(i_1_fu_350_reg[1]),
        .O(i_12_fu_1027_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_350[3]_i_1 
       (.I0(i_1_fu_350_reg[3]),
        .I1(i_1_fu_350_reg[1]),
        .I2(i_1_fu_350_reg[0]),
        .I3(i_1_fu_350_reg[2]),
        .O(i_12_fu_1027_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_fu_350[4]_i_1 
       (.I0(i_1_fu_350_reg[4]),
        .I1(i_1_fu_350_reg[2]),
        .I2(i_1_fu_350_reg[0]),
        .I3(i_1_fu_350_reg[1]),
        .I4(i_1_fu_350_reg[3]),
        .O(i_12_fu_1027_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\i_1_fu_350[0]_i_1_n_40 ),
        .Q(i_1_fu_350_reg[0]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_350_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(i_12_fu_1027_p2[1]),
        .Q(i_1_fu_350_reg[1]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_350_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(i_12_fu_1027_p2[2]),
        .Q(i_1_fu_350_reg[2]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_350_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(i_12_fu_1027_p2[3]),
        .Q(i_1_fu_350_reg[3]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_350_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(i_12_fu_1027_p2[4]),
        .Q(i_1_fu_350_reg[4]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \i_25_fu_220[5]_i_1 
       (.I0(\q0_reg[11] [3]),
        .I1(\i_25_fu_220_reg[5] [0]),
        .I2(\i_25_fu_220_reg[5] [1]),
        .I3(\i_25_fu_220_reg[5] [2]),
        .I4(\i_25_fu_220_reg[5] [3]),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_fu_362[0]_i_1 
       (.I0(i_4_fu_362[0]),
        .O(i_14_fu_1124_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_fu_362[1]_i_1 
       (.I0(i_4_fu_362[0]),
        .I1(i_4_fu_362[1]),
        .O(i_14_fu_1124_p2[1]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \i_4_fu_362[2]_i_1 
       (.I0(i_1_fu_350_reg[4]),
        .I1(i_1_fu_350_reg[3]),
        .I2(i_1_fu_350_reg[2]),
        .I3(i_1_fu_350_reg[1]),
        .I4(i_1_fu_350_reg[0]),
        .I5(ap_CS_fsm_state6),
        .O(\i_4_fu_362[2]_i_1_n_40 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_4_fu_362[2]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(i_4_fu_362[0]),
        .I2(i_4_fu_362[1]),
        .I3(i_4_fu_362[2]),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_4_fu_362[2]_i_3 
       (.I0(i_4_fu_362[2]),
        .I1(i_4_fu_362[1]),
        .I2(i_4_fu_362[0]),
        .O(i_14_fu_1124_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \i_4_fu_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(i_14_fu_1124_p2[0]),
        .Q(i_4_fu_362[0]),
        .S(\i_4_fu_362[2]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(i_14_fu_1124_p2[1]),
        .Q(i_4_fu_362[1]),
        .R(\i_4_fu_362[2]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_4_fu_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(i_14_fu_1124_p2[2]),
        .Q(i_4_fu_362[2]),
        .R(\i_4_fu_362[2]_i_1_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_fu_370[0]_i_1 
       (.I0(i_6_fu_370[0]),
        .O(grp_fu_769_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_6_fu_370[1]_i_1 
       (.I0(i_6_fu_370[0]),
        .I1(i_6_fu_370[1]),
        .O(grp_fu_769_p2[1]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_6_fu_370[2]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(i_6_fu_370[0]),
        .I2(i_6_fu_370[1]),
        .I3(i_6_fu_370[2]),
        .O(i_6_fu_3700));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_6_fu_370[2]_i_2 
       (.I0(i_6_fu_370[2]),
        .I1(i_6_fu_370[1]),
        .I2(i_6_fu_370[0]),
        .O(grp_fu_769_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_370_reg[0] 
       (.C(ap_clk),
        .CE(i_6_fu_3700),
        .D(grp_fu_769_p2[0]),
        .Q(i_6_fu_370[0]),
        .R(ap_NS_fsm[13]));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_370_reg[1] 
       (.C(ap_clk),
        .CE(i_6_fu_3700),
        .D(grp_fu_769_p2[1]),
        .Q(i_6_fu_370[1]),
        .R(ap_NS_fsm[13]));
  FDRE #(
    .INIT(1'b0)) 
    \i_6_fu_370_reg[2] 
       (.C(ap_clk),
        .CE(i_6_fu_3700),
        .D(grp_fu_769_p2[2]),
        .Q(i_6_fu_370[2]),
        .R(ap_NS_fsm[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_8_fu_382[0]_i_1 
       (.I0(i_8_fu_382[0]),
        .O(i_18_fu_2093_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_8_fu_382[1]_i_1 
       (.I0(i_8_fu_382[0]),
        .I1(i_8_fu_382[1]),
        .O(i_18_fu_2093_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_8_fu_382[2]_i_1 
       (.I0(i_8_fu_382[2]),
        .I1(i_8_fu_382[1]),
        .I2(i_8_fu_382[0]),
        .O(i_18_fu_2093_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \i_8_fu_382_reg[0] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(i_18_fu_2093_p2[0]),
        .Q(i_8_fu_382[0]),
        .S(\ap_CS_fsm[19]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_8_fu_382_reg[1] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(i_18_fu_2093_p2[1]),
        .Q(i_8_fu_382[1]),
        .R(\ap_CS_fsm[19]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_8_fu_382_reg[2] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(i_18_fu_2093_p2[2]),
        .Q(i_8_fu_382[2]),
        .R(\ap_CS_fsm[19]_i_1__0_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_334[0]_i_1 
       (.I0(i_fu_334_reg[0]),
        .O(\i_fu_334[0]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_334[1]_i_1 
       (.I0(i_fu_334_reg[1]),
        .I1(i_fu_334_reg[0]),
        .O(i_7_fu_907_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_334[2]_i_1 
       (.I0(i_fu_334_reg[2]),
        .I1(i_fu_334_reg[0]),
        .I2(i_fu_334_reg[1]),
        .O(i_7_fu_907_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_334[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_40_[0] ),
        .I1(grp_encode_fu_453_ap_start_reg),
        .O(ap_NS_fsm115_out));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_334[3]_i_2 
       (.I0(i_fu_334_reg[3]),
        .I1(i_fu_334_reg[1]),
        .I2(i_fu_334_reg[0]),
        .I3(i_fu_334_reg[2]),
        .O(i_7_fu_907_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\i_fu_334[0]_i_1_n_40 ),
        .Q(i_fu_334_reg[0]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_7_fu_907_p2[1]),
        .Q(i_fu_334_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_7_fu_907_p2[2]),
        .Q(i_fu_334_reg[2]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(i_7_fu_907_p2[3]),
        .Q(i_fu_334_reg[3]),
        .R(ap_NS_fsm115_out));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \icmp_ln493_reg_3142[0]_i_1 
       (.I0(mil_fu_366[2]),
        .I1(mil_fu_366[1]),
        .I2(mil_fu_366[3]),
        .I3(mil_fu_366[0]),
        .I4(mil_fu_366[4]),
        .O(icmp_ln493_fu_1378_p2));
  FDRE \icmp_ln493_reg_3142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln493_fu_1378_p2),
        .Q(\icmp_ln493_reg_3142_reg_n_40_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln535_1_reg_3386[0]_i_1 
       (.I0(\icmp_ln535_1_reg_3386[0]_i_2_n_40 ),
        .I1(\icmp_ln535_1_reg_3386[0]_i_3_n_40 ),
        .I2(trunc_ln10_reg_3346[4]),
        .I3(trunc_ln10_reg_3346[1]),
        .I4(trunc_ln10_reg_3346[7]),
        .I5(trunc_ln10_reg_3346[2]),
        .O(icmp_ln535_1_fu_2509_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln535_1_reg_3386[0]_i_2 
       (.I0(trunc_ln10_reg_3346[5]),
        .I1(trunc_ln10_reg_3346[0]),
        .I2(trunc_ln10_reg_3346[8]),
        .I3(trunc_ln10_reg_3346[12]),
        .I4(trunc_ln10_reg_3346[3]),
        .I5(trunc_ln10_reg_3346[9]),
        .O(\icmp_ln535_1_reg_3386[0]_i_2_n_40 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln535_1_reg_3386[0]_i_3 
       (.I0(trunc_ln10_reg_3346[10]),
        .I1(trunc_ln10_reg_3346[11]),
        .I2(trunc_ln10_reg_3346[6]),
        .I3(trunc_ln10_reg_3346[13]),
        .O(\icmp_ln535_1_reg_3386[0]_i_3_n_40 ));
  FDRE \icmp_ln535_1_reg_3386_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(icmp_ln535_1_fu_2509_p2),
        .Q(\icmp_ln535_1_reg_3386_reg_n_40_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \icmp_ln535_reg_3227[0]_i_1 
       (.I0(grp_encode_fu_453_detl_o_ap_vld),
        .I1(\icmp_ln535_reg_3227_reg_n_40_[0] ),
        .I2(\icmp_ln535_reg_3227[0]_i_2_n_40 ),
        .I3(\icmp_ln535_reg_3227[0]_i_3_n_40 ),
        .I4(\icmp_ln535_reg_3227[0]_i_4_n_40 ),
        .I5(\icmp_ln535_reg_3227[0]_i_5_n_40 ),
        .O(\icmp_ln535_reg_3227[0]_i_1_n_40 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln535_reg_3227[0]_i_2 
       (.I0(trunc_ln7_reg_3193[11]),
        .I1(trunc_ln7_reg_3193[12]),
        .I2(trunc_ln7_reg_3193[13]),
        .O(\icmp_ln535_reg_3227[0]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln535_reg_3227[0]_i_3 
       (.I0(trunc_ln7_reg_3193[9]),
        .I1(trunc_ln7_reg_3193[2]),
        .I2(grp_encode_fu_453_detl_o_ap_vld),
        .I3(trunc_ln7_reg_3193[7]),
        .O(\icmp_ln535_reg_3227[0]_i_3_n_40 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln535_reg_3227[0]_i_4 
       (.I0(trunc_ln7_reg_3193[5]),
        .I1(trunc_ln7_reg_3193[0]),
        .I2(trunc_ln7_reg_3193[3]),
        .I3(trunc_ln7_reg_3193[4]),
        .O(\icmp_ln535_reg_3227[0]_i_4_n_40 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln535_reg_3227[0]_i_5 
       (.I0(trunc_ln7_reg_3193[14]),
        .I1(trunc_ln7_reg_3193[8]),
        .I2(trunc_ln7_reg_3193[1]),
        .I3(trunc_ln7_reg_3193[6]),
        .I4(trunc_ln7_reg_3193[15]),
        .I5(trunc_ln7_reg_3193[10]),
        .O(\icmp_ln535_reg_3227[0]_i_5_n_40 ));
  FDRE \icmp_ln535_reg_3227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln535_reg_3227[0]_i_1_n_40 ),
        .Q(\icmp_ln535_reg_3227_reg_n_40_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx214_fu_346[0]_i_1 
       (.I0(idx214_fu_346_reg[0]),
        .O(add_ln243_1_fu_1040_p2));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \idx214_fu_346[1]_i_1 
       (.I0(idx214_fu_346_reg[1]),
        .I1(idx214_fu_346_reg[0]),
        .O(\idx214_fu_346[1]_i_1_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \idx214_fu_346[2]_i_1 
       (.I0(idx214_fu_346_reg[2]),
        .I1(idx214_fu_346_reg[0]),
        .I2(idx214_fu_346_reg[1]),
        .O(add_ln269_fu_1051_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \idx214_fu_346[3]_i_1 
       (.I0(idx214_fu_346_reg[3]),
        .I1(idx214_fu_346_reg[2]),
        .I2(idx214_fu_346_reg[1]),
        .I3(idx214_fu_346_reg[0]),
        .O(add_ln269_fu_1051_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \idx214_fu_346[4]_i_1 
       (.I0(idx214_fu_346_reg[4]),
        .I1(idx214_fu_346_reg[3]),
        .I2(idx214_fu_346_reg[0]),
        .I3(idx214_fu_346_reg[1]),
        .I4(idx214_fu_346_reg[2]),
        .O(add_ln269_fu_1051_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \idx214_fu_346_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln243_1_fu_1040_p2),
        .Q(idx214_fu_346_reg[0]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx214_fu_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(\idx214_fu_346[1]_i_1_n_40 ),
        .Q(idx214_fu_346_reg[1]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx214_fu_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln269_fu_1051_p2[2]),
        .Q(idx214_fu_346_reg[2]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx214_fu_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln269_fu_1051_p2[3]),
        .Q(idx214_fu_346_reg[3]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx214_fu_346_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln269_fu_1051_p2[4]),
        .Q(idx214_fu_346_reg[4]),
        .R(\ap_CS_fsm[4]_i_1__1_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx220_fu_354[0]_i_1 
       (.I0(idx220_fu_354[0]),
        .O(add_ln464_fu_1130_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx220_fu_354[1]_i_1 
       (.I0(idx220_fu_354[0]),
        .I1(idx220_fu_354[1]),
        .O(add_ln464_fu_1130_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx220_fu_354[2]_i_1 
       (.I0(idx220_fu_354[2]),
        .I1(idx220_fu_354[1]),
        .I2(idx220_fu_354[0]),
        .O(add_ln464_fu_1130_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \idx220_fu_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln464_fu_1130_p2[0]),
        .Q(idx220_fu_354[0]),
        .S(\i_4_fu_362[2]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx220_fu_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln464_fu_1130_p2[1]),
        .Q(idx220_fu_354[1]),
        .R(\i_4_fu_362[2]_i_1_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx220_fu_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(add_ln464_fu_1130_p2[2]),
        .Q(idx220_fu_354[2]),
        .R(\i_4_fu_362[2]_i_1_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx226_fu_374[0]_i_1 
       (.I0(idx226_fu_374[0]),
        .O(add_ln464_2_fu_2099_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx226_fu_374[1]_i_1 
       (.I0(idx226_fu_374[0]),
        .I1(idx226_fu_374[1]),
        .O(add_ln464_2_fu_2099_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx226_fu_374[2]_i_1 
       (.I0(idx226_fu_374[2]),
        .I1(idx226_fu_374[1]),
        .I2(idx226_fu_374[0]),
        .O(add_ln464_2_fu_2099_p2[2]));
  FDSE #(
    .INIT(1'b0)) 
    \idx226_fu_374_reg[0] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(add_ln464_2_fu_2099_p2[0]),
        .Q(idx226_fu_374[0]),
        .S(\ap_CS_fsm[19]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx226_fu_374_reg[1] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(add_ln464_2_fu_2099_p2[1]),
        .Q(idx226_fu_374[1]),
        .R(\ap_CS_fsm[19]_i_1__0_n_40 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx226_fu_374_reg[2] 
       (.C(ap_clk),
        .CE(i_8_fu_3820),
        .D(add_ln464_2_fu_2099_p2[2]),
        .Q(idx226_fu_374[2]),
        .R(\ap_CS_fsm[19]_i_1__0_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_330[1]_i_1 
       (.I0(\idx_fu_330_reg[2]_0 [0]),
        .O(grp_encode_fu_453_h_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_330[2]_i_1 
       (.I0(\idx_fu_330_reg[2]_0 [0]),
        .I1(\idx_fu_330_reg[2]_0 [1]),
        .O(grp_encode_fu_453_h_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_330[3]_i_1 
       (.I0(idx_fu_330_reg[3]),
        .I1(\idx_fu_330_reg[2]_0 [1]),
        .I2(\idx_fu_330_reg[2]_0 [0]),
        .O(\idx_fu_330_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_330[4]_i_1 
       (.I0(idx_fu_330_reg[4]),
        .I1(\idx_fu_330_reg[2]_0 [0]),
        .I2(\idx_fu_330_reg[2]_0 [1]),
        .I3(idx_fu_330_reg[3]),
        .O(\idx_fu_330_reg[4]_0 [1]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(grp_encode_fu_453_h_address1[1]),
        .Q(\idx_fu_330_reg[2]_0 [0]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(grp_encode_fu_453_h_address1[2]),
        .Q(\idx_fu_330_reg[2]_0 [1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\idx_fu_330_reg[4]_0 [0]),
        .Q(idx_fu_330_reg[3]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_330_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\idx_fu_330_reg[4]_0 [1]),
        .Q(idx_fu_330_reg[4]),
        .R(ap_NS_fsm115_out));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_2 
       (.I0(trunc_ln2_reg_3080[7]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_48 ),
        .O(\m_4_reg_3124[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_3 
       (.I0(trunc_ln2_reg_3080[6]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_49 ),
        .O(\m_4_reg_3124[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_4 
       (.I0(trunc_ln2_reg_3080[5]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_50 ),
        .O(\m_4_reg_3124[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_5 
       (.I0(trunc_ln2_reg_3080[4]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_51 ),
        .O(\m_4_reg_3124[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_6 
       (.I0(trunc_ln2_reg_3080[3]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_52 ),
        .O(\m_4_reg_3124[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_7 
       (.I0(trunc_ln2_reg_3080[2]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_53 ),
        .O(\m_4_reg_3124[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_8 
       (.I0(trunc_ln2_reg_3080[1]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_54 ),
        .O(\m_4_reg_3124[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[0]_i_9 
       (.I0(trunc_ln2_reg_3080[0]),
        .I1(\trunc_ln285_reg_3114_reg[7]_i_1_n_55 ),
        .O(\m_4_reg_3124[0]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[10]_i_1 
       (.I0(m_fu_1353_p2[10]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[10]),
        .O(m_4_fu_1359_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[11]_i_1 
       (.I0(m_fu_1353_p2[11]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[11]),
        .O(m_4_fu_1359_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[12]_i_1 
       (.I0(m_fu_1353_p2[12]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[12]),
        .O(m_4_fu_1359_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[13]_i_1 
       (.I0(m_fu_1353_p2[13]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[13]),
        .O(m_4_fu_1359_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[14]_i_1 
       (.I0(m_fu_1353_p2[14]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[14]),
        .O(m_4_fu_1359_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[15]_i_1 
       (.I0(m_fu_1353_p2[15]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[15]),
        .O(m_4_fu_1359_p3[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_10 
       (.I0(trunc_ln2_reg_3080[8]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_55 ),
        .O(\m_4_reg_3124[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_3 
       (.I0(trunc_ln2_reg_3080[15]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_48 ),
        .O(\m_4_reg_3124[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_4 
       (.I0(trunc_ln2_reg_3080[14]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_49 ),
        .O(\m_4_reg_3124[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_5 
       (.I0(trunc_ln2_reg_3080[13]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_50 ),
        .O(\m_4_reg_3124[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_6 
       (.I0(trunc_ln2_reg_3080[12]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_51 ),
        .O(\m_4_reg_3124[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_7 
       (.I0(trunc_ln2_reg_3080[11]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_52 ),
        .O(\m_4_reg_3124[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_8 
       (.I0(trunc_ln2_reg_3080[10]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_53 ),
        .O(\m_4_reg_3124[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[15]_i_9 
       (.I0(trunc_ln2_reg_3080[9]),
        .I1(\trunc_ln285_reg_3114_reg[15]_i_1_n_54 ),
        .O(\m_4_reg_3124[15]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[16]_i_1 
       (.I0(m_fu_1353_p2[16]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[16]),
        .O(m_4_fu_1359_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_10 
       (.I0(sub_ln285_fu_1336_p2__0[9]),
        .O(\m_4_reg_3124[16]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_3 
       (.I0(sub_ln285_fu_1336_p2__0[16]),
        .O(\m_4_reg_3124[16]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_4 
       (.I0(sub_ln285_fu_1336_p2__0[15]),
        .O(\m_4_reg_3124[16]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_5 
       (.I0(sub_ln285_fu_1336_p2__0[14]),
        .O(\m_4_reg_3124[16]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_6 
       (.I0(sub_ln285_fu_1336_p2__0[13]),
        .O(\m_4_reg_3124[16]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_7 
       (.I0(sub_ln285_fu_1336_p2__0[12]),
        .O(\m_4_reg_3124[16]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_8 
       (.I0(sub_ln285_fu_1336_p2__0[11]),
        .O(\m_4_reg_3124[16]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[16]_i_9 
       (.I0(sub_ln285_fu_1336_p2__0[10]),
        .O(\m_4_reg_3124[16]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[17]_i_1 
       (.I0(m_fu_1353_p2[17]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[17]),
        .O(m_4_fu_1359_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[18]_i_1 
       (.I0(m_fu_1353_p2[18]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[18]),
        .O(m_4_fu_1359_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[19]_i_1 
       (.I0(m_fu_1353_p2[19]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[19]),
        .O(m_4_fu_1359_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[1]_i_1 
       (.I0(m_fu_1353_p2[1]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[1]),
        .O(m_4_fu_1359_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[20]_i_1 
       (.I0(m_fu_1353_p2[20]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[20]),
        .O(m_4_fu_1359_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[21]_i_1 
       (.I0(m_fu_1353_p2[21]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[21]),
        .O(m_4_fu_1359_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[22]_i_1 
       (.I0(m_fu_1353_p2[22]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[22]),
        .O(m_4_fu_1359_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[23]_i_1 
       (.I0(m_fu_1353_p2[23]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[23]),
        .O(m_4_fu_1359_p3[23]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_10 
       (.I0(trunc_ln2_reg_3080[16]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_55 ),
        .O(\m_4_reg_3124[23]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_3 
       (.I0(trunc_ln2_reg_3080[23]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_48 ),
        .O(\m_4_reg_3124[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_4 
       (.I0(trunc_ln2_reg_3080[22]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_49 ),
        .O(\m_4_reg_3124[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_5 
       (.I0(trunc_ln2_reg_3080[21]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_50 ),
        .O(\m_4_reg_3124[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_6 
       (.I0(trunc_ln2_reg_3080[20]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_51 ),
        .O(\m_4_reg_3124[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_7 
       (.I0(trunc_ln2_reg_3080[19]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_52 ),
        .O(\m_4_reg_3124[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_8 
       (.I0(trunc_ln2_reg_3080[18]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_53 ),
        .O(\m_4_reg_3124[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \m_4_reg_3124[23]_i_9 
       (.I0(trunc_ln2_reg_3080[17]),
        .I1(\trunc_ln285_reg_3114_reg[23]_i_1_n_54 ),
        .O(\m_4_reg_3124[23]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[24]_i_1 
       (.I0(m_fu_1353_p2[24]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[24]),
        .O(m_4_fu_1359_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_10 
       (.I0(sub_ln285_fu_1336_p2__0[17]),
        .O(\m_4_reg_3124[24]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_3 
       (.I0(sub_ln285_fu_1336_p2__0[24]),
        .O(\m_4_reg_3124[24]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_4 
       (.I0(sub_ln285_fu_1336_p2__0[23]),
        .O(\m_4_reg_3124[24]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_5 
       (.I0(sub_ln285_fu_1336_p2__0[22]),
        .O(\m_4_reg_3124[24]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_6 
       (.I0(sub_ln285_fu_1336_p2__0[21]),
        .O(\m_4_reg_3124[24]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_7 
       (.I0(sub_ln285_fu_1336_p2__0[20]),
        .O(\m_4_reg_3124[24]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_8 
       (.I0(sub_ln285_fu_1336_p2__0[19]),
        .O(\m_4_reg_3124[24]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[24]_i_9 
       (.I0(sub_ln285_fu_1336_p2__0[18]),
        .O(\m_4_reg_3124[24]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[25]_i_1 
       (.I0(m_fu_1353_p2[25]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[25]),
        .O(m_4_fu_1359_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[26]_i_1 
       (.I0(m_fu_1353_p2[26]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[26]),
        .O(m_4_fu_1359_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[27]_i_1 
       (.I0(m_fu_1353_p2[27]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[27]),
        .O(m_4_fu_1359_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[28]_i_1 
       (.I0(m_fu_1353_p2[28]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[28]),
        .O(m_4_fu_1359_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[29]_i_1 
       (.I0(m_fu_1353_p2[29]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[29]),
        .O(m_4_fu_1359_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[2]_i_1 
       (.I0(m_fu_1353_p2[2]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[2]),
        .O(m_4_fu_1359_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[30]_i_1 
       (.I0(m_fu_1353_p2[30]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[30]),
        .O(m_4_fu_1359_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_4_reg_3124[31]_i_1 
       (.I0(sub_ln285_fu_1336_p2[31]),
        .I1(m_fu_1353_p2[31]),
        .O(m_4_fu_1359_p3[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_3 
       (.I0(sub_ln285_fu_1336_p2[31]),
        .O(\m_4_reg_3124[31]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_4 
       (.I0(sub_ln285_fu_1336_p2__0[30]),
        .O(\m_4_reg_3124[31]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_5 
       (.I0(sub_ln285_fu_1336_p2__0[29]),
        .O(\m_4_reg_3124[31]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_6 
       (.I0(sub_ln285_fu_1336_p2__0[28]),
        .O(\m_4_reg_3124[31]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_7 
       (.I0(sub_ln285_fu_1336_p2__0[27]),
        .O(\m_4_reg_3124[31]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_8 
       (.I0(sub_ln285_fu_1336_p2__0[26]),
        .O(\m_4_reg_3124[31]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[31]_i_9 
       (.I0(sub_ln285_fu_1336_p2__0[25]),
        .O(\m_4_reg_3124[31]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[3]_i_1 
       (.I0(m_fu_1353_p2[3]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[3]),
        .O(m_4_fu_1359_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[4]_i_1 
       (.I0(m_fu_1353_p2[4]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[4]),
        .O(m_4_fu_1359_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[5]_i_1 
       (.I0(m_fu_1353_p2[5]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[5]),
        .O(m_4_fu_1359_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[6]_i_1 
       (.I0(m_fu_1353_p2[6]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[6]),
        .O(m_4_fu_1359_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[7]_i_1 
       (.I0(m_fu_1353_p2[7]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[7]),
        .O(m_4_fu_1359_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[8]_i_1 
       (.I0(m_fu_1353_p2[8]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[8]),
        .O(m_4_fu_1359_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_10 
       (.I0(sub_ln285_fu_1336_p2__0[2]),
        .O(\m_4_reg_3124[8]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_11 
       (.I0(sub_ln285_fu_1336_p2__0[1]),
        .O(\m_4_reg_3124[8]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_3 
       (.I0(sub_ln285_fu_1336_p2[0]),
        .O(\m_4_reg_3124[8]_i_3_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_4 
       (.I0(sub_ln285_fu_1336_p2__0[8]),
        .O(\m_4_reg_3124[8]_i_4_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_5 
       (.I0(sub_ln285_fu_1336_p2__0[7]),
        .O(\m_4_reg_3124[8]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_6 
       (.I0(sub_ln285_fu_1336_p2__0[6]),
        .O(\m_4_reg_3124[8]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_7 
       (.I0(sub_ln285_fu_1336_p2__0[5]),
        .O(\m_4_reg_3124[8]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_8 
       (.I0(sub_ln285_fu_1336_p2__0[4]),
        .O(\m_4_reg_3124[8]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_3124[8]_i_9 
       (.I0(sub_ln285_fu_1336_p2__0[3]),
        .O(\m_4_reg_3124[8]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_4_reg_3124[9]_i_1 
       (.I0(m_fu_1353_p2[9]),
        .I1(sub_ln285_fu_1336_p2[31]),
        .I2(sub_ln285_fu_1336_p2__0[9]),
        .O(m_4_fu_1359_p3[9]));
  FDRE \m_4_reg_3124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(sub_ln285_fu_1336_p2[0]),
        .Q(m_4_reg_3124[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[0]_i_1_n_40 ,\m_4_reg_3124_reg[0]_i_1_n_41 ,\m_4_reg_3124_reg[0]_i_1_n_42 ,\m_4_reg_3124_reg[0]_i_1_n_43 ,\m_4_reg_3124_reg[0]_i_1_n_44 ,\m_4_reg_3124_reg[0]_i_1_n_45 ,\m_4_reg_3124_reg[0]_i_1_n_46 ,\m_4_reg_3124_reg[0]_i_1_n_47 }),
        .DI(trunc_ln2_reg_3080[7:0]),
        .O({sub_ln285_fu_1336_p2__0[7:1],sub_ln285_fu_1336_p2[0]}),
        .S({\m_4_reg_3124[0]_i_2_n_40 ,\m_4_reg_3124[0]_i_3_n_40 ,\m_4_reg_3124[0]_i_4_n_40 ,\m_4_reg_3124[0]_i_5_n_40 ,\m_4_reg_3124[0]_i_6_n_40 ,\m_4_reg_3124[0]_i_7_n_40 ,\m_4_reg_3124[0]_i_8_n_40 ,\m_4_reg_3124[0]_i_9_n_40 }));
  FDRE \m_4_reg_3124_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[10]),
        .Q(m_4_reg_3124[10]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[11]),
        .Q(m_4_reg_3124[11]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[12]),
        .Q(m_4_reg_3124[12]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[13]),
        .Q(m_4_reg_3124[13]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[14]),
        .Q(m_4_reg_3124[14]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[15]),
        .Q(m_4_reg_3124[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[15]_i_2 
       (.CI(\m_4_reg_3124_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[15]_i_2_n_40 ,\m_4_reg_3124_reg[15]_i_2_n_41 ,\m_4_reg_3124_reg[15]_i_2_n_42 ,\m_4_reg_3124_reg[15]_i_2_n_43 ,\m_4_reg_3124_reg[15]_i_2_n_44 ,\m_4_reg_3124_reg[15]_i_2_n_45 ,\m_4_reg_3124_reg[15]_i_2_n_46 ,\m_4_reg_3124_reg[15]_i_2_n_47 }),
        .DI(trunc_ln2_reg_3080[15:8]),
        .O(sub_ln285_fu_1336_p2__0[15:8]),
        .S({\m_4_reg_3124[15]_i_3_n_40 ,\m_4_reg_3124[15]_i_4_n_40 ,\m_4_reg_3124[15]_i_5_n_40 ,\m_4_reg_3124[15]_i_6_n_40 ,\m_4_reg_3124[15]_i_7_n_40 ,\m_4_reg_3124[15]_i_8_n_40 ,\m_4_reg_3124[15]_i_9_n_40 ,\m_4_reg_3124[15]_i_10_n_40 }));
  FDRE \m_4_reg_3124_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[16]),
        .Q(m_4_reg_3124[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[16]_i_2 
       (.CI(\m_4_reg_3124_reg[8]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[16]_i_2_n_40 ,\m_4_reg_3124_reg[16]_i_2_n_41 ,\m_4_reg_3124_reg[16]_i_2_n_42 ,\m_4_reg_3124_reg[16]_i_2_n_43 ,\m_4_reg_3124_reg[16]_i_2_n_44 ,\m_4_reg_3124_reg[16]_i_2_n_45 ,\m_4_reg_3124_reg[16]_i_2_n_46 ,\m_4_reg_3124_reg[16]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_fu_1353_p2[16:9]),
        .S({\m_4_reg_3124[16]_i_3_n_40 ,\m_4_reg_3124[16]_i_4_n_40 ,\m_4_reg_3124[16]_i_5_n_40 ,\m_4_reg_3124[16]_i_6_n_40 ,\m_4_reg_3124[16]_i_7_n_40 ,\m_4_reg_3124[16]_i_8_n_40 ,\m_4_reg_3124[16]_i_9_n_40 ,\m_4_reg_3124[16]_i_10_n_40 }));
  FDRE \m_4_reg_3124_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[17]),
        .Q(m_4_reg_3124[17]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[18]),
        .Q(m_4_reg_3124[18]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[19]),
        .Q(m_4_reg_3124[19]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[1]),
        .Q(m_4_reg_3124[1]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[20]),
        .Q(m_4_reg_3124[20]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[21]),
        .Q(m_4_reg_3124[21]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[22]),
        .Q(m_4_reg_3124[22]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[23]),
        .Q(m_4_reg_3124[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[23]_i_2 
       (.CI(\m_4_reg_3124_reg[15]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[23]_i_2_n_40 ,\m_4_reg_3124_reg[23]_i_2_n_41 ,\m_4_reg_3124_reg[23]_i_2_n_42 ,\m_4_reg_3124_reg[23]_i_2_n_43 ,\m_4_reg_3124_reg[23]_i_2_n_44 ,\m_4_reg_3124_reg[23]_i_2_n_45 ,\m_4_reg_3124_reg[23]_i_2_n_46 ,\m_4_reg_3124_reg[23]_i_2_n_47 }),
        .DI(trunc_ln2_reg_3080[23:16]),
        .O(sub_ln285_fu_1336_p2__0[23:16]),
        .S({\m_4_reg_3124[23]_i_3_n_40 ,\m_4_reg_3124[23]_i_4_n_40 ,\m_4_reg_3124[23]_i_5_n_40 ,\m_4_reg_3124[23]_i_6_n_40 ,\m_4_reg_3124[23]_i_7_n_40 ,\m_4_reg_3124[23]_i_8_n_40 ,\m_4_reg_3124[23]_i_9_n_40 ,\m_4_reg_3124[23]_i_10_n_40 }));
  FDRE \m_4_reg_3124_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[24]),
        .Q(m_4_reg_3124[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[24]_i_2 
       (.CI(\m_4_reg_3124_reg[16]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[24]_i_2_n_40 ,\m_4_reg_3124_reg[24]_i_2_n_41 ,\m_4_reg_3124_reg[24]_i_2_n_42 ,\m_4_reg_3124_reg[24]_i_2_n_43 ,\m_4_reg_3124_reg[24]_i_2_n_44 ,\m_4_reg_3124_reg[24]_i_2_n_45 ,\m_4_reg_3124_reg[24]_i_2_n_46 ,\m_4_reg_3124_reg[24]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_fu_1353_p2[24:17]),
        .S({\m_4_reg_3124[24]_i_3_n_40 ,\m_4_reg_3124[24]_i_4_n_40 ,\m_4_reg_3124[24]_i_5_n_40 ,\m_4_reg_3124[24]_i_6_n_40 ,\m_4_reg_3124[24]_i_7_n_40 ,\m_4_reg_3124[24]_i_8_n_40 ,\m_4_reg_3124[24]_i_9_n_40 ,\m_4_reg_3124[24]_i_10_n_40 }));
  FDRE \m_4_reg_3124_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[25]),
        .Q(m_4_reg_3124[25]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[26]),
        .Q(m_4_reg_3124[26]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[27]),
        .Q(m_4_reg_3124[27]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[28]),
        .Q(m_4_reg_3124[28]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[29]),
        .Q(m_4_reg_3124[29]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[2]),
        .Q(m_4_reg_3124[2]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[30]),
        .Q(m_4_reg_3124[30]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[31]),
        .Q(m_4_reg_3124[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[31]_i_2 
       (.CI(\m_4_reg_3124_reg[24]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_m_4_reg_3124_reg[31]_i_2_CO_UNCONNECTED [7:6],\m_4_reg_3124_reg[31]_i_2_n_42 ,\m_4_reg_3124_reg[31]_i_2_n_43 ,\m_4_reg_3124_reg[31]_i_2_n_44 ,\m_4_reg_3124_reg[31]_i_2_n_45 ,\m_4_reg_3124_reg[31]_i_2_n_46 ,\m_4_reg_3124_reg[31]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_4_reg_3124_reg[31]_i_2_O_UNCONNECTED [7],m_fu_1353_p2[31:25]}),
        .S({1'b0,\m_4_reg_3124[31]_i_3_n_40 ,\m_4_reg_3124[31]_i_4_n_40 ,\m_4_reg_3124[31]_i_5_n_40 ,\m_4_reg_3124[31]_i_6_n_40 ,\m_4_reg_3124[31]_i_7_n_40 ,\m_4_reg_3124[31]_i_8_n_40 ,\m_4_reg_3124[31]_i_9_n_40 }));
  FDRE \m_4_reg_3124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[3]),
        .Q(m_4_reg_3124[3]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[4]),
        .Q(m_4_reg_3124[4]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[5]),
        .Q(m_4_reg_3124[5]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[6]),
        .Q(m_4_reg_3124[6]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[7]),
        .Q(m_4_reg_3124[7]),
        .R(1'b0));
  FDRE \m_4_reg_3124_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[8]),
        .Q(m_4_reg_3124[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \m_4_reg_3124_reg[8]_i_2 
       (.CI(\m_4_reg_3124[8]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\m_4_reg_3124_reg[8]_i_2_n_40 ,\m_4_reg_3124_reg[8]_i_2_n_41 ,\m_4_reg_3124_reg[8]_i_2_n_42 ,\m_4_reg_3124_reg[8]_i_2_n_43 ,\m_4_reg_3124_reg[8]_i_2_n_44 ,\m_4_reg_3124_reg[8]_i_2_n_45 ,\m_4_reg_3124_reg[8]_i_2_n_46 ,\m_4_reg_3124_reg[8]_i_2_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(m_fu_1353_p2[8:1]),
        .S({\m_4_reg_3124[8]_i_4_n_40 ,\m_4_reg_3124[8]_i_5_n_40 ,\m_4_reg_3124[8]_i_6_n_40 ,\m_4_reg_3124[8]_i_7_n_40 ,\m_4_reg_3124[8]_i_8_n_40 ,\m_4_reg_3124[8]_i_9_n_40 ,\m_4_reg_3124[8]_i_10_n_40 ,\m_4_reg_3124[8]_i_11_n_40 }));
  FDRE \m_4_reg_3124_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(m_4_fu_1359_p3[9]),
        .Q(m_4_reg_3124[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mil_02_i_reg_691[4]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(mil_fu_366[4]),
        .I2(mil_fu_366[0]),
        .I3(mil_fu_366[3]),
        .I4(mil_fu_366[1]),
        .I5(mil_fu_366[2]),
        .O(mil_02_i_reg_6910));
  FDRE \mil_02_i_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(mul_15ns_15ns_30_1_1_U9_n_40),
        .D(mil_fu_366[0]),
        .Q(mil_02_i_reg_691[0]),
        .R(mil_02_i_reg_6910));
  FDSE \mil_02_i_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(mul_15ns_15ns_30_1_1_U9_n_40),
        .D(mil_fu_366[1]),
        .Q(mil_02_i_reg_691[1]),
        .S(mil_02_i_reg_6910));
  FDSE \mil_02_i_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(mul_15ns_15ns_30_1_1_U9_n_40),
        .D(mil_fu_366[2]),
        .Q(mil_02_i_reg_691[2]),
        .S(mil_02_i_reg_6910));
  FDSE \mil_02_i_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(mul_15ns_15ns_30_1_1_U9_n_40),
        .D(mil_fu_366[3]),
        .Q(mil_02_i_reg_691[3]),
        .S(mil_02_i_reg_6910));
  FDSE \mil_02_i_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(mul_15ns_15ns_30_1_1_U9_n_40),
        .D(mil_fu_366[4]),
        .Q(mil_02_i_reg_691[4]),
        .S(mil_02_i_reg_6910));
  FDRE #(
    .INIT(1'b0)) 
    \mil_fu_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln493_reg_3146[0]),
        .Q(mil_fu_366[0]),
        .R(ap_NS_fsm[10]));
  FDRE #(
    .INIT(1'b0)) 
    \mil_fu_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln493_reg_3146[1]),
        .Q(mil_fu_366[1]),
        .R(ap_NS_fsm[10]));
  FDRE #(
    .INIT(1'b0)) 
    \mil_fu_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln493_reg_3146[2]),
        .Q(mil_fu_366[2]),
        .R(ap_NS_fsm[10]));
  FDRE #(
    .INIT(1'b0)) 
    \mil_fu_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln493_reg_3146[3]),
        .Q(mil_fu_366[3]),
        .R(ap_NS_fsm[10]));
  FDRE #(
    .INIT(1'b0)) 
    \mil_fu_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln493_reg_3146[4]),
        .Q(mil_fu_366[4]),
        .R(ap_NS_fsm[10]));
  bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1 mul_14s_14s_28_1_1_U16
       (.D({mul_14s_15ns_29_1_1_U14_n_40,mul_14s_15ns_29_1_1_U14_n_41,mul_14s_15ns_29_1_1_U14_n_42,mul_14s_15ns_29_1_1_U14_n_43,mul_14s_15ns_29_1_1_U14_n_44,mul_14s_15ns_29_1_1_U14_n_45,mul_14s_15ns_29_1_1_U14_n_46,mul_14s_15ns_29_1_1_U14_n_47,mul_14s_15ns_29_1_1_U14_n_48,mul_14s_15ns_29_1_1_U14_n_49,mul_14s_15ns_29_1_1_U14_n_50,mul_14s_15ns_29_1_1_U14_n_51,mul_14s_15ns_29_1_1_U14_n_52,mul_14s_15ns_29_1_1_U14_n_53}),
        .DSP_ALU_INST(\delay_dhx_load_3_reg_3428_reg[13]_0 ),
        .Q({\ap_CS_fsm_reg[31]_0 [7],grp_encode_fu_453_deth_o_ap_vld,\ap_CS_fsm_reg[31]_0 [6]}),
        .\ap_CS_fsm_reg[30] (\ap_CS_fsm_reg[30]_0 ),
        .\ap_CS_fsm_reg[30]_0 (\ap_CS_fsm_reg[30]_1 ),
        .\ap_CS_fsm_reg[30]_1 (\ap_CS_fsm_reg[30]_2 ),
        .\ap_CS_fsm_reg[30]_2 (\ap_CS_fsm_reg[30]_3 ),
        .ap_clk(ap_clk),
        .ram_reg_0_7_30_30_i_2__0(ram_reg_0_7_30_30_i_2__0));
  bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1 mul_14s_15ns_29_1_1_U14
       (.B({tmp_fu_2298_p6,\add_ln314_reg_3339_reg[1]_0 [1]}),
        .D({mul_14s_15ns_29_1_1_U14_n_40,mul_14s_15ns_29_1_1_U14_n_41,mul_14s_15ns_29_1_1_U14_n_42,mul_14s_15ns_29_1_1_U14_n_43,mul_14s_15ns_29_1_1_U14_n_44,mul_14s_15ns_29_1_1_U14_n_45,mul_14s_15ns_29_1_1_U14_n_46,mul_14s_15ns_29_1_1_U14_n_47,mul_14s_15ns_29_1_1_U14_n_48,mul_14s_15ns_29_1_1_U14_n_49,mul_14s_15ns_29_1_1_U14_n_50,mul_14s_15ns_29_1_1_U14_n_51,mul_14s_15ns_29_1_1_U14_n_52,mul_14s_15ns_29_1_1_U14_n_53}),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .Q(\add_ln314_reg_3339_reg[1]_0 [0]));
  bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1 mul_14s_32s_46_1_1_U1
       (.CEA2(CEA2),
        .DSP_ALU_INST(\delay_dhx_load_3_reg_3428_reg[13]_0 ),
        .DSP_ALU_INST_0(DSP_ALU_INST_2),
        .Q(ap_CS_fsm_state23),
        .ap_clk(ap_clk),
        .out({mul_14s_32s_46_1_1_U1_n_40,mul_14s_32s_46_1_1_U1_n_41,mul_14s_32s_46_1_1_U1_n_42,mul_14s_32s_46_1_1_U1_n_43,mul_14s_32s_46_1_1_U1_n_44,mul_14s_32s_46_1_1_U1_n_45,mul_14s_32s_46_1_1_U1_n_46,mul_14s_32s_46_1_1_U1_n_47,mul_14s_32s_46_1_1_U1_n_48,mul_14s_32s_46_1_1_U1_n_49,mul_14s_32s_46_1_1_U1_n_50,mul_14s_32s_46_1_1_U1_n_51,mul_14s_32s_46_1_1_U1_n_52,mul_14s_32s_46_1_1_U1_n_53,mul_14s_32s_46_1_1_U1_n_54,mul_14s_32s_46_1_1_U1_n_55,mul_14s_32s_46_1_1_U1_n_56,mul_14s_32s_46_1_1_U1_n_57,mul_14s_32s_46_1_1_U1_n_58,mul_14s_32s_46_1_1_U1_n_59,mul_14s_32s_46_1_1_U1_n_60,mul_14s_32s_46_1_1_U1_n_61,mul_14s_32s_46_1_1_U1_n_62,mul_14s_32s_46_1_1_U1_n_63,mul_14s_32s_46_1_1_U1_n_64,mul_14s_32s_46_1_1_U1_n_65,mul_14s_32s_46_1_1_U1_n_66,mul_14s_32s_46_1_1_U1_n_67,mul_14s_32s_46_1_1_U1_n_68,mul_14s_32s_46_1_1_U1_n_69,mul_14s_32s_46_1_1_U1_n_70,mul_14s_32s_46_1_1_U1_n_71,mul_14s_32s_46_1_1_U1_n_72,mul_14s_32s_46_1_1_U1_n_73,mul_14s_32s_46_1_1_U1_n_74,mul_14s_32s_46_1_1_U1_n_75,mul_14s_32s_46_1_1_U1_n_76,mul_14s_32s_46_1_1_U1_n_77,mul_14s_32s_46_1_1_U1_n_78,mul_14s_32s_46_1_1_U1_n_79,mul_14s_32s_46_1_1_U1_n_80,mul_14s_32s_46_1_1_U1_n_81,mul_14s_32s_46_1_1_U1_n_82,mul_14s_32s_46_1_1_U1_n_83,mul_14s_32s_46_1_1_U1_n_84,mul_14s_32s_46_1_1_U1_n_85}),
        .\zl_4_fu_378_reg[45] ({trunc_ln469_1_fu_2192_p4,\zl_4_fu_378_reg_n_40_[13] ,\zl_4_fu_378_reg_n_40_[12] ,\zl_4_fu_378_reg_n_40_[11] ,\zl_4_fu_378_reg_n_40_[10] ,\zl_4_fu_378_reg_n_40_[9] ,\zl_4_fu_378_reg_n_40_[8] ,\zl_4_fu_378_reg_n_40_[7] ,\zl_4_fu_378_reg_n_40_[6] ,\zl_4_fu_378_reg_n_40_[5] ,\zl_4_fu_378_reg_n_40_[4] ,\zl_4_fu_378_reg_n_40_[3] ,\zl_4_fu_378_reg_n_40_[2] ,\zl_4_fu_378_reg_n_40_[1] ,\zl_4_fu_378_reg_n_40_[0] }));
  bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1 mul_15ns_11ns_25_1_1_U12
       (.D(select_ln311_fu_2281_p3),
        .DI(\add_ln314_reg_3339[0]_i_20_n_40 ),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .S(\add_ln314_reg_3339[0]_i_28_n_40 ),
        .\add_ln314_reg_3339_reg[0] ({\add_ln314_reg_3339[0]_i_4_n_40 ,\add_ln314_reg_3339[0]_i_5_n_40 ,\add_ln314_reg_3339[0]_i_6_n_40 ,\add_ln314_reg_3339[0]_i_7_n_40 ,\add_ln314_reg_3339[0]_i_8_n_40 ,\add_ln314_reg_3339[0]_i_9_n_40 ,\add_ln314_reg_3339[0]_i_10_n_40 ,\add_ln314_reg_3339[0]_i_11_n_40 }),
        .\add_ln314_reg_3339_reg[0]_0 ({\add_ln314_reg_3339[0]_i_12_n_40 ,\add_ln314_reg_3339[0]_i_13_n_40 ,\add_ln314_reg_3339[0]_i_14_n_40 ,\add_ln314_reg_3339[0]_i_15_n_40 ,\add_ln314_reg_3339[0]_i_16_n_40 ,\add_ln314_reg_3339[0]_i_17_n_40 ,\add_ln314_reg_3339[0]_i_18_n_40 ,\add_ln314_reg_3339[0]_i_19_n_40 }),
        .m_2_fu_2261_p2(m_2_fu_2261_p2[13:1]),
        .m_3_fu_2267_p3({m_3_fu_2267_p3[11],m_3_fu_2267_p3[9],m_3_fu_2267_p3[7],m_3_fu_2267_p3[5],m_3_fu_2267_p3[3]}),
        .sub_ln304_fu_2212_p2({sub_ln304_fu_2212_p2[31],sub_ln304_fu_2212_p2[13:0]}));
  bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1 mul_15ns_15ns_30_1_1_U9
       (.D({mul_15ns_15ns_30_1_1_U9_n_45,mul_15ns_15ns_30_1_1_U9_n_46,mul_15ns_15ns_30_1_1_U9_n_47,mul_15ns_15ns_30_1_1_U9_n_48,mul_15ns_15ns_30_1_1_U9_n_49}),
        .DI({quant26bt_pos_U_n_46,quant26bt_pos_U_n_47,quant26bt_pos_U_n_48,quant26bt_pos_U_n_49,quant26bt_pos_U_n_50,quant26bt_pos_U_n_51,quant26bt_pos_U_n_52,quant26bt_pos_U_n_53}),
        .DSP_ALU_INST(Q),
        .E(ap_NS_fsm11_out),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .S({quant26bt_pos_U_n_54,quant26bt_pos_U_n_55,quant26bt_pos_U_n_56,quant26bt_pos_U_n_57,quant26bt_pos_U_n_58,quant26bt_pos_U_n_59,quant26bt_pos_U_n_60,quant26bt_pos_U_n_61}),
        .\ap_CS_fsm_reg[12] (mul_15ns_15ns_30_1_1_U9_n_40),
        .\ap_CS_fsm_reg[13]_i_3_0 (m_4_reg_3124[15:0]),
        .ap_NS_fsm({ap_NS_fsm[13],ap_NS_fsm[11]}),
        .ap_clk(ap_clk),
        .mil_02_i_reg_691(mil_02_i_reg_691),
        .\mil_02_i_reg_691_reg[0] (\icmp_ln493_reg_3142_reg_n_40_[0] ),
        .\mil_fu_366_reg[0] (mul_15ns_15ns_30_1_1_U9_n_44),
        .\mil_fu_366_reg[1] ({mul_15ns_15ns_30_1_1_U9_n_50,mul_15ns_15ns_30_1_1_U9_n_51,mul_15ns_15ns_30_1_1_U9_n_52,mul_15ns_15ns_30_1_1_U9_n_53,mul_15ns_15ns_30_1_1_U9_n_54}),
        .\q0_reg[2] (mil_fu_366));
  bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1 mul_15s_32s_47_1_1_U2
       (.D(xa_1_fu_338_reg),
        .DOUTADOUT(DOUTADOUT),
        .DSP_A_B_DATA_INST(\sext_ln479_reg_3109_reg[14]_0 ),
        .DSP_A_B_DATA_INST_0(\sext_ln479_2_reg_3370_reg[14]_0 ),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .O(O),
        .P(tmp_product__1),
        .Q({ap_CS_fsm_state24,ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .S(mul_16s_32s_47_1_1_U4_n_86),
        .\ap_CS_fsm_reg[1] ({mul_15s_32s_47_1_1_U2_n_73,mul_15s_32s_47_1_1_U2_n_74,mul_15s_32s_47_1_1_U2_n_75,mul_15s_32s_47_1_1_U2_n_76,mul_15s_32s_47_1_1_U2_n_77,mul_15s_32s_47_1_1_U2_n_78,mul_15s_32s_47_1_1_U2_n_79,mul_15s_32s_47_1_1_U2_n_80}),
        .\ap_CS_fsm_reg[1]_0 ({mul_15s_32s_47_1_1_U2_n_81,mul_15s_32s_47_1_1_U2_n_82,mul_15s_32s_47_1_1_U2_n_83,mul_15s_32s_47_1_1_U2_n_84,mul_15s_32s_47_1_1_U2_n_85,mul_15s_32s_47_1_1_U2_n_86,mul_15s_32s_47_1_1_U2_n_87,mul_15s_32s_47_1_1_U2_n_88}),
        .\ap_CS_fsm_reg[1]_1 ({mul_15s_32s_47_1_1_U2_n_89,mul_15s_32s_47_1_1_U2_n_90,mul_15s_32s_47_1_1_U2_n_91,mul_15s_32s_47_1_1_U2_n_92,mul_15s_32s_47_1_1_U2_n_93,mul_15s_32s_47_1_1_U2_n_94,mul_15s_32s_47_1_1_U2_n_95,mul_15s_32s_47_1_1_U2_n_96}),
        .\ap_CS_fsm_reg[1]_2 ({mul_15s_32s_47_1_1_U2_n_97,mul_15s_32s_47_1_1_U2_n_98,mul_15s_32s_47_1_1_U2_n_99,mul_15s_32s_47_1_1_U2_n_100,mul_15s_32s_47_1_1_U2_n_101,mul_15s_32s_47_1_1_U2_n_102,mul_15s_32s_47_1_1_U2_n_103,mul_15s_32s_47_1_1_U2_n_104}),
        .\ap_CS_fsm_reg[1]_3 ({mul_15s_32s_47_1_1_U2_n_105,mul_15s_32s_47_1_1_U2_n_106,mul_15s_32s_47_1_1_U2_n_107,mul_15s_32s_47_1_1_U2_n_108,mul_15s_32s_47_1_1_U2_n_109,mul_15s_32s_47_1_1_U2_n_110,mul_15s_32s_47_1_1_U2_n_111,mul_15s_32s_47_1_1_U2_n_112}),
        .\ap_CS_fsm_reg[1]_4 ({mul_15s_32s_47_1_1_U2_n_113,mul_15s_32s_47_1_1_U2_n_114,mul_15s_32s_47_1_1_U2_n_115,mul_15s_32s_47_1_1_U2_n_116,mul_15s_32s_47_1_1_U2_n_117,mul_15s_32s_47_1_1_U2_n_118,mul_15s_32s_47_1_1_U2_n_119}),
        .\reg_824[31]_i_9_0 (grp_fu_741_p2),
        .sext_ln244_fu_875_p1(sext_ln244_fu_875_p1),
        .tmp_product__1(tmp_product__1_1));
  bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6 mul_15s_32s_47_1_1_U3
       (.D(xb_1_fu_342_reg[45:0]),
        .DOUTBDOUT(DOUTBDOUT),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .O({mul_15s_32s_47_1_1_U3_n_41,mul_15s_32s_47_1_1_U3_n_42,mul_15s_32s_47_1_1_U3_n_43,mul_15s_32s_47_1_1_U3_n_44,mul_15s_32s_47_1_1_U3_n_45,mul_15s_32s_47_1_1_U3_n_46,mul_15s_32s_47_1_1_U3_n_47,mul_15s_32s_47_1_1_U3_n_48}),
        .P(tmp_product__1_0),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .S(mul_32s_7s_39_1_1_U8_n_82),
        .\ap_CS_fsm_reg[1] ({mul_15s_32s_47_1_1_U3_n_49,mul_15s_32s_47_1_1_U3_n_50,mul_15s_32s_47_1_1_U3_n_51,mul_15s_32s_47_1_1_U3_n_52,mul_15s_32s_47_1_1_U3_n_53,mul_15s_32s_47_1_1_U3_n_54,mul_15s_32s_47_1_1_U3_n_55,mul_15s_32s_47_1_1_U3_n_56}),
        .\ap_CS_fsm_reg[1]_0 ({mul_15s_32s_47_1_1_U3_n_57,mul_15s_32s_47_1_1_U3_n_58,mul_15s_32s_47_1_1_U3_n_59,mul_15s_32s_47_1_1_U3_n_60,mul_15s_32s_47_1_1_U3_n_61,mul_15s_32s_47_1_1_U3_n_62,mul_15s_32s_47_1_1_U3_n_63,mul_15s_32s_47_1_1_U3_n_64}),
        .\ap_CS_fsm_reg[1]_1 ({mul_15s_32s_47_1_1_U3_n_65,mul_15s_32s_47_1_1_U3_n_66,mul_15s_32s_47_1_1_U3_n_67,mul_15s_32s_47_1_1_U3_n_68,mul_15s_32s_47_1_1_U3_n_69,mul_15s_32s_47_1_1_U3_n_70,mul_15s_32s_47_1_1_U3_n_71,mul_15s_32s_47_1_1_U3_n_72}),
        .\ap_CS_fsm_reg[1]_2 ({mul_15s_32s_47_1_1_U3_n_73,mul_15s_32s_47_1_1_U3_n_74,mul_15s_32s_47_1_1_U3_n_75,mul_15s_32s_47_1_1_U3_n_76,mul_15s_32s_47_1_1_U3_n_77,mul_15s_32s_47_1_1_U3_n_78,mul_15s_32s_47_1_1_U3_n_79,mul_15s_32s_47_1_1_U3_n_80}),
        .\ap_CS_fsm_reg[1]_3 ({mul_15s_32s_47_1_1_U3_n_81,mul_15s_32s_47_1_1_U3_n_82,mul_15s_32s_47_1_1_U3_n_83,mul_15s_32s_47_1_1_U3_n_84,mul_15s_32s_47_1_1_U3_n_85,mul_15s_32s_47_1_1_U3_n_86,mul_15s_32s_47_1_1_U3_n_87}),
        .ap_clk(ap_clk),
        .sext_ln244_1_fu_884_p1(sext_ln244_1_fu_884_p1),
        .\xb_1_fu_342_reg[7] (tqmf_load_2_reg_3015[1:0]));
  bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1 mul_16s_15ns_31_1_1_U10
       (.A(\trunc_ln225_reg_1124_reg[3] ),
        .D({mul_16s_15ns_31_1_1_U10_n_40,mul_16s_15ns_31_1_1_U10_n_41,mul_16s_15ns_31_1_1_U10_n_42,mul_16s_15ns_31_1_1_U10_n_43,mul_16s_15ns_31_1_1_U10_n_44,mul_16s_15ns_31_1_1_U10_n_45,mul_16s_15ns_31_1_1_U10_n_46,mul_16s_15ns_31_1_1_U10_n_47,mul_16s_15ns_31_1_1_U10_n_48,mul_16s_15ns_31_1_1_U10_n_49,mul_16s_15ns_31_1_1_U10_n_50,mul_16s_15ns_31_1_1_U10_n_51,mul_16s_15ns_31_1_1_U10_n_52,mul_16s_15ns_31_1_1_U10_n_53,mul_16s_15ns_31_1_1_U10_n_54,mul_16s_15ns_31_1_1_U10_n_55}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_ALU_INST_0(Q),
        .Q(ap_CS_fsm_state11),
        .ap_clk(ap_clk));
  bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1 mul_16s_16s_32_1_1_U11
       (.A(A),
        .D({mul_16s_15ns_31_1_1_U10_n_40,mul_16s_15ns_31_1_1_U10_n_41,mul_16s_15ns_31_1_1_U10_n_42,mul_16s_15ns_31_1_1_U10_n_43,mul_16s_15ns_31_1_1_U10_n_44,mul_16s_15ns_31_1_1_U10_n_45,mul_16s_15ns_31_1_1_U10_n_46,mul_16s_15ns_31_1_1_U10_n_47,mul_16s_15ns_31_1_1_U10_n_48,mul_16s_15ns_31_1_1_U10_n_49,mul_16s_15ns_31_1_1_U10_n_50,mul_16s_15ns_31_1_1_U10_n_51,mul_16s_15ns_31_1_1_U10_n_52,mul_16s_15ns_31_1_1_U10_n_53,mul_16s_15ns_31_1_1_U10_n_54,mul_16s_15ns_31_1_1_U10_n_55}),
        .Q({\ap_CS_fsm_reg[31]_0 [4],grp_encode_fu_453_detl_o_ap_vld,\ap_CS_fsm_reg[31]_0 [3]}),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18]_0 ),
        .\ap_CS_fsm_reg[18]_0 (\ap_CS_fsm_reg[18]_1 ),
        .\ap_CS_fsm_reg[18]_1 (\ap_CS_fsm_reg[18]_2 ),
        .\ap_CS_fsm_reg[18]_2 (\ap_CS_fsm_reg[18]_3 ),
        .ap_clk(ap_clk),
        .ram_reg_0_7_30_30_i_2(ram_reg_0_7_30_30_i_2));
  bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1 mul_16s_32s_47_1_1_U4
       (.DSP_ALU_INST(tmp_product__1_1),
        .DSP_A_B_DATA_INST(\sext_ln477_1_reg_3365_reg[15]_0 ),
        .DSP_A_B_DATA_INST_0(\sext_ln477_reg_3104_reg[15]_0 ),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_0),
        .P(tmp_product__1),
        .Q(ap_CS_fsm_state24),
        .S(mul_16s_32s_47_1_1_U4_n_86));
  bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1 mul_16s_32s_48_1_1_U5
       (.A(A),
        .CEA2(CEB2),
        .D(D),
        .Q(ap_CS_fsm_state8),
        .ap_clk(ap_clk),
        .out({mul_16s_32s_48_1_1_U5_n_40,mul_16s_32s_48_1_1_U5_n_41,mul_16s_32s_48_1_1_U5_n_42,mul_16s_32s_48_1_1_U5_n_43,mul_16s_32s_48_1_1_U5_n_44,mul_16s_32s_48_1_1_U5_n_45,mul_16s_32s_48_1_1_U5_n_46,mul_16s_32s_48_1_1_U5_n_47,mul_16s_32s_48_1_1_U5_n_48,mul_16s_32s_48_1_1_U5_n_49,mul_16s_32s_48_1_1_U5_n_50,mul_16s_32s_48_1_1_U5_n_51,mul_16s_32s_48_1_1_U5_n_52,mul_16s_32s_48_1_1_U5_n_53,mul_16s_32s_48_1_1_U5_n_54,mul_16s_32s_48_1_1_U5_n_55,mul_16s_32s_48_1_1_U5_n_56,mul_16s_32s_48_1_1_U5_n_57,mul_16s_32s_48_1_1_U5_n_58,mul_16s_32s_48_1_1_U5_n_59,mul_16s_32s_48_1_1_U5_n_60,mul_16s_32s_48_1_1_U5_n_61,mul_16s_32s_48_1_1_U5_n_62,mul_16s_32s_48_1_1_U5_n_63,mul_16s_32s_48_1_1_U5_n_64,mul_16s_32s_48_1_1_U5_n_65,mul_16s_32s_48_1_1_U5_n_66,mul_16s_32s_48_1_1_U5_n_67,mul_16s_32s_48_1_1_U5_n_68,mul_16s_32s_48_1_1_U5_n_69,mul_16s_32s_48_1_1_U5_n_70,mul_16s_32s_48_1_1_U5_n_71,mul_16s_32s_48_1_1_U5_n_72,mul_16s_32s_48_1_1_U5_n_73,mul_16s_32s_48_1_1_U5_n_74,mul_16s_32s_48_1_1_U5_n_75,mul_16s_32s_48_1_1_U5_n_76,mul_16s_32s_48_1_1_U5_n_77,mul_16s_32s_48_1_1_U5_n_78,mul_16s_32s_48_1_1_U5_n_79,mul_16s_32s_48_1_1_U5_n_80,mul_16s_32s_48_1_1_U5_n_81,mul_16s_32s_48_1_1_U5_n_82,mul_16s_32s_48_1_1_U5_n_83,mul_16s_32s_48_1_1_U5_n_84,mul_16s_32s_48_1_1_U5_n_85}),
        .\zl_1_fu_358_reg[45] ({trunc_ln4_fu_1310_p4,\zl_1_fu_358_reg_n_40_[13] ,\zl_1_fu_358_reg_n_40_[12] ,\zl_1_fu_358_reg_n_40_[11] ,\zl_1_fu_358_reg_n_40_[10] ,\zl_1_fu_358_reg_n_40_[9] ,\zl_1_fu_358_reg_n_40_[8] ,\zl_1_fu_358_reg_n_40_[7] ,\zl_1_fu_358_reg_n_40_[6] ,\zl_1_fu_358_reg_n_40_[5] ,\zl_1_fu_358_reg_n_40_[4] ,\zl_1_fu_358_reg_n_40_[3] ,\zl_1_fu_358_reg_n_40_[2] ,\zl_1_fu_358_reg_n_40_[1] ,\zl_1_fu_358_reg_n_40_[0] }));
  bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1 mul_32s_32s_64_1_1_U6
       (.D(apl2_fu_1781_p2),
        .DSP_A_B_DATA_INST(\add_ln317_reg_3380_reg[31]_0 ),
        .DSP_A_B_DATA_INST_0(\add_ln290_reg_3221_reg[31]_0 ),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_6),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_7),
        .O(tmp_product__3),
        .Q(ap_CS_fsm_state29),
        .S({\apl2_reg_3273[15]_i_8_n_40 ,\apl2_reg_3273[15]_i_9_n_40 ,\apl2_reg_3273[15]_i_10_n_40 ,mul_32s_32s_64_1_1_U7_n_41}),
        .\ah1_reg[14] (apl1_4_fu_2703_p2),
        .\al1_reg[14] (apl1_fu_1825_p2),
        .\apl1_4_reg_3422_reg[12] ({\apl1_4_reg_3422[12]_i_4_n_40 ,\apl1_4_reg_3422[12]_i_5_n_40 ,\apl1_4_reg_3422[12]_i_6_n_40 ,\apl1_4_reg_3422[12]_i_7_n_40 ,\apl1_4_reg_3422[12]_i_10_n_40 }),
        .\apl1_4_reg_3422_reg[17] ({\apl1_4_reg_3422[17]_i_3_n_40 ,\apl1_4_reg_3422[17]_i_4_n_40 ,\apl1_4_reg_3422[17]_i_5_n_40 ,\apl1_4_reg_3422[17]_i_6_n_40 }),
        .\apl1_reg_3279_reg[12] ({\apl1_reg_3279[12]_i_4_n_40 ,\apl1_reg_3279[12]_i_5_n_40 ,\apl1_reg_3279[12]_i_6_n_40 ,\apl1_reg_3279[12]_i_7_n_40 ,\apl1_reg_3279[12]_i_10_n_40 }),
        .\apl1_reg_3279_reg[17] ({\apl1_reg_3279[17]_i_3_n_40 ,\apl1_reg_3279[17]_i_4_n_40 ,\apl1_reg_3279[17]_i_5_n_40 ,\apl1_reg_3279[17]_i_6_n_40 }),
        .\apl2_3_reg_3416_reg[15] (\sext_ln477_1_reg_3365_reg[15]_0 [15:5]),
        .\apl2_3_reg_3416_reg[15]_0 (\apl2_3_reg_3416[15]_i_22_n_40 ),
        .\apl2_3_reg_3416_reg[15]_1 (\apl2_3_reg_3416[15]_i_24_n_40 ),
        .\apl2_3_reg_3416_reg[15]_2 ({\apl2_3_reg_3416[15]_i_8_n_40 ,\apl2_3_reg_3416[15]_i_9_n_40 ,\apl2_3_reg_3416[15]_i_10_n_40 ,mul_32s_32s_64_1_1_U7_n_42}),
        .\apl2_3_reg_3416_reg[15]_i_1_0 (apl2_3_fu_2659_p2),
        .\apl2_3_reg_3416_reg[7] (\apl2_3_reg_3416[7]_i_33_n_40 ),
        .\apl2_3_reg_3416_reg[7]_0 (\apl2_3_reg_3416[7]_i_32_n_40 ),
        .\apl2_3_reg_3416_reg[7]_1 (\apl2_3_reg_3416[7]_i_31_n_40 ),
        .\apl2_3_reg_3416_reg[7]_2 (\apl2_3_reg_3416[7]_i_30_n_40 ),
        .\apl2_reg_3273_reg[15] (\sext_ln477_reg_3104_reg[15]_0 [15:5]),
        .\apl2_reg_3273_reg[15]_0 (\apl2_reg_3273[15]_i_22_n_40 ),
        .\apl2_reg_3273_reg[15]_1 (\apl2_reg_3273[15]_i_24_n_40 ),
        .\apl2_reg_3273_reg[15]_2 (grp_fu_791_p30),
        .\apl2_reg_3273_reg[7] (\apl2_reg_3273[7]_i_33_n_40 ),
        .\apl2_reg_3273_reg[7]_0 (\apl2_reg_3273[7]_i_32_n_40 ),
        .\apl2_reg_3273_reg[7]_1 (\apl2_reg_3273[7]_i_31_n_40 ),
        .\apl2_reg_3273_reg[7]_2 (\apl2_reg_3273[7]_i_30_n_40 ),
        .grp_fu_722_p1(grp_fu_722_p1),
        .sext_ln580_1_fu_1771_p1(sext_ln580_1_fu_1771_p1),
        .sext_ln580_3_fu_2649_p1(sext_ln580_3_fu_2649_p1),
        .sext_ln599_1_fu_2691_p1(sext_ln599_1_fu_2691_p1),
        .sext_ln599_fu_1813_p1(sext_ln599_fu_1813_p1));
  bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7 mul_32s_32s_64_1_1_U7
       (.DSP_A_B_DATA_INST(DSP_A_B_DATA_INST_4),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_5),
        .O(tmp_product__3),
        .Q(ap_CS_fsm_state29),
        .S(mul_32s_32s_64_1_1_U7_n_41),
        .\ah1_reg[13] (mul_32s_32s_64_1_1_U7_n_42),
        .\apl2_3_reg_3416_reg[15] (\sext_ln477_1_reg_3365_reg[15]_0 [13:12]),
        .\apl2_3_reg_3416_reg[15]_0 (\apl2_3_reg_3416[15]_i_26_n_40 ),
        .\apl2_reg_3273_reg[15] (\sext_ln477_reg_3104_reg[15]_0 [13:12]),
        .\apl2_reg_3273_reg[15]_0 (\apl2_reg_3273[15]_i_26_n_40 ),
        .grp_fu_722_p1(grp_fu_722_p1),
        .sext_ln580_1_fu_1771_p1(sext_ln580_1_fu_1771_p1[8]),
        .sext_ln580_3_fu_2649_p1(sext_ln580_3_fu_2649_p1[8]),
        .tmp_product_carry__4_i_8_0(grp_fu_791_p30));
  bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1 mul_32s_7s_39_1_1_U8
       (.CO(mul_32s_7s_39_1_1_U8_n_40),
        .D(xb_1_fu_342_reg[46]),
        .DI({tmp_product__14_carry__3_i_1_n_40,tmp_product__14_carry__3_i_2_n_40}),
        .DOUTBDOUT(DOUTBDOUT),
        .O({mul_32s_7s_39_1_1_U8_n_42,mul_32s_7s_39_1_1_U8_n_43}),
        .P(tmp_product__1_0),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state2}),
        .S({tmp_product__14_carry__3_i_3_n_40,tmp_product__14_carry__3_i_4_n_40,tmp_product__14_carry__3_i_5_n_40}),
        .\ap_CS_fsm_reg[1] (mul_32s_7s_39_1_1_U8_n_82),
        .sext_ln244_1_fu_884_p1(sext_ln244_1_fu_884_p1),
        .tmp_product_carry_0(tqmf_load_2_reg_3015),
        .\tqmf_load_2_reg_3015_reg[29] ({grp_fu_730_p0[29:28],grp_fu_730_p0[0]}),
        .\tqmf_load_2_reg_3015_reg[30] (mul_32s_7s_39_1_1_U8_n_41),
        .\trunc_ln255_1_reg_3010_reg[43] (add_ln278_fu_1196_p2),
        .\trunc_ln255_1_reg_3010_reg[44] (sub_ln279_fu_1202_p20_out),
        .\trunc_ln2_reg_3080_reg[0] ({\trunc_ln2_reg_3080[0]_i_23_n_40 ,\trunc_ln2_reg_3080[0]_i_24_n_40 ,\trunc_ln2_reg_3080[0]_i_25_n_40 }),
        .\trunc_ln2_reg_3080_reg[0]_0 ({\trunc_ln2_reg_3080[0]_i_30_n_40 ,\trunc_ln2_reg_3080[0]_i_31_n_40 ,\trunc_ln2_reg_3080[0]_i_32_n_40 ,\trunc_ln2_reg_3080[0]_i_33_n_40 }),
        .\trunc_ln2_reg_3080_reg[31] (trunc_ln255_1_reg_3010[40:3]),
        .\trunc_ln2_reg_3080_reg[31]_0 ({\trunc_ln2_reg_3080[31]_i_2_n_40 ,\trunc_ln2_reg_3080[31]_i_3_n_40 ,\trunc_ln2_reg_3080[31]_i_4_n_40 ,\trunc_ln2_reg_3080[31]_i_5_n_40 ,\trunc_ln2_reg_3080[31]_i_6_n_40 }),
        .\trunc_ln2_reg_3080_reg[31]_1 ({\trunc_ln2_reg_3080[31]_i_8_n_40 ,\trunc_ln2_reg_3080[31]_i_9_n_40 ,\trunc_ln2_reg_3080[31]_i_10_n_40 ,\trunc_ln2_reg_3080[31]_i_11_n_40 ,\trunc_ln2_reg_3080[31]_i_12_n_40 ,\trunc_ln2_reg_3080[31]_i_13_n_40 }),
        .\trunc_ln3_reg_3085_reg[1] ({\trunc_ln3_reg_3085[1]_i_23_n_40 ,\trunc_ln3_reg_3085[1]_i_24_n_40 ,\trunc_ln3_reg_3085[1]_i_25_n_40 ,\trunc_ln3_reg_3085[1]_i_26_n_40 }),
        .\trunc_ln3_reg_3085_reg[1]_0 ({\trunc_ln3_reg_3085[1]_i_32_n_40 ,\trunc_ln3_reg_3085[1]_i_33_n_40 ,\trunc_ln3_reg_3085[1]_i_34_n_40 }),
        .\trunc_ln3_reg_3085_reg[1]_i_2_0 (grp_fu_730_p0[1]),
        .\trunc_ln3_reg_3085_reg[25] (\trunc_ln3_reg_3085[25]_i_2_n_40 ),
        .\trunc_ln3_reg_3085_reg[25]_0 (\trunc_ln3_reg_3085[25]_i_10_n_40 ),
        .\trunc_ln3_reg_3085_reg[31] ({\trunc_ln3_reg_3085[31]_i_2_n_40 ,\trunc_ln3_reg_3085[31]_i_3_n_40 ,\trunc_ln3_reg_3085[31]_i_4_n_40 ,\trunc_ln3_reg_3085[31]_i_5_n_40 ,\trunc_ln3_reg_3085[31]_i_6_n_40 }),
        .\trunc_ln3_reg_3085_reg[31]_0 ({\trunc_ln3_reg_3085[31]_i_7_n_40 ,\trunc_ln3_reg_3085[31]_i_8_n_40 ,\trunc_ln3_reg_3085[31]_i_9_n_40 ,\trunc_ln3_reg_3085[31]_i_10_n_40 ,\trunc_ln3_reg_3085[31]_i_11_n_40 ,\trunc_ln3_reg_3085[31]_i_12_n_40 }),
        .xb_4_fu_1191_p2(xb_4_fu_1191_p2[40:3]));
  bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 mux_4_2_14_1_1_U13
       (.B(tmp_fu_2298_p6),
        .DI(mux_1_1),
        .Q(\add_ln314_reg_3339_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[0]_i_1 
       (.I0(sext_ln618_fu_2367_p1[0]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \nbh[10]_i_1 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I1(\ap_CS_fsm_reg[31]_0 [6]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[10]),
        .O(\add_ln314_reg_3339_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \nbh[11]_i_1 
       (.I0(sext_ln617_fu_2394_p1[11]),
        .I1(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \nbh[12]_i_1 
       (.I0(sext_ln617_fu_2394_p1[12]),
        .I1(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[13]_i_1 
       (.I0(sext_ln617_fu_2394_p1[13]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \nbh[14]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [6]),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \nbh[14]_i_2 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I1(sext_ln617_fu_2394_p1[14]),
        .I2(sext_ln617_fu_2394_p1[15]),
        .O(\add_ln314_reg_3339_reg[0]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \nbh[1]_i_1 
       (.I0(sext_ln618_fu_2367_p1[1]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[2]_i_1 
       (.I0(sext_ln617_fu_2394_p1[2]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[3]_i_1 
       (.I0(sext_ln617_fu_2394_p1[3]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[4]_i_1 
       (.I0(sext_ln617_fu_2394_p1[4]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbh[5]_i_1 
       (.I0(sext_ln617_fu_2394_p1[5]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\add_ln314_reg_3339_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \nbh[6]_i_1 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I1(\ap_CS_fsm_reg[31]_0 [6]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[6]),
        .O(\add_ln314_reg_3339_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \nbh[7]_i_1 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I1(\ap_CS_fsm_reg[31]_0 [6]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[7]),
        .O(\add_ln314_reg_3339_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \nbh[8]_i_1 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I1(\ap_CS_fsm_reg[31]_0 [6]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[8]),
        .O(\add_ln314_reg_3339_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \nbh[9]_i_1 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I1(\ap_CS_fsm_reg[31]_0 [6]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[9]),
        .O(\add_ln314_reg_3339_reg[0]_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \nbh[9]_i_6 
       (.I0(sext_ln618_fu_2367_p1[5]),
        .I1(\add_ln314_reg_3339_reg[1]_0 [0]),
        .O(\nbh[9]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_7 
       (.I0(sext_ln618_fu_2367_p1[4]),
        .I1(\add_ln314_reg_3339_reg[1]_0 [0]),
        .O(\nbh[9]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_9 
       (.I0(sext_ln618_fu_2367_p1[2]),
        .I1(\add_ln314_reg_3339_reg[1]_0 [0]),
        .O(\nbh[9]_i_9_n_40 ));
  CARRY8 \nbh_reg[9]_i_2 
       (.CI(sext_ln618_fu_2367_p1[1]),
        .CI_TOP(1'b0),
        .CO({\nbh_reg[9]_i_2_n_40 ,\nbh_reg[9]_i_2_n_41 ,\nbh_reg[9]_i_2_n_42 ,\nbh_reg[9]_i_2_n_43 ,\nbh_reg[9]_i_2_n_44 ,\nbh_reg[9]_i_2_n_45 ,\nbh_reg[9]_i_2_n_46 ,\nbh_reg[9]_i_2_n_47 }),
        .DI(sext_ln618_fu_2367_p1[9:2]),
        .O(sext_ln617_fu_2394_p1[9:2]),
        .S({S[2:1],sext_ln618_fu_2367_p1[7:6],\nbh[9]_i_6_n_40 ,\nbh[9]_i_7_n_40 ,S[0],\nbh[9]_i_9_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \nbl[14]_i_1 
       (.I0(\ap_CS_fsm_reg[31]_0 [3]),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h306F0154)) 
    \q0[0]_i_1 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[2]),
        .I4(ilb_table_address0[1]),
        .O(\ap_CS_fsm_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q0[10]_i_10 
       (.I0(sext_ln617_fu_2394_p1[9]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\q0[10]_i_10_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q0[10]_i_13 
       (.I0(sext_ln617_fu_2394_p1[7]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\q0[10]_i_13_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q0[10]_i_16 
       (.I0(sext_ln617_fu_2394_p1[6]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\q0[10]_i_16_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q0[10]_i_19 
       (.I0(sext_ln617_fu_2394_p1[8]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\q0[10]_i_19_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \q0[10]_i_2 
       (.I0(ilb_table_address0[3]),
        .I1(ilb_table_address0[1]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[2]),
        .I4(ilb_table_address0[4]),
        .O(\ap_CS_fsm_reg[10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \q0[10]_i_22 
       (.I0(sext_ln617_fu_2394_p1[10]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(\q0[10]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \q0[10]_i_3 
       (.I0(grp_decode_fu_519_ilb_table_address0[3]),
        .I1(\q0_reg[11] [7]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\q0_reg[0]_1 ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[10]_i_10_n_40 ),
        .O(ilb_table_address0[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \q0[10]_i_4 
       (.I0(grp_decode_fu_519_ilb_table_address0[1]),
        .I1(\q0_reg[11] [7]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\q0_reg[0]_3 ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[10]_i_13_n_40 ),
        .O(ilb_table_address0[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \q0[10]_i_5 
       (.I0(grp_decode_fu_519_ilb_table_address0[0]),
        .I1(\q0_reg[11] [7]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\q0_reg[0]_4 ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[10]_i_16_n_40 ),
        .O(ilb_table_address0[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \q0[10]_i_6 
       (.I0(grp_decode_fu_519_ilb_table_address0[2]),
        .I1(\q0_reg[11] [7]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\q0_reg[0]_2 ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[10]_i_19_n_40 ),
        .O(ilb_table_address0[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8888888B)) 
    \q0[10]_i_7 
       (.I0(grp_decode_fu_519_ilb_table_address0[4]),
        .I1(\q0_reg[11] [7]),
        .I2(\ap_CS_fsm_reg[31]_0 [6]),
        .I3(\q0_reg[0] ),
        .I4(\q0_reg[0]_0 ),
        .I5(\q0[10]_i_22_n_40 ),
        .O(ilb_table_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h7ED27504)) 
    \q0[1]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[2]),
        .O(\ap_CS_fsm_reg[10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h15AACC18)) 
    \q0[2]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[2]),
        .O(\ap_CS_fsm_reg[10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hB9F51D90)) 
    \q0[3]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[2]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[0]),
        .O(\ap_CS_fsm_reg[10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h4AE6D33A)) 
    \q0[4]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[2]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[0]),
        .O(\ap_CS_fsm_reg[10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hA2449D58)) 
    \q0[5]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[2]),
        .I4(ilb_table_address0[1]),
        .O(\ap_CS_fsm_reg[10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h1E96878A)) 
    \q0[6]_i_1 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[2]),
        .O(\ap_CS_fsm_reg[10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h8616F9E4)) 
    \q0[7]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[3]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[2]),
        .I4(ilb_table_address0[1]),
        .O(\ap_CS_fsm_reg[10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hED0012FA)) 
    \q0[8]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[0]),
        .I2(ilb_table_address0[3]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[2]),
        .O(\ap_CS_fsm_reg[10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hFECC0222)) 
    \q0[9]_i_1__0 
       (.I0(ilb_table_address0[4]),
        .I1(ilb_table_address0[2]),
        .I2(ilb_table_address0[0]),
        .I3(ilb_table_address0[1]),
        .I4(ilb_table_address0[3]),
        .O(\ap_CS_fsm_reg[10]_0 [9]));
  bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R quant26bt_neg_U
       (.D({mul_15ns_15ns_30_1_1_U9_n_50,mul_15ns_15ns_30_1_1_U9_n_51,mul_15ns_15ns_30_1_1_U9_n_52,mul_15ns_15ns_30_1_1_U9_n_53,mul_15ns_15ns_30_1_1_U9_n_54}),
        .Q(quant26bt_neg_q0),
        .ap_clk(ap_clk),
        .\q0_reg[11] (\q0_reg[11]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] [7]),
        .\q0_reg[11]_1 (quant26bt_pos_q0[5:2]),
        .\q0_reg[5]_0 (ap_CS_fsm_state13),
        .tmp_2_reg_3119(tmp_2_reg_3119),
        .\trunc_ln225_reg_1124_reg[3] (\trunc_ln225_reg_1124_reg[3] ),
        .\trunc_ln225_reg_1124_reg[5] (\trunc_ln225_reg_1124_reg[5] ));
  bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R quant26bt_pos_U
       (.D({mul_15ns_15ns_30_1_1_U9_n_45,mul_15ns_15ns_30_1_1_U9_n_46,mul_15ns_15ns_30_1_1_U9_n_47,mul_15ns_15ns_30_1_1_U9_n_48,mul_15ns_15ns_30_1_1_U9_n_49}),
        .DI({quant26bt_pos_U_n_46,quant26bt_pos_U_n_47,quant26bt_pos_U_n_48,quant26bt_pos_U_n_49,quant26bt_pos_U_n_50,quant26bt_pos_U_n_51,quant26bt_pos_U_n_52,quant26bt_pos_U_n_53}),
        .Q(ap_CS_fsm_state13),
        .S({quant26bt_pos_U_n_54,quant26bt_pos_U_n_55,quant26bt_pos_U_n_56,quant26bt_pos_U_n_57,quant26bt_pos_U_n_58,quant26bt_pos_U_n_59,quant26bt_pos_U_n_60,quant26bt_pos_U_n_61}),
        .\ap_CS_fsm_reg[13]_i_2 (m_4_reg_3124[31:16]),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (mul_15ns_15ns_30_1_1_U9_n_44),
        .quant26bt_pos_q0(quant26bt_pos_q0));
  LUT6 #(
    .INIT(64'hF800F8F800000000)) 
    ram_reg_0_7_0_0_i_10
       (.I0(ap_CS_fsm_state24),
        .I1(idx226_fu_374[2]),
        .I2(i_10_fu_38604_out),
        .I3(i_10_fu_386[2]),
        .I4(ap_CS_fsm_state29),
        .I5(tmp_product_i_2_n_40),
        .O(ram_reg_0_7_0_0_i_10_n_40));
  LUT6 #(
    .INIT(64'h0203020002000200)) 
    ram_reg_0_7_0_0_i_10__0
       (.I0(i_6_fu_370[2]),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg[31]_0 [4]),
        .I3(i_6_fu_3700),
        .I4(idx220_fu_354[2]),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_0_7_0_0_i_10__0_n_40));
  LUT5 #(
    .INIT(32'hEEEA0000)) 
    ram_reg_0_7_0_0_i_2
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[11] [5]),
        .I2(\ap_CS_fsm_reg[31]_0 [4]),
        .I3(ap_CS_fsm_state18),
        .I4(CEB2),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hEEEA0000)) 
    ram_reg_0_7_0_0_i_2__0
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[11] [5]),
        .I2(\ap_CS_fsm_reg[31]_0 [7]),
        .I3(ap_CS_fsm_state30),
        .I4(CEA2),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF800000FF80)) 
    ram_reg_0_7_0_0_i_3
       (.I0(ap_CS_fsm_state24),
        .I1(idx226_fu_374[0]),
        .I2(ram_reg_0_7_0_0_i_7_n_40),
        .I3(ram_reg_0_7_0_0_i_8_n_40),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [0]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF800000FF80)) 
    ram_reg_0_7_0_0_i_3__0
       (.I0(ap_CS_fsm_state9),
        .I1(idx220_fu_354[0]),
        .I2(ram_reg_0_7_0_0_i_7__0_n_40),
        .I3(ram_reg_0_7_0_0_i_8__0_n_40),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [0]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFF00D5000000D5)) 
    ram_reg_0_7_0_0_i_4
       (.I0(ram_reg_0_7_0_0_i_7_n_40),
        .I1(ap_CS_fsm_state24),
        .I2(idx226_fu_374[1]),
        .I3(ram_reg_0_7_0_0_i_9_n_40),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [1]),
        .O(\ap_CS_fsm_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFE00000FFE0)) 
    ram_reg_0_7_0_0_i_4__0
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[31]_0 [4]),
        .I2(delay_bpl_addr_reg_3247[1]),
        .I3(ram_reg_0_7_0_0_i_9__0_n_40),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [1]),
        .O(\ap_CS_fsm_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFE00000FFE0)) 
    ram_reg_0_7_0_0_i_5
       (.I0(ap_CS_fsm_state30),
        .I1(\ap_CS_fsm_reg[31]_0 [7]),
        .I2(delay_bph_addr_reg_3411[2]),
        .I3(ram_reg_0_7_0_0_i_10_n_40),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [2]),
        .O(\ap_CS_fsm_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA0000FEAA)) 
    ram_reg_0_7_0_0_i_5__0
       (.I0(ram_reg_0_7_0_0_i_10__0_n_40),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg[31]_0 [4]),
        .I3(delay_bpl_addr_reg_3247[2]),
        .I4(\q0_reg[11] [1]),
        .I5(\q0_reg[31]_0 [2]),
        .O(\ap_CS_fsm_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    ram_reg_0_7_0_0_i_7
       (.I0(\ap_CS_fsm_reg[31]_0 [7]),
        .I1(ap_CS_fsm_state30),
        .I2(i_10_fu_386[2]),
        .I3(i_10_fu_386[1]),
        .I4(i_10_fu_386[0]),
        .I5(ap_CS_fsm_state29),
        .O(ram_reg_0_7_0_0_i_7_n_40));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    ram_reg_0_7_0_0_i_7__0
       (.I0(\ap_CS_fsm_reg[31]_0 [4]),
        .I1(ap_CS_fsm_state18),
        .I2(i_6_fu_370[2]),
        .I3(i_6_fu_370[1]),
        .I4(i_6_fu_370[0]),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_0_7_0_0_i_7__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hFFF80008)) 
    ram_reg_0_7_0_0_i_8
       (.I0(ap_CS_fsm_state29),
        .I1(i_10_fu_386[0]),
        .I2(ap_CS_fsm_state30),
        .I3(\ap_CS_fsm_reg[31]_0 [7]),
        .I4(delay_bph_addr_reg_3411[0]),
        .O(ram_reg_0_7_0_0_i_8_n_40));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFFF80008)) 
    ram_reg_0_7_0_0_i_8__0
       (.I0(ap_CS_fsm_state17),
        .I1(i_6_fu_370[0]),
        .I2(ap_CS_fsm_state18),
        .I3(\ap_CS_fsm_reg[31]_0 [4]),
        .I4(delay_bpl_addr_reg_3247[0]),
        .O(ram_reg_0_7_0_0_i_8__0_n_40));
  LUT5 #(
    .INIT(32'h5555550C)) 
    ram_reg_0_7_0_0_i_9
       (.I0(delay_bph_addr_reg_3411[1]),
        .I1(ap_CS_fsm_state29),
        .I2(i_10_fu_386[1]),
        .I3(ap_CS_fsm_state30),
        .I4(\ap_CS_fsm_reg[31]_0 [7]),
        .O(ram_reg_0_7_0_0_i_9_n_40));
  LUT6 #(
    .INIT(64'hF800F8F800000000)) 
    ram_reg_0_7_0_0_i_9__0
       (.I0(ap_CS_fsm_state9),
        .I1(idx220_fu_354[1]),
        .I2(i_6_fu_3700),
        .I3(i_6_fu_370[1]),
        .I4(ap_CS_fsm_state17),
        .I5(tmp_product_i_2__0_n_40),
        .O(ram_reg_0_7_0_0_i_9__0_n_40));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    ram_reg_bram_0_i_1
       (.I0(\q0_reg[11] [5]),
        .I1(ap_CS_fsm_state6),
        .I2(\ap_CS_fsm_reg[31]_0 [1]),
        .I3(\ap_CS_fsm_reg[31]_0 [0]),
        .I4(grp_encode_fu_453_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_40_[0] ),
        .O(tqmf_ce1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10
       (.I0(delay_dltx_load_5_reg_3290[14]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[14]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[14]),
        .O(DINADIN[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_10__0
       (.I0(delay_dhx_load_5_reg_3433[12]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[12]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[12]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [12]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB88B8888)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_0[2]),
        .I1(\q0_reg[11] [2]),
        .I2(idx214_fu_346_reg[2]),
        .I3(ram_reg_bram_0_i_86_n_40),
        .I4(ap_NS_fsm[6]),
        .I5(ram_reg_bram_0_i_82_n_40),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11
       (.I0(delay_dltx_load_5_reg_3290[13]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[13]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[13]),
        .O(DINADIN[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_11__0
       (.I0(delay_dhx_load_5_reg_3433[11]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[11]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[11]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [11]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BB88888)) 
    ram_reg_bram_0_i_11__3
       (.I0(ram_reg_bram_0[1]),
        .I1(\q0_reg[11] [2]),
        .I2(idx214_fu_346_reg[1]),
        .I3(idx214_fu_346_reg[0]),
        .I4(ap_NS_fsm[6]),
        .I5(ram_reg_bram_0_i_83_n_40),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12
       (.I0(delay_dltx_load_5_reg_3290[12]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[12]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[12]),
        .O(DINADIN[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_12__0
       (.I0(delay_dhx_load_5_reg_3433[10]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[10]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[10]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h888BBBBB)) 
    ram_reg_bram_0_i_12__3
       (.I0(ram_reg_bram_0[0]),
        .I1(\q0_reg[11] [2]),
        .I2(ram_reg_bram_0_i_87_n_40),
        .I3(idx214_fu_346_reg[0]),
        .I4(ap_CS_fsm_state6),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__0
       (.I0(delay_dltx_load_5_reg_3290[11]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[11]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[11]),
        .O(DINADIN[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_13__1
       (.I0(delay_dhx_load_5_reg_3433[9]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[9]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[9]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__0
       (.I0(delay_dltx_load_5_reg_3290[10]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[10]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[10]),
        .O(DINADIN[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_14__1
       (.I0(delay_dhx_load_5_reg_3433[8]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[8]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[8]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__0
       (.I0(delay_dltx_load_5_reg_3290[9]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[9]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[9]),
        .O(DINADIN[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_15__1
       (.I0(delay_dhx_load_5_reg_3433[7]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[7]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[7]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__0
       (.I0(delay_dltx_load_5_reg_3290[8]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[8]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[8]),
        .O(DINADIN[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_16__1
       (.I0(delay_dhx_load_5_reg_3433[6]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[6]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[6]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_17__0
       (.I0(delay_dltx_load_5_reg_3290[7]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[7]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[7]),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_17__1
       (.I0(delay_dhx_load_5_reg_3433[5]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[5]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[5]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_18__0
       (.I0(delay_dltx_load_5_reg_3290[6]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[6]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[6]),
        .O(DINADIN[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_18__1
       (.I0(delay_dhx_load_5_reg_3433[4]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[4]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[4]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_19__0
       (.I0(delay_dltx_load_5_reg_3290[5]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[5]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[5]),
        .O(DINADIN[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_19__1
       (.I0(delay_dhx_load_5_reg_3433[3]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[3]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[3]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1__0
       (.I0(\q0_reg[11] [5]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .I4(\ap_CS_fsm_reg[31]_0 [5]),
        .I5(ap_CS_fsm_state17),
        .O(delay_dltx_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1__1
       (.I0(\q0_reg[11] [5]),
        .I1(\ap_CS_fsm_reg[31]_0 [8]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .I4(grp_encode_fu_453_ap_ready),
        .I5(ap_CS_fsm_state29),
        .O(delay_dhx_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA888)) 
    ram_reg_bram_0_i_2
       (.I0(\q0_reg[11] [5]),
        .I1(ap_CS_fsm_state6),
        .I2(\ap_CS_fsm_reg_n_40_[0] ),
        .I3(grp_encode_fu_453_ap_start_reg),
        .I4(\ap_CS_fsm_reg[31]_0 [0]),
        .I5(\q0_reg[11] [2]),
        .O(tqmf_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_20__0
       (.I0(delay_dltx_load_5_reg_3290[4]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[4]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[4]),
        .O(DINADIN[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_20__1
       (.I0(delay_dhx_load_5_reg_3433[2]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[2]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[2]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_21__0
       (.I0(delay_dltx_load_5_reg_3290[3]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[3]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[3]),
        .O(DINADIN[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_21__1
       (.I0(delay_dhx_load_5_reg_3433[1]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[1]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[1]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_22__0
       (.I0(delay_dltx_load_5_reg_3290[2]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[2]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[2]),
        .O(DINADIN[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_22__1
       (.I0(delay_dhx_load_5_reg_3433[0]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[0]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[0]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_23__0
       (.I0(delay_dltx_load_5_reg_3290[1]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[1]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[1]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_23__2
       (.I0(reg_828[13]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[13]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_24__0
       (.I0(delay_dltx_load_5_reg_3290[0]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[0]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[0]),
        .O(DINADIN[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_24__2
       (.I0(reg_828[12]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[12]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__0
       (.I0(reg_817[15]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[15]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_25__1
       (.I0(reg_828[11]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[11]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26__0
       (.I0(reg_817[14]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[14]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_26__1
       (.I0(reg_828[10]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[10]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__0
       (.I0(reg_817[13]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[13]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_27__1
       (.I0(reg_828[9]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[9]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__0
       (.I0(reg_817[12]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[12]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_28__1
       (.I0(reg_828[8]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[8]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29__0
       (.I0(reg_817[11]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[11]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_29__1
       (.I0(reg_828[7]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[7]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA8AAAAA)) 
    ram_reg_bram_0_i_2__0
       (.I0(\q0_reg[11] [5]),
        .I1(ap_NS_fsm[29]),
        .I2(ram_reg_bram_0_i_39_n_40),
        .I3(ram_reg_bram_0_i_40_n_40),
        .I4(ram_reg_bram_0_i_41__1_n_40),
        .I5(\q0_reg[11] [0]),
        .O(delay_dhx_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    ram_reg_bram_0_i_2__1
       (.I0(\q0_reg[11] [5]),
        .I1(ap_NS_fsm[17]),
        .I2(ram_reg_bram_0_i_43__2_n_40),
        .I3(ram_reg_bram_0_i_44__0_n_40),
        .I4(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .I5(\q0_reg[11] [0]),
        .O(delay_dltx_ce0));
  LUT6 #(
    .INIT(64'h9959FFFF99590000)) 
    ram_reg_bram_0_i_3
       (.I0(trunc_ln269_reg_3029[4]),
        .I1(trunc_ln269_reg_3029[3]),
        .I2(ram_reg_bram_0_i_79_n_40),
        .I3(trunc_ln269_reg_3029[2]),
        .I4(\ap_CS_fsm_reg[31]_0 [1]),
        .I5(ram_reg_bram_0_i_80_n_40),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30__0
       (.I0(reg_817[10]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[10]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_30__1
       (.I0(reg_828[6]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[6]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31__0
       (.I0(reg_817[9]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[9]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_31__1
       (.I0(reg_828[5]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[5]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32__0
       (.I0(reg_817[8]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[8]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_32__1
       (.I0(reg_828[4]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[4]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_33__0
       (.I0(reg_817[7]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[7]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_33__1
       (.I0(reg_828[3]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[3]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_34__0
       (.I0(reg_817[6]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[6]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_34__1
       (.I0(reg_828[2]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[2]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_35__0
       (.I0(reg_817[5]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[5]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_35__1
       (.I0(reg_828[1]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[1]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_36__0
       (.I0(reg_817[4]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[4]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_36__1
       (.I0(reg_828[0]),
        .I1(ap_CS_fsm_state34),
        .I2(delay_dhx_load_3_reg_3428[0]),
        .I3(\q0_reg[11] [0]),
        .O(\reg_828_reg[13]_0 [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_37__0
       (.I0(reg_817[3]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[3]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_bram_0_i_37__2
       (.I0(\q0_reg[11] [5]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state33),
        .I4(\ap_CS_fsm_reg[31]_0 [8]),
        .O(\ap_CS_fsm_reg[7]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ram_reg_bram_0_i_38__0
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(\q0_reg[11] [5]),
        .I3(ram_reg_bram_0_2),
        .O(\ap_CS_fsm_reg[33]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_38__1
       (.I0(reg_817[2]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[2]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_39
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_39_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_39__2
       (.I0(reg_817[1]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[1]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_3__0
       (.I0(\ap_CS_fsm_reg[31]_0 [8]),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(grp_encode_fu_453_ap_ready),
        .O(\ap_CS_fsm_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_3__3
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(\ap_CS_fsm_reg[31]_0 [5]),
        .O(\ap_CS_fsm_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    ram_reg_bram_0_i_4
       (.I0(trunc_ln269_reg_3029[3]),
        .I1(trunc_ln269_reg_3029[2]),
        .I2(trunc_ln269_reg_3029[0]),
        .I3(trunc_ln269_reg_3029[1]),
        .I4(\ap_CS_fsm_reg[31]_0 [1]),
        .I5(ram_reg_bram_0_i_81_n_40),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_40
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state22),
        .O(ram_reg_bram_0_i_40_n_40));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_bram_0_i_40__2
       (.I0(reg_817[0]),
        .I1(ap_CS_fsm_state22),
        .I2(delay_dltx_load_3_reg_3285[0]),
        .I3(\q0_reg[11] [0]),
        .O(DINBDIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_41__1
       (.I0(\ap_CS_fsm_reg[31]_0 [8]),
        .I1(\ap_CS_fsm[31]_i_1_n_40 ),
        .O(ram_reg_bram_0_i_41__1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_bram_0_i_41__2
       (.I0(\q0_reg[11] [5]),
        .I1(\ap_CS_fsm_reg[31]_0 [5]),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state23),
        .O(\ap_CS_fsm_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ram_reg_bram_0_i_42__1
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state22),
        .I2(\q0_reg[11] [5]),
        .I3(ram_reg_bram_0_2),
        .O(\ap_CS_fsm_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    ram_reg_bram_0_i_42__3
       (.I0(idx226_fu_374[2]),
        .I1(ap_CS_fsm_state24),
        .I2(ap_NS_fsm[29]),
        .I3(i_10_fu_386[2]),
        .I4(\ap_CS_fsm[31]_i_1_n_40 ),
        .I5(\ap_CS_fsm_reg[31]_0 [8]),
        .O(ram_reg_bram_0_i_42__3_n_40));
  LUT6 #(
    .INIT(64'h0000000F00070007)) 
    ram_reg_bram_0_i_43
       (.I0(ap_CS_fsm_state24),
        .I1(idx226_fu_374[1]),
        .I2(\ap_CS_fsm_reg[31]_0 [8]),
        .I3(\ap_CS_fsm[31]_i_1_n_40 ),
        .I4(i_10_fu_386[1]),
        .I5(ap_NS_fsm[29]),
        .O(ram_reg_bram_0_i_43_n_40));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_43__2
       (.I0(\ap_CS_fsm_reg[31]_0 [5]),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_43__2_n_40));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_44
       (.I0(ram_reg_bram_0_i_41__1_n_40),
        .I1(i_10_fu_386[0]),
        .I2(ap_NS_fsm[29]),
        .I3(ap_CS_fsm_state24),
        .I4(idx226_fu_374[0]),
        .I5(ap_CS_fsm_state33),
        .O(ram_reg_bram_0_i_44_n_40));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_44__0
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state9),
        .O(ram_reg_bram_0_i_44__0_n_40));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    ram_reg_bram_0_i_45__1
       (.I0(idx220_fu_354[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_NS_fsm[17]),
        .I3(i_6_fu_370[2]),
        .I4(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .I5(\ap_CS_fsm_reg[31]_0 [5]),
        .O(ram_reg_bram_0_i_45__1_n_40));
  LUT6 #(
    .INIT(64'h0000000F00070007)) 
    ram_reg_bram_0_i_46
       (.I0(ap_CS_fsm_state9),
        .I1(idx220_fu_354[1]),
        .I2(\ap_CS_fsm_reg[31]_0 [5]),
        .I3(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .I4(i_6_fu_370[1]),
        .I5(ap_NS_fsm[17]),
        .O(ram_reg_bram_0_i_46_n_40));
  LUT6 #(
    .INIT(64'h00000000202A2A2A)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_48__1_n_40),
        .I1(i_6_fu_370[0]),
        .I2(ap_NS_fsm[17]),
        .I3(ap_CS_fsm_state9),
        .I4(idx220_fu_354[0]),
        .I5(ap_CS_fsm_state21),
        .O(ram_reg_bram_0_i_47_n_40));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_48__1
       (.I0(\ap_CS_fsm_reg[31]_0 [5]),
        .I1(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .O(ram_reg_bram_0_i_48__1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_4__0
       (.I0(grp_encode_fu_453_ap_ready),
        .I1(ap_CS_fsm_state34),
        .O(\ap_CS_fsm_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_4__1
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .O(\ap_CS_fsm_reg[22]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    ram_reg_bram_0_i_5
       (.I0(trunc_ln269_reg_3029[2]),
        .I1(trunc_ln269_reg_3029[1]),
        .I2(trunc_ln269_reg_3029[0]),
        .I3(\ap_CS_fsm_reg[31]_0 [1]),
        .I4(ram_reg_bram_0_i_82_n_40),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_bram_0_i_5__0
       (.I0(grp_encode_fu_453_ap_ready),
        .I1(\ap_CS_fsm_reg[31]_0 [8]),
        .I2(ap_CS_fsm_state33),
        .I3(ap_CS_fsm_state34),
        .O(\ap_CS_fsm_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    ram_reg_bram_0_i_5__2
       (.I0(ap_CS_fsm_state23),
        .I1(\ap_CS_fsm_reg[31]_0 [5]),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state22),
        .O(\ap_CS_fsm_reg[22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_bram_0_i_6
       (.I0(trunc_ln269_reg_3029[1]),
        .I1(trunc_ln269_reg_3029[0]),
        .I2(\ap_CS_fsm_reg[31]_0 [1]),
        .I3(ram_reg_bram_0_i_83_n_40),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_i_42__3_n_40),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(\q0_reg[11] [0]),
        .I4(ram_reg_bram_0_1[2]),
        .O(\ap_CS_fsm_reg[32]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_i_45__1_n_40),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(\q0_reg[11] [0]),
        .I4(ram_reg_bram_0_1[2]),
        .O(\ap_CS_fsm_reg[21]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    ram_reg_bram_0_i_7
       (.I0(ap_CS_fsm_state6),
        .I1(trunc_ln269_reg_3029[0]),
        .I2(\ap_CS_fsm_reg[31]_0 [1]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_bram_0_i_77
       (.I0(\q0_reg[11] [5]),
        .I1(\i_4_fu_362[2]_i_1_n_40 ),
        .I2(\ap_CS_fsm_reg[31]_0 [1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_0),
        .I1(\q0_reg[11] [5]),
        .I2(\i_4_fu_362[2]_i_1_n_40 ),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_79
       (.I0(trunc_ln269_reg_3029[0]),
        .I1(trunc_ln269_reg_3029[1]),
        .O(ram_reg_bram_0_i_79_n_40));
  LUT5 #(
    .INIT(32'hFF010001)) 
    ram_reg_bram_0_i_7__0
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_bram_0_i_43_n_40),
        .I3(\q0_reg[11] [0]),
        .I4(ram_reg_bram_0_1[1]),
        .O(\ap_CS_fsm_reg[32]_0 [1]));
  LUT5 #(
    .INIT(32'hFF010001)) 
    ram_reg_bram_0_i_7__1
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state21),
        .I2(ram_reg_bram_0_i_46_n_40),
        .I3(\q0_reg[11] [0]),
        .I4(ram_reg_bram_0_1[1]),
        .O(\ap_CS_fsm_reg[21]_0 [1]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0[4]),
        .I1(\q0_reg[11] [2]),
        .I2(ram_reg_bram_0_i_84_n_40),
        .I3(ram_reg_bram_0_i_80_n_40),
        .O(ADDRBWRADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ram_reg_bram_0_i_80
       (.I0(\idx_fu_330_reg[4]_0 [1]),
        .I1(ram_reg_bram_0_i_88_n_40),
        .I2(\ap_CS_fsm_reg[31]_0 [0]),
        .I3(ap_CS_fsm_state6),
        .O(ram_reg_bram_0_i_80_n_40));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h14440000)) 
    ram_reg_bram_0_i_81
       (.I0(ap_CS_fsm_state6),
        .I1(idx_fu_330_reg[3]),
        .I2(\idx_fu_330_reg[2]_0 [1]),
        .I3(\idx_fu_330_reg[2]_0 [0]),
        .I4(ap_NS_fsm[3]),
        .O(ram_reg_bram_0_i_81_n_40));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h40444440)) 
    ram_reg_bram_0_i_82
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg[31]_0 [0]),
        .I2(ram_reg_bram_0_i_88_n_40),
        .I3(\idx_fu_330_reg[2]_0 [1]),
        .I4(\idx_fu_330_reg[2]_0 [0]),
        .O(ram_reg_bram_0_i_82_n_40));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    ram_reg_bram_0_i_83
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg[31]_0 [0]),
        .I2(\idx_fu_330_reg[2]_0 [0]),
        .I3(ram_reg_bram_0_i_88_n_40),
        .O(ram_reg_bram_0_i_83_n_40));
  LUT6 #(
    .INIT(64'h8888800022222AAA)) 
    ram_reg_bram_0_i_84
       (.I0(ap_NS_fsm[6]),
        .I1(idx214_fu_346_reg[3]),
        .I2(idx214_fu_346_reg[1]),
        .I3(idx214_fu_346_reg[0]),
        .I4(idx214_fu_346_reg[2]),
        .I5(idx214_fu_346_reg[4]),
        .O(ram_reg_bram_0_i_84_n_40));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h15)) 
    ram_reg_bram_0_i_85
       (.I0(idx214_fu_346_reg[2]),
        .I1(idx214_fu_346_reg[0]),
        .I2(idx214_fu_346_reg[1]),
        .O(ram_reg_bram_0_i_85_n_40));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_86
       (.I0(idx214_fu_346_reg[1]),
        .I1(idx214_fu_346_reg[0]),
        .O(ram_reg_bram_0_i_86_n_40));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_87
       (.I0(i_1_fu_350_reg[0]),
        .I1(i_1_fu_350_reg[1]),
        .I2(i_1_fu_350_reg[2]),
        .I3(i_1_fu_350_reg[3]),
        .I4(i_1_fu_350_reg[4]),
        .O(ram_reg_bram_0_i_87_n_40));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_bram_0_i_88
       (.I0(i_fu_334_reg[0]),
        .I1(i_fu_334_reg[1]),
        .I2(i_fu_334_reg[3]),
        .I3(i_fu_334_reg[2]),
        .O(ram_reg_bram_0_i_88_n_40));
  LUT6 #(
    .INIT(64'hFFFF000D0000000D)) 
    ram_reg_bram_0_i_8__0
       (.I0(\ap_CS_fsm_reg[31]_0 [8]),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state34),
        .I3(ram_reg_bram_0_i_44_n_40),
        .I4(\q0_reg[11] [0]),
        .I5(ram_reg_bram_0_1[0]),
        .O(\ap_CS_fsm_reg[32]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF000D0000000D)) 
    ram_reg_bram_0_i_8__1
       (.I0(\ap_CS_fsm_reg[31]_0 [5]),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state22),
        .I3(ram_reg_bram_0_i_47_n_40),
        .I4(\q0_reg[11] [0]),
        .I5(ram_reg_bram_0_1[0]),
        .O(\ap_CS_fsm_reg[21]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9
       (.I0(delay_dltx_load_5_reg_3290[15]),
        .I1(ap_CS_fsm_state23),
        .I2(trunc_ln7_reg_3193[15]),
        .I3(ap_CS_fsm_state21),
        .I4(reg_817[15]),
        .O(DINADIN[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_bram_0_i_9__0
       (.I0(delay_dhx_load_5_reg_3433[13]),
        .I1(grp_encode_fu_453_ap_ready),
        .I2(trunc_ln10_reg_3346[13]),
        .I3(ap_CS_fsm_state33),
        .I4(reg_828[13]),
        .O(\delay_dhx_load_5_reg_3433_reg[13]_0 [13]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB88B8888)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_0[3]),
        .I1(\q0_reg[11] [2]),
        .I2(idx214_fu_346_reg[3]),
        .I3(ram_reg_bram_0_i_85_n_40),
        .I4(ap_NS_fsm[6]),
        .I5(ram_reg_bram_0_i_81_n_40),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_817[15]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(\ap_CS_fsm_reg[31]_0 [5]),
        .I2(ap_CS_fsm_state8),
        .O(\reg_817[15]_i_1_n_40 ));
  FDRE \reg_817_reg[0] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [0]),
        .Q(reg_817[0]),
        .R(1'b0));
  FDRE \reg_817_reg[10] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [10]),
        .Q(reg_817[10]),
        .R(1'b0));
  FDRE \reg_817_reg[11] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [11]),
        .Q(reg_817[11]),
        .R(1'b0));
  FDRE \reg_817_reg[12] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [12]),
        .Q(reg_817[12]),
        .R(1'b0));
  FDRE \reg_817_reg[13] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [13]),
        .Q(reg_817[13]),
        .R(1'b0));
  FDRE \reg_817_reg[14] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [14]),
        .Q(reg_817[14]),
        .R(1'b0));
  FDRE \reg_817_reg[15] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [15]),
        .Q(reg_817[15]),
        .R(1'b0));
  FDRE \reg_817_reg[1] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [1]),
        .Q(reg_817[1]),
        .R(1'b0));
  FDRE \reg_817_reg[2] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [2]),
        .Q(reg_817[2]),
        .R(1'b0));
  FDRE \reg_817_reg[3] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [3]),
        .Q(reg_817[3]),
        .R(1'b0));
  FDRE \reg_817_reg[4] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [4]),
        .Q(reg_817[4]),
        .R(1'b0));
  FDRE \reg_817_reg[5] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [5]),
        .Q(reg_817[5]),
        .R(1'b0));
  FDRE \reg_817_reg[6] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [6]),
        .Q(reg_817[6]),
        .R(1'b0));
  FDRE \reg_817_reg[7] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [7]),
        .Q(reg_817[7]),
        .R(1'b0));
  FDRE \reg_817_reg[8] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [8]),
        .Q(reg_817[8]),
        .R(1'b0));
  FDRE \reg_817_reg[9] 
       (.C(ap_clk),
        .CE(\reg_817[15]_i_1_n_40 ),
        .D(\reg_817_reg[15]_0 [9]),
        .Q(reg_817[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_824[31]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state24),
        .O(reg_8240));
  FDRE \reg_824_reg[0] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[15]),
        .Q(reg_824[0]),
        .R(1'b0));
  FDRE \reg_824_reg[10] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[25]),
        .Q(reg_824[10]),
        .R(1'b0));
  FDRE \reg_824_reg[11] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[26]),
        .Q(reg_824[11]),
        .R(1'b0));
  FDRE \reg_824_reg[12] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[27]),
        .Q(reg_824[12]),
        .R(1'b0));
  FDRE \reg_824_reg[13] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[28]),
        .Q(reg_824[13]),
        .R(1'b0));
  FDRE \reg_824_reg[14] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[29]),
        .Q(reg_824[14]),
        .R(1'b0));
  FDRE \reg_824_reg[15] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[30]),
        .Q(reg_824[15]),
        .R(1'b0));
  FDRE \reg_824_reg[16] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[31]),
        .Q(reg_824[16]),
        .R(1'b0));
  FDRE \reg_824_reg[17] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[32]),
        .Q(reg_824[17]),
        .R(1'b0));
  FDRE \reg_824_reg[18] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[33]),
        .Q(reg_824[18]),
        .R(1'b0));
  FDRE \reg_824_reg[19] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[34]),
        .Q(reg_824[19]),
        .R(1'b0));
  FDRE \reg_824_reg[1] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[16]),
        .Q(reg_824[1]),
        .R(1'b0));
  FDRE \reg_824_reg[20] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[35]),
        .Q(reg_824[20]),
        .R(1'b0));
  FDRE \reg_824_reg[21] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[36]),
        .Q(reg_824[21]),
        .R(1'b0));
  FDRE \reg_824_reg[22] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[37]),
        .Q(reg_824[22]),
        .R(1'b0));
  FDRE \reg_824_reg[23] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[38]),
        .Q(reg_824[23]),
        .R(1'b0));
  FDRE \reg_824_reg[24] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[39]),
        .Q(reg_824[24]),
        .R(1'b0));
  FDRE \reg_824_reg[25] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[40]),
        .Q(reg_824[25]),
        .R(1'b0));
  FDRE \reg_824_reg[26] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[41]),
        .Q(reg_824[26]),
        .R(1'b0));
  FDRE \reg_824_reg[27] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[42]),
        .Q(reg_824[27]),
        .R(1'b0));
  FDRE \reg_824_reg[28] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[43]),
        .Q(reg_824[28]),
        .R(1'b0));
  FDRE \reg_824_reg[29] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[44]),
        .Q(reg_824[29]),
        .R(1'b0));
  FDRE \reg_824_reg[2] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[17]),
        .Q(reg_824[2]),
        .R(1'b0));
  FDRE \reg_824_reg[30] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[45]),
        .Q(reg_824[30]),
        .R(1'b0));
  FDRE \reg_824_reg[31] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[46]),
        .Q(reg_824[31]),
        .R(1'b0));
  FDRE \reg_824_reg[3] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[18]),
        .Q(reg_824[3]),
        .R(1'b0));
  FDRE \reg_824_reg[4] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[19]),
        .Q(reg_824[4]),
        .R(1'b0));
  FDRE \reg_824_reg[5] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[20]),
        .Q(reg_824[5]),
        .R(1'b0));
  FDRE \reg_824_reg[6] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[21]),
        .Q(reg_824[6]),
        .R(1'b0));
  FDRE \reg_824_reg[7] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[22]),
        .Q(reg_824[7]),
        .R(1'b0));
  FDRE \reg_824_reg[8] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[23]),
        .Q(reg_824[8]),
        .R(1'b0));
  FDRE \reg_824_reg[9] 
       (.C(ap_clk),
        .CE(reg_8240),
        .D(grp_fu_741_p2[24]),
        .Q(reg_824[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_828[13]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(\ap_CS_fsm_reg[31]_0 [8]),
        .I2(ap_CS_fsm_state33),
        .O(\reg_828[13]_i_1_n_40 ));
  FDRE \reg_828_reg[0] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [0]),
        .Q(reg_828[0]),
        .R(1'b0));
  FDRE \reg_828_reg[10] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [10]),
        .Q(reg_828[10]),
        .R(1'b0));
  FDRE \reg_828_reg[11] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [11]),
        .Q(reg_828[11]),
        .R(1'b0));
  FDRE \reg_828_reg[12] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [12]),
        .Q(reg_828[12]),
        .R(1'b0));
  FDRE \reg_828_reg[13] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [13]),
        .Q(reg_828[13]),
        .R(1'b0));
  FDRE \reg_828_reg[1] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [1]),
        .Q(reg_828[1]),
        .R(1'b0));
  FDRE \reg_828_reg[2] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [2]),
        .Q(reg_828[2]),
        .R(1'b0));
  FDRE \reg_828_reg[3] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [3]),
        .Q(reg_828[3]),
        .R(1'b0));
  FDRE \reg_828_reg[4] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [4]),
        .Q(reg_828[4]),
        .R(1'b0));
  FDRE \reg_828_reg[5] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [5]),
        .Q(reg_828[5]),
        .R(1'b0));
  FDRE \reg_828_reg[6] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [6]),
        .Q(reg_828[6]),
        .R(1'b0));
  FDRE \reg_828_reg[7] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [7]),
        .Q(reg_828[7]),
        .R(1'b0));
  FDRE \reg_828_reg[8] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [8]),
        .Q(reg_828[8]),
        .R(1'b0));
  FDRE \reg_828_reg[9] 
       (.C(ap_clk),
        .CE(\reg_828[13]_i_1_n_40 ),
        .D(\reg_828_reg[13]_1 [9]),
        .Q(reg_828[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_10 
       (.I0(trunc_ln304_reg_3331[8]),
        .I1(sext_ln620_reg_3375[8]),
        .O(\rh1[15]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rh1[15]_i_2 
       (.I0(sext_ln620_reg_3375[13]),
        .O(\rh1[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[15]_i_3 
       (.I0(trunc_ln304_reg_3331[14]),
        .I1(trunc_ln304_reg_3331[15]),
        .O(\rh1[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_4 
       (.I0(sext_ln620_reg_3375[13]),
        .I1(trunc_ln304_reg_3331[14]),
        .O(\rh1[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_5 
       (.I0(sext_ln620_reg_3375[13]),
        .I1(trunc_ln304_reg_3331[13]),
        .O(\rh1[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_6 
       (.I0(trunc_ln304_reg_3331[12]),
        .I1(sext_ln620_reg_3375[12]),
        .O(\rh1[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_7 
       (.I0(trunc_ln304_reg_3331[11]),
        .I1(sext_ln620_reg_3375[11]),
        .O(\rh1[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_8 
       (.I0(trunc_ln304_reg_3331[10]),
        .I1(sext_ln620_reg_3375[10]),
        .O(\rh1[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[15]_i_9 
       (.I0(trunc_ln304_reg_3331[9]),
        .I1(sext_ln620_reg_3375[9]),
        .O(\rh1[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_2 
       (.I0(trunc_ln304_reg_3331[22]),
        .I1(trunc_ln304_reg_3331[23]),
        .O(\rh1[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_3 
       (.I0(trunc_ln304_reg_3331[21]),
        .I1(trunc_ln304_reg_3331[22]),
        .O(\rh1[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_4 
       (.I0(trunc_ln304_reg_3331[20]),
        .I1(trunc_ln304_reg_3331[21]),
        .O(\rh1[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_5 
       (.I0(trunc_ln304_reg_3331[19]),
        .I1(trunc_ln304_reg_3331[20]),
        .O(\rh1[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_6 
       (.I0(trunc_ln304_reg_3331[18]),
        .I1(trunc_ln304_reg_3331[19]),
        .O(\rh1[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_7 
       (.I0(trunc_ln304_reg_3331[17]),
        .I1(trunc_ln304_reg_3331[18]),
        .O(\rh1[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_8 
       (.I0(trunc_ln304_reg_3331[16]),
        .I1(trunc_ln304_reg_3331[17]),
        .O(\rh1[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[23]_i_9 
       (.I0(trunc_ln304_reg_3331[15]),
        .I1(trunc_ln304_reg_3331[16]),
        .O(\rh1[23]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rh1[30]_i_1 
       (.I0(\ap_CS_fsm[31]_i_1_n_40 ),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_3 
       (.I0(trunc_ln304_reg_3331[29]),
        .I1(trunc_ln304_reg_3331[30]),
        .O(\rh1[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_4 
       (.I0(trunc_ln304_reg_3331[28]),
        .I1(trunc_ln304_reg_3331[29]),
        .O(\rh1[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_5 
       (.I0(trunc_ln304_reg_3331[27]),
        .I1(trunc_ln304_reg_3331[28]),
        .O(\rh1[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_6 
       (.I0(trunc_ln304_reg_3331[26]),
        .I1(trunc_ln304_reg_3331[27]),
        .O(\rh1[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_7 
       (.I0(trunc_ln304_reg_3331[25]),
        .I1(trunc_ln304_reg_3331[26]),
        .O(\rh1[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_8 
       (.I0(trunc_ln304_reg_3331[24]),
        .I1(trunc_ln304_reg_3331[25]),
        .O(\rh1[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rh1[30]_i_9 
       (.I0(trunc_ln304_reg_3331[23]),
        .I1(trunc_ln304_reg_3331[24]),
        .O(\rh1[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_2 
       (.I0(trunc_ln304_reg_3331[7]),
        .I1(sext_ln620_reg_3375[7]),
        .O(\rh1[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_3 
       (.I0(trunc_ln304_reg_3331[6]),
        .I1(sext_ln620_reg_3375[6]),
        .O(\rh1[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_4 
       (.I0(trunc_ln304_reg_3331[5]),
        .I1(sext_ln620_reg_3375[5]),
        .O(\rh1[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_5 
       (.I0(trunc_ln304_reg_3331[4]),
        .I1(sext_ln620_reg_3375[4]),
        .O(\rh1[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_6 
       (.I0(trunc_ln304_reg_3331[3]),
        .I1(sext_ln620_reg_3375[3]),
        .O(\rh1[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_7 
       (.I0(trunc_ln304_reg_3331[2]),
        .I1(sext_ln620_reg_3375[2]),
        .O(\rh1[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_8 
       (.I0(trunc_ln304_reg_3331[1]),
        .I1(sext_ln620_reg_3375[1]),
        .O(\rh1[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rh1[7]_i_9 
       (.I0(trunc_ln304_reg_3331[0]),
        .I1(sext_ln620_reg_3375[0]),
        .O(\rh1[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rh1_reg[15]_i_1 
       (.CI(\rh1_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\rh1_reg[15]_i_1_n_40 ,\rh1_reg[15]_i_1_n_41 ,\rh1_reg[15]_i_1_n_42 ,\rh1_reg[15]_i_1_n_43 ,\rh1_reg[15]_i_1_n_44 ,\rh1_reg[15]_i_1_n_45 ,\rh1_reg[15]_i_1_n_46 ,\rh1_reg[15]_i_1_n_47 }),
        .DI({trunc_ln304_reg_3331[14],\rh1[15]_i_2_n_40 ,sext_ln620_reg_3375[13],trunc_ln304_reg_3331[12:8]}),
        .O(\trunc_ln304_reg_3331_reg[28]_0 [15:8]),
        .S({\rh1[15]_i_3_n_40 ,\rh1[15]_i_4_n_40 ,\rh1[15]_i_5_n_40 ,\rh1[15]_i_6_n_40 ,\rh1[15]_i_7_n_40 ,\rh1[15]_i_8_n_40 ,\rh1[15]_i_9_n_40 ,\rh1[15]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rh1_reg[23]_i_1 
       (.CI(\rh1_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\rh1_reg[23]_i_1_n_40 ,\rh1_reg[23]_i_1_n_41 ,\rh1_reg[23]_i_1_n_42 ,\rh1_reg[23]_i_1_n_43 ,\rh1_reg[23]_i_1_n_44 ,\rh1_reg[23]_i_1_n_45 ,\rh1_reg[23]_i_1_n_46 ,\rh1_reg[23]_i_1_n_47 }),
        .DI(trunc_ln304_reg_3331[22:15]),
        .O(\trunc_ln304_reg_3331_reg[28]_0 [23:16]),
        .S({\rh1[23]_i_2_n_40 ,\rh1[23]_i_3_n_40 ,\rh1[23]_i_4_n_40 ,\rh1[23]_i_5_n_40 ,\rh1[23]_i_6_n_40 ,\rh1[23]_i_7_n_40 ,\rh1[23]_i_8_n_40 ,\rh1[23]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rh1_reg[30]_i_2 
       (.CI(\rh1_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rh1_reg[30]_i_2_CO_UNCONNECTED [7:6],\rh1_reg[30]_i_2_n_42 ,\rh1_reg[30]_i_2_n_43 ,\rh1_reg[30]_i_2_n_44 ,\rh1_reg[30]_i_2_n_45 ,\rh1_reg[30]_i_2_n_46 ,\rh1_reg[30]_i_2_n_47 }),
        .DI({1'b0,1'b0,trunc_ln304_reg_3331[28:23]}),
        .O({\NLW_rh1_reg[30]_i_2_O_UNCONNECTED [7],\trunc_ln304_reg_3331_reg[28]_0 [30:24]}),
        .S({1'b0,\rh1[30]_i_3_n_40 ,\rh1[30]_i_4_n_40 ,\rh1[30]_i_5_n_40 ,\rh1[30]_i_6_n_40 ,\rh1[30]_i_7_n_40 ,\rh1[30]_i_8_n_40 ,\rh1[30]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rh1_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rh1_reg[7]_i_1_n_40 ,\rh1_reg[7]_i_1_n_41 ,\rh1_reg[7]_i_1_n_42 ,\rh1_reg[7]_i_1_n_43 ,\rh1_reg[7]_i_1_n_44 ,\rh1_reg[7]_i_1_n_45 ,\rh1_reg[7]_i_1_n_46 ,\rh1_reg[7]_i_1_n_47 }),
        .DI(trunc_ln304_reg_3331[7:0]),
        .O(\trunc_ln304_reg_3331_reg[28]_0 [7:0]),
        .S({\rh1[7]_i_2_n_40 ,\rh1[7]_i_3_n_40 ,\rh1[7]_i_4_n_40 ,\rh1[7]_i_5_n_40 ,\rh1[7]_i_6_n_40 ,\rh1[7]_i_7_n_40 ,\rh1[7]_i_8_n_40 ,\rh1[7]_i_9_n_40 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \ril_2_reg_3177[1]_i_1 
       (.I0(quant26bt_neg_q0[1]),
        .I1(tmp_2_reg_3119),
        .I2(quant26bt_pos_q0[1]),
        .O(ril_2_fu_1438_p3));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ril_2_reg_3177[2]_i_1 
       (.I0(quant26bt_neg_q0[2]),
        .I1(tmp_2_reg_3119),
        .I2(quant26bt_pos_q0[2]),
        .O(grp_encode_fu_453_wl_code_table_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ril_2_reg_3177[3]_i_1 
       (.I0(quant26bt_neg_q0[3]),
        .I1(tmp_2_reg_3119),
        .I2(quant26bt_pos_q0[3]),
        .O(grp_encode_fu_453_wl_code_table_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ril_2_reg_3177[4]_i_1 
       (.I0(quant26bt_neg_q0[4]),
        .I1(tmp_2_reg_3119),
        .I2(quant26bt_pos_q0[4]),
        .O(grp_encode_fu_453_wl_code_table_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ril_2_reg_3177[5]_i_1 
       (.I0(quant26bt_neg_q0[5]),
        .I1(tmp_2_reg_3119),
        .I2(quant26bt_pos_q0[5]),
        .O(grp_encode_fu_453_wl_code_table_address0[3]));
  FDRE \ril_2_reg_3177_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(quant26bt_pos_q0[0]),
        .Q(encoded_d0[0]),
        .R(1'b0));
  FDRE \ril_2_reg_3177_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(ril_2_fu_1438_p3),
        .Q(encoded_d0[1]),
        .R(1'b0));
  FDRE \ril_2_reg_3177_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(grp_encode_fu_453_wl_code_table_address0[0]),
        .Q(encoded_d0[2]),
        .R(1'b0));
  FDRE \ril_2_reg_3177_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(grp_encode_fu_453_wl_code_table_address0[1]),
        .Q(encoded_d0[3]),
        .R(1'b0));
  FDRE \ril_2_reg_3177_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(grp_encode_fu_453_wl_code_table_address0[2]),
        .Q(encoded_d0[4]),
        .R(1'b0));
  FDRE \ril_2_reg_3177_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [2]),
        .D(grp_encode_fu_453_wl_code_table_address0[3]),
        .Q(encoded_d0[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_10 
       (.I0(sext_ln511_reg_3216[8]),
        .I1(trunc_ln285_reg_3114[8]),
        .O(\rlt1[15]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rlt1[15]_i_2 
       (.I0(trunc_ln285_reg_3114[15]),
        .O(\rlt1[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_3 
       (.I0(trunc_ln285_reg_3114[15]),
        .I1(sext_ln511_reg_3216[15]),
        .O(\rlt1[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_4 
       (.I0(sext_ln511_reg_3216[14]),
        .I1(trunc_ln285_reg_3114[14]),
        .O(\rlt1[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_5 
       (.I0(sext_ln511_reg_3216[13]),
        .I1(trunc_ln285_reg_3114[13]),
        .O(\rlt1[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_6 
       (.I0(sext_ln511_reg_3216[12]),
        .I1(trunc_ln285_reg_3114[12]),
        .O(\rlt1[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_7 
       (.I0(sext_ln511_reg_3216[11]),
        .I1(trunc_ln285_reg_3114[11]),
        .O(\rlt1[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_8 
       (.I0(sext_ln511_reg_3216[10]),
        .I1(trunc_ln285_reg_3114[10]),
        .O(\rlt1[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[15]_i_9 
       (.I0(sext_ln511_reg_3216[9]),
        .I1(trunc_ln285_reg_3114[9]),
        .O(\rlt1[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_2 
       (.I0(trunc_ln285_reg_3114[22]),
        .I1(trunc_ln285_reg_3114[23]),
        .O(\rlt1[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_3 
       (.I0(trunc_ln285_reg_3114[21]),
        .I1(trunc_ln285_reg_3114[22]),
        .O(\rlt1[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_4 
       (.I0(trunc_ln285_reg_3114[20]),
        .I1(trunc_ln285_reg_3114[21]),
        .O(\rlt1[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_5 
       (.I0(trunc_ln285_reg_3114[19]),
        .I1(trunc_ln285_reg_3114[20]),
        .O(\rlt1[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_6 
       (.I0(trunc_ln285_reg_3114[18]),
        .I1(trunc_ln285_reg_3114[19]),
        .O(\rlt1[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_7 
       (.I0(trunc_ln285_reg_3114[17]),
        .I1(trunc_ln285_reg_3114[18]),
        .O(\rlt1[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_8 
       (.I0(trunc_ln285_reg_3114[16]),
        .I1(trunc_ln285_reg_3114[17]),
        .O(\rlt1[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[23]_i_9 
       (.I0(trunc_ln285_reg_3114[15]),
        .I1(trunc_ln285_reg_3114[16]),
        .O(\rlt1[23]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rlt1[30]_i_1 
       (.I0(\ap_CS_fsm[19]_i_1__0_n_40 ),
        .I1(\q0_reg[11] [5]),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_3 
       (.I0(trunc_ln285_reg_3114[29]),
        .I1(trunc_ln285_reg_3114[30]),
        .O(\rlt1[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_4 
       (.I0(trunc_ln285_reg_3114[28]),
        .I1(trunc_ln285_reg_3114[29]),
        .O(\rlt1[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_5 
       (.I0(trunc_ln285_reg_3114[27]),
        .I1(trunc_ln285_reg_3114[28]),
        .O(\rlt1[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_6 
       (.I0(trunc_ln285_reg_3114[26]),
        .I1(trunc_ln285_reg_3114[27]),
        .O(\rlt1[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_7 
       (.I0(trunc_ln285_reg_3114[25]),
        .I1(trunc_ln285_reg_3114[26]),
        .O(\rlt1[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_8 
       (.I0(trunc_ln285_reg_3114[24]),
        .I1(trunc_ln285_reg_3114[25]),
        .O(\rlt1[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rlt1[30]_i_9 
       (.I0(trunc_ln285_reg_3114[23]),
        .I1(trunc_ln285_reg_3114[24]),
        .O(\rlt1[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_2 
       (.I0(sext_ln511_reg_3216[7]),
        .I1(trunc_ln285_reg_3114[7]),
        .O(\rlt1[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_3 
       (.I0(sext_ln511_reg_3216[6]),
        .I1(trunc_ln285_reg_3114[6]),
        .O(\rlt1[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_4 
       (.I0(sext_ln511_reg_3216[5]),
        .I1(trunc_ln285_reg_3114[5]),
        .O(\rlt1[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_5 
       (.I0(sext_ln511_reg_3216[4]),
        .I1(trunc_ln285_reg_3114[4]),
        .O(\rlt1[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_6 
       (.I0(sext_ln511_reg_3216[3]),
        .I1(trunc_ln285_reg_3114[3]),
        .O(\rlt1[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_7 
       (.I0(sext_ln511_reg_3216[2]),
        .I1(trunc_ln285_reg_3114[2]),
        .O(\rlt1[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_8 
       (.I0(sext_ln511_reg_3216[1]),
        .I1(trunc_ln285_reg_3114[1]),
        .O(\rlt1[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rlt1[7]_i_9 
       (.I0(sext_ln511_reg_3216[0]),
        .I1(trunc_ln285_reg_3114[0]),
        .O(\rlt1[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rlt1_reg[15]_i_1 
       (.CI(\rlt1_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\rlt1_reg[15]_i_1_n_40 ,\rlt1_reg[15]_i_1_n_41 ,\rlt1_reg[15]_i_1_n_42 ,\rlt1_reg[15]_i_1_n_43 ,\rlt1_reg[15]_i_1_n_44 ,\rlt1_reg[15]_i_1_n_45 ,\rlt1_reg[15]_i_1_n_46 ,\rlt1_reg[15]_i_1_n_47 }),
        .DI({\rlt1[15]_i_2_n_40 ,sext_ln511_reg_3216[14:8]}),
        .O(\trunc_ln285_reg_3114_reg[28]_0 [15:8]),
        .S({\rlt1[15]_i_3_n_40 ,\rlt1[15]_i_4_n_40 ,\rlt1[15]_i_5_n_40 ,\rlt1[15]_i_6_n_40 ,\rlt1[15]_i_7_n_40 ,\rlt1[15]_i_8_n_40 ,\rlt1[15]_i_9_n_40 ,\rlt1[15]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rlt1_reg[23]_i_1 
       (.CI(\rlt1_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\rlt1_reg[23]_i_1_n_40 ,\rlt1_reg[23]_i_1_n_41 ,\rlt1_reg[23]_i_1_n_42 ,\rlt1_reg[23]_i_1_n_43 ,\rlt1_reg[23]_i_1_n_44 ,\rlt1_reg[23]_i_1_n_45 ,\rlt1_reg[23]_i_1_n_46 ,\rlt1_reg[23]_i_1_n_47 }),
        .DI(trunc_ln285_reg_3114[22:15]),
        .O(\trunc_ln285_reg_3114_reg[28]_0 [23:16]),
        .S({\rlt1[23]_i_2_n_40 ,\rlt1[23]_i_3_n_40 ,\rlt1[23]_i_4_n_40 ,\rlt1[23]_i_5_n_40 ,\rlt1[23]_i_6_n_40 ,\rlt1[23]_i_7_n_40 ,\rlt1[23]_i_8_n_40 ,\rlt1[23]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rlt1_reg[30]_i_2 
       (.CI(\rlt1_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rlt1_reg[30]_i_2_CO_UNCONNECTED [7:6],\rlt1_reg[30]_i_2_n_42 ,\rlt1_reg[30]_i_2_n_43 ,\rlt1_reg[30]_i_2_n_44 ,\rlt1_reg[30]_i_2_n_45 ,\rlt1_reg[30]_i_2_n_46 ,\rlt1_reg[30]_i_2_n_47 }),
        .DI({1'b0,1'b0,trunc_ln285_reg_3114[28:23]}),
        .O({\NLW_rlt1_reg[30]_i_2_O_UNCONNECTED [7],\trunc_ln285_reg_3114_reg[28]_0 [30:24]}),
        .S({1'b0,\rlt1[30]_i_3_n_40 ,\rlt1[30]_i_4_n_40 ,\rlt1[30]_i_5_n_40 ,\rlt1[30]_i_6_n_40 ,\rlt1[30]_i_7_n_40 ,\rlt1[30]_i_8_n_40 ,\rlt1[30]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rlt1_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rlt1_reg[7]_i_1_n_40 ,\rlt1_reg[7]_i_1_n_41 ,\rlt1_reg[7]_i_1_n_42 ,\rlt1_reg[7]_i_1_n_43 ,\rlt1_reg[7]_i_1_n_44 ,\rlt1_reg[7]_i_1_n_45 ,\rlt1_reg[7]_i_1_n_46 ,\rlt1_reg[7]_i_1_n_47 }),
        .DI(sext_ln511_reg_3216[7:0]),
        .O(\trunc_ln285_reg_3114_reg[28]_0 [7:0]),
        .S({\rlt1[7]_i_2_n_40 ,\rlt1[7]_i_3_n_40 ,\rlt1[7]_i_4_n_40 ,\rlt1[7]_i_5_n_40 ,\rlt1[7]_i_6_n_40 ,\rlt1[7]_i_7_n_40 ,\rlt1[7]_i_8_n_40 ,\rlt1[7]_i_9_n_40 }));
  FDRE \sext_ln287_1_reg_3211_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[0]),
        .Q(sext_ln511_reg_3216[0]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[10]),
        .Q(sext_ln511_reg_3216[10]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[11]),
        .Q(sext_ln511_reg_3216[11]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[12]),
        .Q(sext_ln511_reg_3216[12]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[13]),
        .Q(sext_ln511_reg_3216[13]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[14] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[14]),
        .Q(sext_ln511_reg_3216[14]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[15] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[15]),
        .Q(sext_ln511_reg_3216[15]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[1]),
        .Q(sext_ln511_reg_3216[1]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[2]),
        .Q(sext_ln511_reg_3216[2]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[3]),
        .Q(sext_ln511_reg_3216[3]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[4]),
        .Q(sext_ln511_reg_3216[4]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[5]),
        .Q(sext_ln511_reg_3216[5]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[6]),
        .Q(sext_ln511_reg_3216[6]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[7]),
        .Q(sext_ln511_reg_3216[7]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[8]),
        .Q(sext_ln511_reg_3216[8]),
        .R(1'b0));
  FDRE \sext_ln287_1_reg_3211_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_detl_o_ap_vld),
        .D(trunc_ln7_reg_3193[9]),
        .Q(sext_ln511_reg_3216[9]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [0]),
        .Q(sext_ln477_1_reg_3365[0]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [10]),
        .Q(sext_ln477_1_reg_3365[10]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [11]),
        .Q(sext_ln477_1_reg_3365[11]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [12]),
        .Q(sext_ln477_1_reg_3365[12]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [13]),
        .Q(sext_ln477_1_reg_3365[13]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[14] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [14]),
        .Q(sext_ln477_1_reg_3365[14]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[15] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [15]),
        .Q(sext_ln477_1_reg_3365[15]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [1]),
        .Q(sext_ln477_1_reg_3365[1]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [2]),
        .Q(sext_ln477_1_reg_3365[2]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [3]),
        .Q(sext_ln477_1_reg_3365[3]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [4]),
        .Q(sext_ln477_1_reg_3365[4]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [5]),
        .Q(sext_ln477_1_reg_3365[5]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [6]),
        .Q(sext_ln477_1_reg_3365[6]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [7]),
        .Q(sext_ln477_1_reg_3365[7]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [8]),
        .Q(sext_ln477_1_reg_3365[8]),
        .R(1'b0));
  FDRE \sext_ln477_1_reg_3365_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln477_1_reg_3365_reg[15]_0 [9]),
        .Q(sext_ln477_1_reg_3365[9]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [0]),
        .Q(sext_ln477_reg_3104[0]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [10]),
        .Q(sext_ln477_reg_3104[10]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [11]),
        .Q(sext_ln477_reg_3104[11]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [12]),
        .Q(sext_ln477_reg_3104[12]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [13]),
        .Q(sext_ln477_reg_3104[13]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [14]),
        .Q(sext_ln477_reg_3104[14]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [15]),
        .Q(sext_ln477_reg_3104[15]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [1]),
        .Q(sext_ln477_reg_3104[1]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [2]),
        .Q(sext_ln477_reg_3104[2]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [3]),
        .Q(sext_ln477_reg_3104[3]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [4]),
        .Q(sext_ln477_reg_3104[4]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [5]),
        .Q(sext_ln477_reg_3104[5]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [6]),
        .Q(sext_ln477_reg_3104[6]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [7]),
        .Q(sext_ln477_reg_3104[7]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [8]),
        .Q(sext_ln477_reg_3104[8]),
        .R(1'b0));
  FDRE \sext_ln477_reg_3104_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln477_reg_3104_reg[15]_0 [9]),
        .Q(sext_ln477_reg_3104[9]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [0]),
        .Q(sext_ln479_2_reg_3370[0]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [10]),
        .Q(sext_ln479_2_reg_3370[10]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [11]),
        .Q(sext_ln479_2_reg_3370[11]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [12]),
        .Q(sext_ln479_2_reg_3370[12]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [13]),
        .Q(sext_ln479_2_reg_3370[13]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[14] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [14]),
        .Q(sext_ln479_2_reg_3370[14]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [1]),
        .Q(sext_ln479_2_reg_3370[1]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [2]),
        .Q(sext_ln479_2_reg_3370[2]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [3]),
        .Q(sext_ln479_2_reg_3370[3]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [4]),
        .Q(sext_ln479_2_reg_3370[4]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [5]),
        .Q(sext_ln479_2_reg_3370[5]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [6]),
        .Q(sext_ln479_2_reg_3370[6]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [7]),
        .Q(sext_ln479_2_reg_3370[7]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [8]),
        .Q(sext_ln479_2_reg_3370[8]),
        .R(1'b0));
  FDRE \sext_ln479_2_reg_3370_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(\sext_ln479_2_reg_3370_reg[14]_0 [9]),
        .Q(sext_ln479_2_reg_3370[9]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [0]),
        .Q(sext_ln479_reg_3109[0]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [10]),
        .Q(sext_ln479_reg_3109[10]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [11]),
        .Q(sext_ln479_reg_3109[11]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [12]),
        .Q(sext_ln479_reg_3109[12]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [13]),
        .Q(sext_ln479_reg_3109[13]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [14]),
        .Q(sext_ln479_reg_3109[14]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [1]),
        .Q(sext_ln479_reg_3109[1]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [2]),
        .Q(sext_ln479_reg_3109[2]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [3]),
        .Q(sext_ln479_reg_3109[3]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [4]),
        .Q(sext_ln479_reg_3109[4]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [5]),
        .Q(sext_ln479_reg_3109[5]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [6]),
        .Q(sext_ln479_reg_3109[6]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [7]),
        .Q(sext_ln479_reg_3109[7]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [8]),
        .Q(sext_ln479_reg_3109[8]),
        .R(1'b0));
  FDRE \sext_ln479_reg_3109_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\sext_ln479_reg_3109_reg[14]_0 [9]),
        .Q(sext_ln479_reg_3109[9]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[0] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[0]),
        .Q(sext_ln620_reg_3375[0]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[10] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[10]),
        .Q(sext_ln620_reg_3375[10]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[11] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[11]),
        .Q(sext_ln620_reg_3375[11]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[12] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[12]),
        .Q(sext_ln620_reg_3375[12]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[13] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[13]),
        .Q(sext_ln620_reg_3375[13]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[1] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[1]),
        .Q(sext_ln620_reg_3375[1]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[2] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[2]),
        .Q(sext_ln620_reg_3375[2]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[3] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[3]),
        .Q(sext_ln620_reg_3375[3]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[4] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[4]),
        .Q(sext_ln620_reg_3375[4]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[5] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[5]),
        .Q(sext_ln620_reg_3375[5]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[6] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[6]),
        .Q(sext_ln620_reg_3375[6]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[7] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[7]),
        .Q(sext_ln620_reg_3375[7]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[8] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[8]),
        .Q(sext_ln620_reg_3375[8]),
        .R(1'b0));
  FDRE \sext_ln543_reg_3390_reg[9] 
       (.C(ap_clk),
        .CE(grp_encode_fu_453_deth_o_ap_vld),
        .D(trunc_ln10_reg_3346[9]),
        .Q(sext_ln620_reg_3375[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_2 
       (.I0(trunc_ln2_reg_3080[31]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_48 ),
        .O(\tmp_2_reg_3119[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_3 
       (.I0(trunc_ln2_reg_3080[30]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_49 ),
        .O(\tmp_2_reg_3119[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_4 
       (.I0(trunc_ln2_reg_3080[29]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_50 ),
        .O(\tmp_2_reg_3119[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_5 
       (.I0(trunc_ln2_reg_3080[28]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_51 ),
        .O(\tmp_2_reg_3119[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_6 
       (.I0(trunc_ln2_reg_3080[27]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_52 ),
        .O(\tmp_2_reg_3119[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_7 
       (.I0(trunc_ln2_reg_3080[26]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_53 ),
        .O(\tmp_2_reg_3119[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_8 
       (.I0(trunc_ln2_reg_3080[25]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_54 ),
        .O(\tmp_2_reg_3119[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_3119[0]_i_9 
       (.I0(trunc_ln2_reg_3080[24]),
        .I1(\trunc_ln285_reg_3114_reg[30]_i_1_n_55 ),
        .O(\tmp_2_reg_3119[0]_i_9_n_40 ));
  FDRE \tmp_2_reg_3119_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(sub_ln285_fu_1336_p2[31]),
        .Q(tmp_2_reg_3119),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_2_reg_3119_reg[0]_i_1 
       (.CI(\m_4_reg_3124_reg[23]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_2_reg_3119_reg[0]_i_1_CO_UNCONNECTED [7],\tmp_2_reg_3119_reg[0]_i_1_n_41 ,\tmp_2_reg_3119_reg[0]_i_1_n_42 ,\tmp_2_reg_3119_reg[0]_i_1_n_43 ,\tmp_2_reg_3119_reg[0]_i_1_n_44 ,\tmp_2_reg_3119_reg[0]_i_1_n_45 ,\tmp_2_reg_3119_reg[0]_i_1_n_46 ,\tmp_2_reg_3119_reg[0]_i_1_n_47 }),
        .DI({1'b0,trunc_ln2_reg_3080[30:24]}),
        .O({sub_ln285_fu_1336_p2[31],sub_ln285_fu_1336_p2__0[30:24]}),
        .S({\tmp_2_reg_3119[0]_i_2_n_40 ,\tmp_2_reg_3119[0]_i_3_n_40 ,\tmp_2_reg_3119[0]_i_4_n_40 ,\tmp_2_reg_3119[0]_i_5_n_40 ,\tmp_2_reg_3119[0]_i_6_n_40 ,\tmp_2_reg_3119[0]_i_7_n_40 ,\tmp_2_reg_3119[0]_i_8_n_40 ,\tmp_2_reg_3119[0]_i_9_n_40 }));
  LUT6 #(
    .INIT(64'h0000470047000000)) 
    tmp_product__14_carry__3_i_1
       (.I0(tqmf_load_2_reg_3015[29]),
        .I1(ap_CS_fsm_state9),
        .I2(DOUTBDOUT[29]),
        .I3(mul_32s_7s_39_1_1_U8_n_42),
        .I4(grp_fu_730_p0[30]),
        .I5(mul_32s_7s_39_1_1_U8_n_41),
        .O(tmp_product__14_carry__3_i_1_n_40));
  LUT5 #(
    .INIT(32'h8E00008E)) 
    tmp_product__14_carry__3_i_2
       (.I0(mul_32s_7s_39_1_1_U8_n_40),
        .I1(mul_32s_7s_39_1_1_U8_n_43),
        .I2(grp_fu_730_p0[28]),
        .I3(grp_fu_730_p0[29]),
        .I4(mul_32s_7s_39_1_1_U8_n_42),
        .O(tmp_product__14_carry__3_i_2_n_40));
  LUT6 #(
    .INIT(64'h33553355F3FFF355)) 
    tmp_product__14_carry__3_i_3
       (.I0(DOUTBDOUT[31]),
        .I1(tqmf_load_2_reg_3015[31]),
        .I2(tqmf_load_2_reg_3015[30]),
        .I3(ap_CS_fsm_state9),
        .I4(DOUTBDOUT[30]),
        .I5(mul_32s_7s_39_1_1_U8_n_41),
        .O(tmp_product__14_carry__3_i_3_n_40));
  LUT6 #(
    .INIT(64'h9A659A9A9A656565)) 
    tmp_product__14_carry__3_i_4
       (.I0(tmp_product__14_carry__3_i_1_n_40),
        .I1(mul_32s_7s_39_1_1_U8_n_41),
        .I2(grp_fu_730_p0[30]),
        .I3(tqmf_load_2_reg_3015[31]),
        .I4(ap_CS_fsm_state9),
        .I5(DOUTBDOUT[31]),
        .O(tmp_product__14_carry__3_i_4_n_40));
  LUT6 #(
    .INIT(64'hD4FF00D42B00FF2B)) 
    tmp_product__14_carry__3_i_5
       (.I0(grp_fu_730_p0[28]),
        .I1(mul_32s_7s_39_1_1_U8_n_43),
        .I2(mul_32s_7s_39_1_1_U8_n_40),
        .I3(grp_fu_730_p0[29]),
        .I4(mul_32s_7s_39_1_1_U8_n_42),
        .I5(tmp_product__14_carry__3_i_7_n_40),
        .O(tmp_product__14_carry__3_i_5_n_40));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__3_i_6
       (.I0(tqmf_load_2_reg_3015[30]),
        .I1(ap_CS_fsm_state9),
        .I2(DOUTBDOUT[30]),
        .O(grp_fu_730_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_product__14_carry__3_i_7
       (.I0(mul_32s_7s_39_1_1_U8_n_41),
        .I1(DOUTBDOUT[30]),
        .I2(ap_CS_fsm_state9),
        .I3(tqmf_load_2_reg_3015[30]),
        .O(tmp_product__14_carry__3_i_7_n_40));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8AAAA)) 
    tmp_product_i_1__7
       (.I0(\q0_reg[11] [5]),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state24),
        .I3(i_10_fu_38604_out),
        .I4(tmp_product_i_2_n_40),
        .I5(\q0_reg[11] [1]),
        .O(CEA2));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8AAAA)) 
    tmp_product_i_1__8
       (.I0(\q0_reg[11] [5]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state6),
        .I3(i_6_fu_3700),
        .I4(tmp_product_i_2__0_n_40),
        .I5(\q0_reg[11] [1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h1)) 
    tmp_product_i_2
       (.I0(ap_CS_fsm_state30),
        .I1(\ap_CS_fsm_reg[31]_0 [7]),
        .O(tmp_product_i_2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h1)) 
    tmp_product_i_2__0
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg[31]_0 [4]),
        .O(tmp_product_i_2__0_n_40));
  FDRE \tqmf_load_2_reg_3015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[0]),
        .Q(tqmf_load_2_reg_3015[0]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[10]),
        .Q(tqmf_load_2_reg_3015[10]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[11]),
        .Q(tqmf_load_2_reg_3015[11]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[12]),
        .Q(tqmf_load_2_reg_3015[12]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[13]),
        .Q(tqmf_load_2_reg_3015[13]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[14]),
        .Q(tqmf_load_2_reg_3015[14]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[15]),
        .Q(tqmf_load_2_reg_3015[15]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[16]),
        .Q(tqmf_load_2_reg_3015[16]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[17]),
        .Q(tqmf_load_2_reg_3015[17]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[18]),
        .Q(tqmf_load_2_reg_3015[18]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[19]),
        .Q(tqmf_load_2_reg_3015[19]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[1]),
        .Q(tqmf_load_2_reg_3015[1]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[20]),
        .Q(tqmf_load_2_reg_3015[20]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[21]),
        .Q(tqmf_load_2_reg_3015[21]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[22]),
        .Q(tqmf_load_2_reg_3015[22]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[23]),
        .Q(tqmf_load_2_reg_3015[23]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[24]),
        .Q(tqmf_load_2_reg_3015[24]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[25]),
        .Q(tqmf_load_2_reg_3015[25]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[26]),
        .Q(tqmf_load_2_reg_3015[26]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[27]),
        .Q(tqmf_load_2_reg_3015[27]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[28]),
        .Q(tqmf_load_2_reg_3015[28]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[29]),
        .Q(tqmf_load_2_reg_3015[29]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[2]),
        .Q(tqmf_load_2_reg_3015[2]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[30]),
        .Q(tqmf_load_2_reg_3015[30]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[31]),
        .Q(tqmf_load_2_reg_3015[31]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[3]),
        .Q(tqmf_load_2_reg_3015[3]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[4]),
        .Q(tqmf_load_2_reg_3015[4]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[5]),
        .Q(tqmf_load_2_reg_3015[5]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[6]),
        .Q(tqmf_load_2_reg_3015[6]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[7]),
        .Q(tqmf_load_2_reg_3015[7]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[8]),
        .Q(tqmf_load_2_reg_3015[8]),
        .R(1'b0));
  FDRE \tqmf_load_2_reg_3015_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTADOUT[9]),
        .Q(tqmf_load_2_reg_3015[9]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[0]),
        .Q(sext_ln263_fu_1166_p1[4]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[10]),
        .Q(sext_ln263_fu_1166_p1[14]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[11]),
        .Q(sext_ln263_fu_1166_p1[15]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[12]),
        .Q(sext_ln263_fu_1166_p1[16]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[13]),
        .Q(sext_ln263_fu_1166_p1[17]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[14]),
        .Q(sext_ln263_fu_1166_p1[18]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[15]),
        .Q(sext_ln263_fu_1166_p1[19]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[16]),
        .Q(sext_ln263_fu_1166_p1[20]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[17]),
        .Q(sext_ln263_fu_1166_p1[21]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[18]),
        .Q(sext_ln263_fu_1166_p1[22]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[19]),
        .Q(sext_ln263_fu_1166_p1[23]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[1]),
        .Q(sext_ln263_fu_1166_p1[5]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[20]),
        .Q(sext_ln263_fu_1166_p1[24]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[21]),
        .Q(sext_ln263_fu_1166_p1[25]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[22]),
        .Q(sext_ln263_fu_1166_p1[26]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[23]),
        .Q(sext_ln263_fu_1166_p1[27]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[24]),
        .Q(sext_ln263_fu_1166_p1[28]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[25]),
        .Q(sext_ln263_fu_1166_p1[29]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[26]),
        .Q(sext_ln263_fu_1166_p1[30]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[27]),
        .Q(sext_ln263_fu_1166_p1[31]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[28]),
        .Q(sext_ln263_fu_1166_p1[32]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[29]),
        .Q(sext_ln263_fu_1166_p1[33]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[2]),
        .Q(sext_ln263_fu_1166_p1[6]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[30]),
        .Q(sext_ln263_fu_1166_p1[34]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[31]),
        .Q(sext_ln263_fu_1166_p1[35]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[3]),
        .Q(sext_ln263_fu_1166_p1[7]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[4]),
        .Q(sext_ln263_fu_1166_p1[8]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[5]),
        .Q(sext_ln263_fu_1166_p1[9]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[6]),
        .Q(sext_ln263_fu_1166_p1[10]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[7]),
        .Q(sext_ln263_fu_1166_p1[11]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[8]),
        .Q(sext_ln263_fu_1166_p1[12]),
        .R(1'b0));
  FDRE \tqmf_load_3_reg_3020_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(DOUTBDOUT[9]),
        .Q(sext_ln263_fu_1166_p1[13]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_53),
        .Q(trunc_ln10_reg_3346[0]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_43),
        .Q(trunc_ln10_reg_3346[10]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_42),
        .Q(trunc_ln10_reg_3346[11]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_41),
        .Q(trunc_ln10_reg_3346[12]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_40),
        .Q(trunc_ln10_reg_3346[13]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_52),
        .Q(trunc_ln10_reg_3346[1]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_51),
        .Q(trunc_ln10_reg_3346[2]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_50),
        .Q(trunc_ln10_reg_3346[3]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_49),
        .Q(trunc_ln10_reg_3346[4]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_48),
        .Q(trunc_ln10_reg_3346[5]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_47),
        .Q(trunc_ln10_reg_3346[6]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_46),
        .Q(trunc_ln10_reg_3346[7]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_45),
        .Q(trunc_ln10_reg_3346[8]),
        .R(1'b0));
  FDRE \trunc_ln10_reg_3346_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(mul_14s_15ns_29_1_1_U14_n_44),
        .Q(trunc_ln10_reg_3346[9]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[0]),
        .Q(trunc_ln255_1_reg_3010[0]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[10]),
        .Q(trunc_ln255_1_reg_3010[10]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[11]),
        .Q(trunc_ln255_1_reg_3010[11]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[12]),
        .Q(trunc_ln255_1_reg_3010[12]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[13]),
        .Q(trunc_ln255_1_reg_3010[13]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[14]),
        .Q(trunc_ln255_1_reg_3010[14]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[15]),
        .Q(trunc_ln255_1_reg_3010[15]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[16]),
        .Q(trunc_ln255_1_reg_3010[16]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[17]),
        .Q(trunc_ln255_1_reg_3010[17]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[18]),
        .Q(trunc_ln255_1_reg_3010[18]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[19]),
        .Q(trunc_ln255_1_reg_3010[19]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[1]),
        .Q(trunc_ln255_1_reg_3010[1]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[20]),
        .Q(trunc_ln255_1_reg_3010[20]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[21]),
        .Q(trunc_ln255_1_reg_3010[21]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[22]),
        .Q(trunc_ln255_1_reg_3010[22]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[23]),
        .Q(trunc_ln255_1_reg_3010[23]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[24]),
        .Q(trunc_ln255_1_reg_3010[24]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[25]),
        .Q(trunc_ln255_1_reg_3010[25]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[26]),
        .Q(trunc_ln255_1_reg_3010[26]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[27]),
        .Q(trunc_ln255_1_reg_3010[27]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[28]),
        .Q(trunc_ln255_1_reg_3010[28]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[29]),
        .Q(trunc_ln255_1_reg_3010[29]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[2]),
        .Q(trunc_ln255_1_reg_3010[2]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[30]),
        .Q(trunc_ln255_1_reg_3010[30]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[31]),
        .Q(trunc_ln255_1_reg_3010[31]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[32]),
        .Q(trunc_ln255_1_reg_3010[32]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[33]),
        .Q(trunc_ln255_1_reg_3010[33]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[34]),
        .Q(trunc_ln255_1_reg_3010[34]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[35]),
        .Q(trunc_ln255_1_reg_3010[35]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[36]),
        .Q(trunc_ln255_1_reg_3010[36]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[37]),
        .Q(trunc_ln255_1_reg_3010[37]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[38]),
        .Q(trunc_ln255_1_reg_3010[38]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[39]),
        .Q(trunc_ln255_1_reg_3010[39]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[3]),
        .Q(trunc_ln255_1_reg_3010[3]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[40]),
        .Q(trunc_ln255_1_reg_3010[40]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[41]),
        .Q(trunc_ln255_1_reg_3010[41]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[42]),
        .Q(trunc_ln255_1_reg_3010[42]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[43]),
        .Q(trunc_ln255_1_reg_3010[43]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[44]),
        .Q(trunc_ln255_1_reg_3010[44]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[45]),
        .Q(trunc_ln255_1_reg_3010[45]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[46]),
        .Q(trunc_ln255_1_reg_3010[46]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[4]),
        .Q(trunc_ln255_1_reg_3010[4]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[5]),
        .Q(trunc_ln255_1_reg_3010[5]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[6]),
        .Q(trunc_ln255_1_reg_3010[6]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[7]),
        .Q(trunc_ln255_1_reg_3010[7]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[8]),
        .Q(trunc_ln255_1_reg_3010[8]),
        .R(1'b0));
  FDRE \trunc_ln255_1_reg_3010_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xa_1_fu_338_reg[9]),
        .Q(trunc_ln255_1_reg_3010[9]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[0]),
        .Q(trunc_ln255_reg_3005[0]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[10]),
        .Q(trunc_ln255_reg_3005[10]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[11]),
        .Q(trunc_ln255_reg_3005[11]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[12]),
        .Q(trunc_ln255_reg_3005[12]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[13]),
        .Q(trunc_ln255_reg_3005[13]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[14]),
        .Q(trunc_ln255_reg_3005[14]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[15]),
        .Q(trunc_ln255_reg_3005[15]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[16]),
        .Q(trunc_ln255_reg_3005[16]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[17]),
        .Q(trunc_ln255_reg_3005[17]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[18]),
        .Q(trunc_ln255_reg_3005[18]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[19]),
        .Q(trunc_ln255_reg_3005[19]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[1]),
        .Q(trunc_ln255_reg_3005[1]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[20]),
        .Q(trunc_ln255_reg_3005[20]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[21]),
        .Q(trunc_ln255_reg_3005[21]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[22]),
        .Q(trunc_ln255_reg_3005[22]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[23]),
        .Q(trunc_ln255_reg_3005[23]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[24]),
        .Q(trunc_ln255_reg_3005[24]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[25]),
        .Q(trunc_ln255_reg_3005[25]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[26]),
        .Q(trunc_ln255_reg_3005[26]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[27]),
        .Q(trunc_ln255_reg_3005[27]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[28]),
        .Q(trunc_ln255_reg_3005[28]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[29]),
        .Q(trunc_ln255_reg_3005[29]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[2]),
        .Q(trunc_ln255_reg_3005[2]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[30]),
        .Q(trunc_ln255_reg_3005[30]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[31]),
        .Q(trunc_ln255_reg_3005[31]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[32]),
        .Q(trunc_ln255_reg_3005[32]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[33]),
        .Q(trunc_ln255_reg_3005[33]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[34]),
        .Q(trunc_ln255_reg_3005[34]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[35]),
        .Q(trunc_ln255_reg_3005[35]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[36]),
        .Q(trunc_ln255_reg_3005[36]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[37]),
        .Q(trunc_ln255_reg_3005[37]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[38]),
        .Q(trunc_ln255_reg_3005[38]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[39]),
        .Q(trunc_ln255_reg_3005[39]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[3]),
        .Q(trunc_ln255_reg_3005[3]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[40]),
        .Q(trunc_ln255_reg_3005[40]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[41]),
        .Q(trunc_ln255_reg_3005[41]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[42]),
        .Q(trunc_ln255_reg_3005[42]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[43]),
        .Q(trunc_ln255_reg_3005[43]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[44]),
        .Q(trunc_ln255_reg_3005[44]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[45]),
        .Q(trunc_ln255_reg_3005[45]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[46]),
        .Q(trunc_ln255_reg_3005[46]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[4]),
        .Q(trunc_ln255_reg_3005[4]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[5]),
        .Q(trunc_ln255_reg_3005[5]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[6]),
        .Q(trunc_ln255_reg_3005[6]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[7]),
        .Q(trunc_ln255_reg_3005[7]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[8]),
        .Q(trunc_ln255_reg_3005[8]),
        .R(1'b0));
  FDRE \trunc_ln255_reg_3005_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(xb_1_fu_342_reg[9]),
        .Q(trunc_ln255_reg_3005[9]),
        .R(1'b0));
  FDRE \trunc_ln269_reg_3029_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(idx214_fu_346_reg[0]),
        .Q(trunc_ln269_reg_3029[0]),
        .R(1'b0));
  FDRE \trunc_ln269_reg_3029_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(idx214_fu_346_reg[1]),
        .Q(trunc_ln269_reg_3029[1]),
        .R(1'b0));
  FDRE \trunc_ln269_reg_3029_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(idx214_fu_346_reg[2]),
        .Q(trunc_ln269_reg_3029[2]),
        .R(1'b0));
  FDRE \trunc_ln269_reg_3029_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(idx214_fu_346_reg[3]),
        .Q(trunc_ln269_reg_3029[3]),
        .R(1'b0));
  FDRE \trunc_ln269_reg_3029_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(idx214_fu_346_reg[4]),
        .Q(trunc_ln269_reg_3029[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_2 
       (.I0(reg_824[15]),
        .I1(trunc_ln4_fu_1310_p4[15]),
        .O(\trunc_ln285_reg_3114[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_3 
       (.I0(reg_824[14]),
        .I1(trunc_ln4_fu_1310_p4[14]),
        .O(\trunc_ln285_reg_3114[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_4 
       (.I0(reg_824[13]),
        .I1(trunc_ln4_fu_1310_p4[13]),
        .O(\trunc_ln285_reg_3114[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_5 
       (.I0(reg_824[12]),
        .I1(trunc_ln4_fu_1310_p4[12]),
        .O(\trunc_ln285_reg_3114[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_6 
       (.I0(reg_824[11]),
        .I1(trunc_ln4_fu_1310_p4[11]),
        .O(\trunc_ln285_reg_3114[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_7 
       (.I0(reg_824[10]),
        .I1(trunc_ln4_fu_1310_p4[10]),
        .O(\trunc_ln285_reg_3114[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_8 
       (.I0(reg_824[9]),
        .I1(trunc_ln4_fu_1310_p4[9]),
        .O(\trunc_ln285_reg_3114[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[15]_i_9 
       (.I0(reg_824[8]),
        .I1(trunc_ln4_fu_1310_p4[8]),
        .O(\trunc_ln285_reg_3114[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_2 
       (.I0(reg_824[23]),
        .I1(trunc_ln4_fu_1310_p4[23]),
        .O(\trunc_ln285_reg_3114[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_3 
       (.I0(reg_824[22]),
        .I1(trunc_ln4_fu_1310_p4[22]),
        .O(\trunc_ln285_reg_3114[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_4 
       (.I0(reg_824[21]),
        .I1(trunc_ln4_fu_1310_p4[21]),
        .O(\trunc_ln285_reg_3114[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_5 
       (.I0(reg_824[20]),
        .I1(trunc_ln4_fu_1310_p4[20]),
        .O(\trunc_ln285_reg_3114[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_6 
       (.I0(reg_824[19]),
        .I1(trunc_ln4_fu_1310_p4[19]),
        .O(\trunc_ln285_reg_3114[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_7 
       (.I0(reg_824[18]),
        .I1(trunc_ln4_fu_1310_p4[18]),
        .O(\trunc_ln285_reg_3114[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_8 
       (.I0(reg_824[17]),
        .I1(trunc_ln4_fu_1310_p4[17]),
        .O(\trunc_ln285_reg_3114[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[23]_i_9 
       (.I0(reg_824[16]),
        .I1(trunc_ln4_fu_1310_p4[16]),
        .O(\trunc_ln285_reg_3114[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_2 
       (.I0(reg_824[31]),
        .I1(trunc_ln4_fu_1310_p4[31]),
        .O(\trunc_ln285_reg_3114[30]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_3 
       (.I0(reg_824[30]),
        .I1(trunc_ln4_fu_1310_p4[30]),
        .O(\trunc_ln285_reg_3114[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_4 
       (.I0(reg_824[29]),
        .I1(trunc_ln4_fu_1310_p4[29]),
        .O(\trunc_ln285_reg_3114[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_5 
       (.I0(reg_824[28]),
        .I1(trunc_ln4_fu_1310_p4[28]),
        .O(\trunc_ln285_reg_3114[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_6 
       (.I0(reg_824[27]),
        .I1(trunc_ln4_fu_1310_p4[27]),
        .O(\trunc_ln285_reg_3114[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_7 
       (.I0(reg_824[26]),
        .I1(trunc_ln4_fu_1310_p4[26]),
        .O(\trunc_ln285_reg_3114[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_8 
       (.I0(reg_824[25]),
        .I1(trunc_ln4_fu_1310_p4[25]),
        .O(\trunc_ln285_reg_3114[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[30]_i_9 
       (.I0(reg_824[24]),
        .I1(trunc_ln4_fu_1310_p4[24]),
        .O(\trunc_ln285_reg_3114[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_2 
       (.I0(reg_824[7]),
        .I1(trunc_ln4_fu_1310_p4[7]),
        .O(\trunc_ln285_reg_3114[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_3 
       (.I0(reg_824[6]),
        .I1(trunc_ln4_fu_1310_p4[6]),
        .O(\trunc_ln285_reg_3114[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_4 
       (.I0(reg_824[5]),
        .I1(trunc_ln4_fu_1310_p4[5]),
        .O(\trunc_ln285_reg_3114[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_5 
       (.I0(reg_824[4]),
        .I1(trunc_ln4_fu_1310_p4[4]),
        .O(\trunc_ln285_reg_3114[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_6 
       (.I0(reg_824[3]),
        .I1(trunc_ln4_fu_1310_p4[3]),
        .O(\trunc_ln285_reg_3114[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_7 
       (.I0(reg_824[2]),
        .I1(trunc_ln4_fu_1310_p4[2]),
        .O(\trunc_ln285_reg_3114[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_8 
       (.I0(reg_824[1]),
        .I1(trunc_ln4_fu_1310_p4[1]),
        .O(\trunc_ln285_reg_3114[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln285_reg_3114[7]_i_9 
       (.I0(reg_824[0]),
        .I1(trunc_ln4_fu_1310_p4[0]),
        .O(\trunc_ln285_reg_3114[7]_i_9_n_40 ));
  FDRE \trunc_ln285_reg_3114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_55 ),
        .Q(trunc_ln285_reg_3114[0]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_53 ),
        .Q(trunc_ln285_reg_3114[10]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_52 ),
        .Q(trunc_ln285_reg_3114[11]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_51 ),
        .Q(trunc_ln285_reg_3114[12]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_50 ),
        .Q(trunc_ln285_reg_3114[13]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_49 ),
        .Q(trunc_ln285_reg_3114[14]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_48 ),
        .Q(trunc_ln285_reg_3114[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln285_reg_3114_reg[15]_i_1 
       (.CI(\trunc_ln285_reg_3114_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln285_reg_3114_reg[15]_i_1_n_40 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_41 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_42 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_43 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_44 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_45 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_46 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_47 }),
        .DI(reg_824[15:8]),
        .O({\trunc_ln285_reg_3114_reg[15]_i_1_n_48 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_49 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_50 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_51 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_52 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_53 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_54 ,\trunc_ln285_reg_3114_reg[15]_i_1_n_55 }),
        .S({\trunc_ln285_reg_3114[15]_i_2_n_40 ,\trunc_ln285_reg_3114[15]_i_3_n_40 ,\trunc_ln285_reg_3114[15]_i_4_n_40 ,\trunc_ln285_reg_3114[15]_i_5_n_40 ,\trunc_ln285_reg_3114[15]_i_6_n_40 ,\trunc_ln285_reg_3114[15]_i_7_n_40 ,\trunc_ln285_reg_3114[15]_i_8_n_40 ,\trunc_ln285_reg_3114[15]_i_9_n_40 }));
  FDRE \trunc_ln285_reg_3114_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_55 ),
        .Q(trunc_ln285_reg_3114[16]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_54 ),
        .Q(trunc_ln285_reg_3114[17]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_53 ),
        .Q(trunc_ln285_reg_3114[18]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_52 ),
        .Q(trunc_ln285_reg_3114[19]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_54 ),
        .Q(trunc_ln285_reg_3114[1]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_51 ),
        .Q(trunc_ln285_reg_3114[20]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_50 ),
        .Q(trunc_ln285_reg_3114[21]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_49 ),
        .Q(trunc_ln285_reg_3114[22]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[23]_i_1_n_48 ),
        .Q(trunc_ln285_reg_3114[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln285_reg_3114_reg[23]_i_1 
       (.CI(\trunc_ln285_reg_3114_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln285_reg_3114_reg[23]_i_1_n_40 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_41 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_42 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_43 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_44 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_45 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_46 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_47 }),
        .DI(reg_824[23:16]),
        .O({\trunc_ln285_reg_3114_reg[23]_i_1_n_48 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_49 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_50 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_51 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_52 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_53 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_54 ,\trunc_ln285_reg_3114_reg[23]_i_1_n_55 }),
        .S({\trunc_ln285_reg_3114[23]_i_2_n_40 ,\trunc_ln285_reg_3114[23]_i_3_n_40 ,\trunc_ln285_reg_3114[23]_i_4_n_40 ,\trunc_ln285_reg_3114[23]_i_5_n_40 ,\trunc_ln285_reg_3114[23]_i_6_n_40 ,\trunc_ln285_reg_3114[23]_i_7_n_40 ,\trunc_ln285_reg_3114[23]_i_8_n_40 ,\trunc_ln285_reg_3114[23]_i_9_n_40 }));
  FDRE \trunc_ln285_reg_3114_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_55 ),
        .Q(trunc_ln285_reg_3114[24]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_54 ),
        .Q(trunc_ln285_reg_3114[25]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_53 ),
        .Q(trunc_ln285_reg_3114[26]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_52 ),
        .Q(trunc_ln285_reg_3114[27]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_51 ),
        .Q(trunc_ln285_reg_3114[28]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_50 ),
        .Q(trunc_ln285_reg_3114[29]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_53 ),
        .Q(trunc_ln285_reg_3114[2]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[30]_i_1_n_49 ),
        .Q(trunc_ln285_reg_3114[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln285_reg_3114_reg[30]_i_1 
       (.CI(\trunc_ln285_reg_3114_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln285_reg_3114_reg[30]_i_1_CO_UNCONNECTED [7],\trunc_ln285_reg_3114_reg[30]_i_1_n_41 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_42 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_43 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_44 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_45 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_46 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_47 }),
        .DI({1'b0,reg_824[30:24]}),
        .O({\trunc_ln285_reg_3114_reg[30]_i_1_n_48 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_49 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_50 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_51 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_52 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_53 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_54 ,\trunc_ln285_reg_3114_reg[30]_i_1_n_55 }),
        .S({\trunc_ln285_reg_3114[30]_i_2_n_40 ,\trunc_ln285_reg_3114[30]_i_3_n_40 ,\trunc_ln285_reg_3114[30]_i_4_n_40 ,\trunc_ln285_reg_3114[30]_i_5_n_40 ,\trunc_ln285_reg_3114[30]_i_6_n_40 ,\trunc_ln285_reg_3114[30]_i_7_n_40 ,\trunc_ln285_reg_3114[30]_i_8_n_40 ,\trunc_ln285_reg_3114[30]_i_9_n_40 }));
  FDRE \trunc_ln285_reg_3114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_52 ),
        .Q(trunc_ln285_reg_3114[3]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_51 ),
        .Q(trunc_ln285_reg_3114[4]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_50 ),
        .Q(trunc_ln285_reg_3114[5]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_49 ),
        .Q(trunc_ln285_reg_3114[6]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[7]_i_1_n_48 ),
        .Q(trunc_ln285_reg_3114[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln285_reg_3114_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln285_reg_3114_reg[7]_i_1_n_40 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_41 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_42 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_43 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_44 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_45 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_46 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_47 }),
        .DI(reg_824[7:0]),
        .O({\trunc_ln285_reg_3114_reg[7]_i_1_n_48 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_49 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_50 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_51 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_52 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_53 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_54 ,\trunc_ln285_reg_3114_reg[7]_i_1_n_55 }),
        .S({\trunc_ln285_reg_3114[7]_i_2_n_40 ,\trunc_ln285_reg_3114[7]_i_3_n_40 ,\trunc_ln285_reg_3114[7]_i_4_n_40 ,\trunc_ln285_reg_3114[7]_i_5_n_40 ,\trunc_ln285_reg_3114[7]_i_6_n_40 ,\trunc_ln285_reg_3114[7]_i_7_n_40 ,\trunc_ln285_reg_3114[7]_i_8_n_40 ,\trunc_ln285_reg_3114[7]_i_9_n_40 }));
  FDRE \trunc_ln285_reg_3114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_55 ),
        .Q(trunc_ln285_reg_3114[8]),
        .R(1'b0));
  FDRE \trunc_ln285_reg_3114_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\trunc_ln285_reg_3114_reg[15]_i_1_n_54 ),
        .Q(trunc_ln285_reg_3114[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \trunc_ln2_reg_3080[0]_i_23 
       (.I0(DOUTBDOUT[1]),
        .I1(ap_CS_fsm_state9),
        .I2(tqmf_load_2_reg_3015[1]),
        .I3(xb_4_fu_1191_p2[3]),
        .I4(trunc_ln255_1_reg_3010[3]),
        .O(\trunc_ln2_reg_3080[0]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln2_reg_3080[0]_i_24 
       (.I0(trunc_ln255_1_reg_3010[1]),
        .I1(trunc_ln255_reg_3005[1]),
        .O(\trunc_ln2_reg_3080[0]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_25 
       (.I0(trunc_ln255_1_reg_3010[1]),
        .I1(trunc_ln255_reg_3005[1]),
        .O(\trunc_ln2_reg_3080[0]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_30 
       (.I0(grp_fu_730_p0[0]),
        .I1(xb_4_fu_1191_p2[2]),
        .I2(trunc_ln255_1_reg_3010[2]),
        .I3(trunc_ln255_1_reg_3010[3]),
        .I4(xb_4_fu_1191_p2[3]),
        .I5(grp_fu_730_p0[1]),
        .O(\trunc_ln2_reg_3080[0]_i_30_n_40 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \trunc_ln2_reg_3080[0]_i_31 
       (.I0(trunc_ln255_reg_3005[1]),
        .I1(trunc_ln255_1_reg_3010[1]),
        .I2(trunc_ln255_1_reg_3010[2]),
        .I3(xb_4_fu_1191_p2[2]),
        .I4(grp_fu_730_p0[0]),
        .O(\trunc_ln2_reg_3080[0]_i_31_n_40 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \trunc_ln2_reg_3080[0]_i_32 
       (.I0(trunc_ln255_1_reg_3010[0]),
        .I1(trunc_ln255_reg_3005[0]),
        .I2(trunc_ln255_reg_3005[1]),
        .I3(trunc_ln255_1_reg_3010[1]),
        .O(\trunc_ln2_reg_3080[0]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_33 
       (.I0(trunc_ln255_reg_3005[0]),
        .I1(trunc_ln255_1_reg_3010[0]),
        .O(\trunc_ln2_reg_3080[0]_i_33_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln2_reg_3080[0]_i_35 
       (.I0(tqmf_load_2_reg_3015[1]),
        .I1(ap_CS_fsm_state9),
        .I2(DOUTBDOUT[1]),
        .O(grp_fu_730_p0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_37 
       (.I0(sub_ln263_fu_1181_p2[9]),
        .I1(trunc_ln255_reg_3005[9]),
        .O(\trunc_ln2_reg_3080[0]_i_37_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_38 
       (.I0(sub_ln263_fu_1181_p2[8]),
        .I1(trunc_ln255_reg_3005[8]),
        .O(\trunc_ln2_reg_3080[0]_i_38_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_39 
       (.I0(sub_ln263_fu_1181_p2[7]),
        .I1(trunc_ln255_reg_3005[7]),
        .O(\trunc_ln2_reg_3080[0]_i_39_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_40 
       (.I0(sub_ln263_fu_1181_p2[6]),
        .I1(trunc_ln255_reg_3005[6]),
        .O(\trunc_ln2_reg_3080[0]_i_40_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_41 
       (.I0(sub_ln263_fu_1181_p2[5]),
        .I1(trunc_ln255_reg_3005[5]),
        .O(\trunc_ln2_reg_3080[0]_i_41_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_42 
       (.I0(sub_ln263_fu_1181_p2[4]),
        .I1(trunc_ln255_reg_3005[4]),
        .O(\trunc_ln2_reg_3080[0]_i_42_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_43 
       (.I0(sub_ln263_fu_1181_p2[3]),
        .I1(trunc_ln255_reg_3005[3]),
        .O(\trunc_ln2_reg_3080[0]_i_43_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[0]_i_44 
       (.I0(sub_ln263_fu_1181_p2[2]),
        .I1(trunc_ln255_reg_3005[2]),
        .O(\trunc_ln2_reg_3080[0]_i_44_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3080[0]_i_45 
       (.I0(sext_ln263_fu_1166_p1[4]),
        .O(\trunc_ln2_reg_3080[0]_i_45_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[0]_i_46 
       (.I0(sext_ln263_fu_1166_p1[8]),
        .I1(sext_ln263_fu_1166_p1[10]),
        .O(\trunc_ln2_reg_3080[0]_i_46_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[0]_i_47 
       (.I0(sext_ln263_fu_1166_p1[7]),
        .I1(sext_ln263_fu_1166_p1[9]),
        .O(\trunc_ln2_reg_3080[0]_i_47_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[0]_i_48 
       (.I0(sext_ln263_fu_1166_p1[6]),
        .I1(sext_ln263_fu_1166_p1[8]),
        .O(\trunc_ln2_reg_3080[0]_i_48_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[0]_i_49 
       (.I0(sext_ln263_fu_1166_p1[5]),
        .I1(sext_ln263_fu_1166_p1[7]),
        .O(\trunc_ln2_reg_3080[0]_i_49_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[0]_i_50 
       (.I0(sext_ln263_fu_1166_p1[4]),
        .I1(sext_ln263_fu_1166_p1[6]),
        .O(\trunc_ln2_reg_3080[0]_i_50_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln2_reg_3080[0]_i_51 
       (.I0(sext_ln263_fu_1166_p1[5]),
        .O(\trunc_ln2_reg_3080[0]_i_51_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_20 
       (.I0(sub_ln263_fu_1181_p2[25]),
        .I1(trunc_ln255_reg_3005[25]),
        .O(\trunc_ln2_reg_3080[16]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_21 
       (.I0(sub_ln263_fu_1181_p2[24]),
        .I1(trunc_ln255_reg_3005[24]),
        .O(\trunc_ln2_reg_3080[16]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_22 
       (.I0(sub_ln263_fu_1181_p2[23]),
        .I1(trunc_ln255_reg_3005[23]),
        .O(\trunc_ln2_reg_3080[16]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_23 
       (.I0(sub_ln263_fu_1181_p2[22]),
        .I1(trunc_ln255_reg_3005[22]),
        .O(\trunc_ln2_reg_3080[16]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_24 
       (.I0(sub_ln263_fu_1181_p2[21]),
        .I1(trunc_ln255_reg_3005[21]),
        .O(\trunc_ln2_reg_3080[16]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_25 
       (.I0(sub_ln263_fu_1181_p2[20]),
        .I1(trunc_ln255_reg_3005[20]),
        .O(\trunc_ln2_reg_3080[16]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_26 
       (.I0(sub_ln263_fu_1181_p2[19]),
        .I1(trunc_ln255_reg_3005[19]),
        .O(\trunc_ln2_reg_3080[16]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[16]_i_27 
       (.I0(sub_ln263_fu_1181_p2[18]),
        .I1(trunc_ln255_reg_3005[18]),
        .O(\trunc_ln2_reg_3080[16]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_28 
       (.I0(sext_ln263_fu_1166_p1[24]),
        .I1(sext_ln263_fu_1166_p1[26]),
        .O(\trunc_ln2_reg_3080[16]_i_28_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_29 
       (.I0(sext_ln263_fu_1166_p1[23]),
        .I1(sext_ln263_fu_1166_p1[25]),
        .O(\trunc_ln2_reg_3080[16]_i_29_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_30 
       (.I0(sext_ln263_fu_1166_p1[22]),
        .I1(sext_ln263_fu_1166_p1[24]),
        .O(\trunc_ln2_reg_3080[16]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_31 
       (.I0(sext_ln263_fu_1166_p1[21]),
        .I1(sext_ln263_fu_1166_p1[23]),
        .O(\trunc_ln2_reg_3080[16]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_32 
       (.I0(sext_ln263_fu_1166_p1[20]),
        .I1(sext_ln263_fu_1166_p1[22]),
        .O(\trunc_ln2_reg_3080[16]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_33 
       (.I0(sext_ln263_fu_1166_p1[19]),
        .I1(sext_ln263_fu_1166_p1[21]),
        .O(\trunc_ln2_reg_3080[16]_i_33_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_34 
       (.I0(sext_ln263_fu_1166_p1[18]),
        .I1(sext_ln263_fu_1166_p1[20]),
        .O(\trunc_ln2_reg_3080[16]_i_34_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[16]_i_35 
       (.I0(sext_ln263_fu_1166_p1[17]),
        .I1(sext_ln263_fu_1166_p1[19]),
        .O(\trunc_ln2_reg_3080[16]_i_35_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_20 
       (.I0(sub_ln263_fu_1181_p2[33]),
        .I1(trunc_ln255_reg_3005[33]),
        .O(\trunc_ln2_reg_3080[24]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_21 
       (.I0(sub_ln263_fu_1181_p2[32]),
        .I1(trunc_ln255_reg_3005[32]),
        .O(\trunc_ln2_reg_3080[24]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_22 
       (.I0(sub_ln263_fu_1181_p2[31]),
        .I1(trunc_ln255_reg_3005[31]),
        .O(\trunc_ln2_reg_3080[24]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_23 
       (.I0(sub_ln263_fu_1181_p2[30]),
        .I1(trunc_ln255_reg_3005[30]),
        .O(\trunc_ln2_reg_3080[24]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_24 
       (.I0(sub_ln263_fu_1181_p2[29]),
        .I1(trunc_ln255_reg_3005[29]),
        .O(\trunc_ln2_reg_3080[24]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_25 
       (.I0(sub_ln263_fu_1181_p2[28]),
        .I1(trunc_ln255_reg_3005[28]),
        .O(\trunc_ln2_reg_3080[24]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_26 
       (.I0(sub_ln263_fu_1181_p2[27]),
        .I1(trunc_ln255_reg_3005[27]),
        .O(\trunc_ln2_reg_3080[24]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[24]_i_27 
       (.I0(sub_ln263_fu_1181_p2[26]),
        .I1(trunc_ln255_reg_3005[26]),
        .O(\trunc_ln2_reg_3080[24]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_28 
       (.I0(sext_ln263_fu_1166_p1[32]),
        .I1(sext_ln263_fu_1166_p1[34]),
        .O(\trunc_ln2_reg_3080[24]_i_28_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_29 
       (.I0(sext_ln263_fu_1166_p1[31]),
        .I1(sext_ln263_fu_1166_p1[33]),
        .O(\trunc_ln2_reg_3080[24]_i_29_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_30 
       (.I0(sext_ln263_fu_1166_p1[30]),
        .I1(sext_ln263_fu_1166_p1[32]),
        .O(\trunc_ln2_reg_3080[24]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_31 
       (.I0(sext_ln263_fu_1166_p1[29]),
        .I1(sext_ln263_fu_1166_p1[31]),
        .O(\trunc_ln2_reg_3080[24]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_32 
       (.I0(sext_ln263_fu_1166_p1[28]),
        .I1(sext_ln263_fu_1166_p1[30]),
        .O(\trunc_ln2_reg_3080[24]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_33 
       (.I0(sext_ln263_fu_1166_p1[27]),
        .I1(sext_ln263_fu_1166_p1[29]),
        .O(\trunc_ln2_reg_3080[24]_i_33_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_34 
       (.I0(sext_ln263_fu_1166_p1[26]),
        .I1(sext_ln263_fu_1166_p1[28]),
        .O(\trunc_ln2_reg_3080[24]_i_34_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[24]_i_35 
       (.I0(sext_ln263_fu_1166_p1[25]),
        .I1(sext_ln263_fu_1166_p1[27]),
        .O(\trunc_ln2_reg_3080[24]_i_35_n_40 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \trunc_ln2_reg_3080[31]_i_10 
       (.I0(xb_4_fu_1191_p2[43]),
        .I1(trunc_ln255_1_reg_3010[43]),
        .I2(xb_4_fu_1191_p2[44]),
        .I3(trunc_ln255_1_reg_3010[44]),
        .I4(\trunc_ln2_reg_3080[31]_i_3_n_40 ),
        .O(\trunc_ln2_reg_3080[31]_i_10_n_40 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \trunc_ln2_reg_3080[31]_i_11 
       (.I0(xb_4_fu_1191_p2[42]),
        .I1(trunc_ln255_1_reg_3010[42]),
        .I2(xb_4_fu_1191_p2[43]),
        .I3(trunc_ln255_1_reg_3010[43]),
        .I4(\trunc_ln2_reg_3080[31]_i_4_n_40 ),
        .O(\trunc_ln2_reg_3080[31]_i_11_n_40 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \trunc_ln2_reg_3080[31]_i_12 
       (.I0(xb_4_fu_1191_p2[41]),
        .I1(trunc_ln255_1_reg_3010[41]),
        .I2(xb_4_fu_1191_p2[42]),
        .I3(trunc_ln255_1_reg_3010[42]),
        .I4(\trunc_ln2_reg_3080[31]_i_5_n_40 ),
        .O(\trunc_ln2_reg_3080[31]_i_12_n_40 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \trunc_ln2_reg_3080[31]_i_13 
       (.I0(xb_4_fu_1191_p2[40]),
        .I1(trunc_ln255_1_reg_3010[40]),
        .I2(xb_4_fu_1191_p2[41]),
        .I3(trunc_ln255_1_reg_3010[41]),
        .I4(\trunc_ln2_reg_3080[31]_i_6_n_40 ),
        .O(\trunc_ln2_reg_3080[31]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_17 
       (.I0(trunc_ln255_reg_3005[45]),
        .I1(trunc_ln255_reg_3005[46]),
        .O(\trunc_ln2_reg_3080[31]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_18 
       (.I0(trunc_ln255_reg_3005[44]),
        .I1(trunc_ln255_reg_3005[45]),
        .O(\trunc_ln2_reg_3080[31]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_19 
       (.I0(trunc_ln255_reg_3005[43]),
        .I1(trunc_ln255_reg_3005[44]),
        .O(\trunc_ln2_reg_3080[31]_i_19_n_40 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \trunc_ln2_reg_3080[31]_i_2 
       (.I0(xb_4_fu_1191_p2[43]),
        .I1(trunc_ln255_1_reg_3010[43]),
        .I2(xb_4_fu_1191_p2[44]),
        .I3(trunc_ln255_1_reg_3010[44]),
        .O(\trunc_ln2_reg_3080[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_20 
       (.I0(trunc_ln255_reg_3005[42]),
        .I1(trunc_ln255_reg_3005[43]),
        .O(\trunc_ln2_reg_3080[31]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_21 
       (.I0(trunc_ln255_reg_3005[41]),
        .I1(trunc_ln255_reg_3005[42]),
        .O(\trunc_ln2_reg_3080[31]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_23 
       (.I0(trunc_ln255_reg_3005[40]),
        .I1(trunc_ln255_reg_3005[41]),
        .O(\trunc_ln2_reg_3080[31]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_24 
       (.I0(trunc_ln255_reg_3005[39]),
        .I1(trunc_ln255_reg_3005[40]),
        .O(\trunc_ln2_reg_3080[31]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_25 
       (.I0(trunc_ln255_reg_3005[38]),
        .I1(trunc_ln255_reg_3005[39]),
        .O(\trunc_ln2_reg_3080[31]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_26 
       (.I0(trunc_ln255_reg_3005[37]),
        .I1(trunc_ln255_reg_3005[38]),
        .O(\trunc_ln2_reg_3080[31]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_27 
       (.I0(trunc_ln255_reg_3005[36]),
        .I1(trunc_ln255_reg_3005[37]),
        .O(\trunc_ln2_reg_3080[31]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_28 
       (.I0(trunc_ln255_reg_3005[36]),
        .I1(\trunc_ln2_reg_3080_reg[31]_i_22_n_44 ),
        .O(\trunc_ln2_reg_3080[31]_i_28_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[31]_i_29 
       (.I0(sub_ln263_fu_1181_p2[35]),
        .I1(trunc_ln255_reg_3005[35]),
        .O(\trunc_ln2_reg_3080[31]_i_29_n_40 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \trunc_ln2_reg_3080[31]_i_3 
       (.I0(xb_4_fu_1191_p2[42]),
        .I1(trunc_ln255_1_reg_3010[42]),
        .I2(xb_4_fu_1191_p2[43]),
        .I3(trunc_ln255_1_reg_3010[43]),
        .O(\trunc_ln2_reg_3080[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[31]_i_30 
       (.I0(sub_ln263_fu_1181_p2[34]),
        .I1(trunc_ln255_reg_3005[34]),
        .O(\trunc_ln2_reg_3080[31]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_31 
       (.I0(sext_ln263_fu_1166_p1[34]),
        .I1(sext_ln263_fu_1166_p1[35]),
        .O(\trunc_ln2_reg_3080[31]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_32 
       (.I0(sext_ln263_fu_1166_p1[35]),
        .I1(sext_ln263_fu_1166_p1[34]),
        .O(\trunc_ln2_reg_3080[31]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[31]_i_33 
       (.I0(sext_ln263_fu_1166_p1[35]),
        .I1(sext_ln263_fu_1166_p1[33]),
        .O(\trunc_ln2_reg_3080[31]_i_33_n_40 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \trunc_ln2_reg_3080[31]_i_4 
       (.I0(xb_4_fu_1191_p2[41]),
        .I1(trunc_ln255_1_reg_3010[41]),
        .I2(xb_4_fu_1191_p2[42]),
        .I3(trunc_ln255_1_reg_3010[42]),
        .O(\trunc_ln2_reg_3080[31]_i_4_n_40 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \trunc_ln2_reg_3080[31]_i_5 
       (.I0(xb_4_fu_1191_p2[40]),
        .I1(trunc_ln255_1_reg_3010[40]),
        .I2(xb_4_fu_1191_p2[41]),
        .I3(trunc_ln255_1_reg_3010[41]),
        .O(\trunc_ln2_reg_3080[31]_i_5_n_40 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \trunc_ln2_reg_3080[31]_i_6 
       (.I0(xb_4_fu_1191_p2[39]),
        .I1(trunc_ln255_1_reg_3010[39]),
        .I2(xb_4_fu_1191_p2[40]),
        .I3(trunc_ln255_1_reg_3010[40]),
        .O(\trunc_ln2_reg_3080[31]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \trunc_ln2_reg_3080[31]_i_8 
       (.I0(trunc_ln255_1_reg_3010[44]),
        .I1(xb_4_fu_1191_p2[44]),
        .I2(trunc_ln255_1_reg_3010[46]),
        .I3(xb_4_fu_1191_p2[46]),
        .I4(trunc_ln255_1_reg_3010[45]),
        .I5(xb_4_fu_1191_p2[45]),
        .O(\trunc_ln2_reg_3080[31]_i_8_n_40 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \trunc_ln2_reg_3080[31]_i_9 
       (.I0(\trunc_ln2_reg_3080[31]_i_2_n_40 ),
        .I1(trunc_ln255_1_reg_3010[45]),
        .I2(xb_4_fu_1191_p2[45]),
        .I3(trunc_ln255_1_reg_3010[44]),
        .I4(xb_4_fu_1191_p2[44]),
        .O(\trunc_ln2_reg_3080[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_20 
       (.I0(sub_ln263_fu_1181_p2[17]),
        .I1(trunc_ln255_reg_3005[17]),
        .O(\trunc_ln2_reg_3080[8]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_21 
       (.I0(sub_ln263_fu_1181_p2[16]),
        .I1(trunc_ln255_reg_3005[16]),
        .O(\trunc_ln2_reg_3080[8]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_22 
       (.I0(sub_ln263_fu_1181_p2[15]),
        .I1(trunc_ln255_reg_3005[15]),
        .O(\trunc_ln2_reg_3080[8]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_23 
       (.I0(sub_ln263_fu_1181_p2[14]),
        .I1(trunc_ln255_reg_3005[14]),
        .O(\trunc_ln2_reg_3080[8]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_24 
       (.I0(sub_ln263_fu_1181_p2[13]),
        .I1(trunc_ln255_reg_3005[13]),
        .O(\trunc_ln2_reg_3080[8]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_25 
       (.I0(sub_ln263_fu_1181_p2[12]),
        .I1(trunc_ln255_reg_3005[12]),
        .O(\trunc_ln2_reg_3080[8]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_26 
       (.I0(sub_ln263_fu_1181_p2[11]),
        .I1(trunc_ln255_reg_3005[11]),
        .O(\trunc_ln2_reg_3080[8]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_3080[8]_i_27 
       (.I0(sub_ln263_fu_1181_p2[10]),
        .I1(trunc_ln255_reg_3005[10]),
        .O(\trunc_ln2_reg_3080[8]_i_27_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_28 
       (.I0(sext_ln263_fu_1166_p1[16]),
        .I1(sext_ln263_fu_1166_p1[18]),
        .O(\trunc_ln2_reg_3080[8]_i_28_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_29 
       (.I0(sext_ln263_fu_1166_p1[15]),
        .I1(sext_ln263_fu_1166_p1[17]),
        .O(\trunc_ln2_reg_3080[8]_i_29_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_30 
       (.I0(sext_ln263_fu_1166_p1[14]),
        .I1(sext_ln263_fu_1166_p1[16]),
        .O(\trunc_ln2_reg_3080[8]_i_30_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_31 
       (.I0(sext_ln263_fu_1166_p1[13]),
        .I1(sext_ln263_fu_1166_p1[15]),
        .O(\trunc_ln2_reg_3080[8]_i_31_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_32 
       (.I0(sext_ln263_fu_1166_p1[12]),
        .I1(sext_ln263_fu_1166_p1[14]),
        .O(\trunc_ln2_reg_3080[8]_i_32_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_33 
       (.I0(sext_ln263_fu_1166_p1[11]),
        .I1(sext_ln263_fu_1166_p1[13]),
        .O(\trunc_ln2_reg_3080[8]_i_33_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_34 
       (.I0(sext_ln263_fu_1166_p1[10]),
        .I1(sext_ln263_fu_1166_p1[12]),
        .O(\trunc_ln2_reg_3080[8]_i_34_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln2_reg_3080[8]_i_35 
       (.I0(sext_ln263_fu_1166_p1[9]),
        .I1(sext_ln263_fu_1166_p1[11]),
        .O(\trunc_ln2_reg_3080[8]_i_35_n_40 ));
  FDRE \trunc_ln2_reg_3080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[15]),
        .Q(trunc_ln2_reg_3080[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[0]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[0]_i_34_n_40 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_41 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_42 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_43 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_44 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_45 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_46 ,\trunc_ln2_reg_3080_reg[0]_i_34_n_47 }),
        .DI(sub_ln263_fu_1181_p2[9:2]),
        .O(xb_4_fu_1191_p2[9:2]),
        .S({\trunc_ln2_reg_3080[0]_i_37_n_40 ,\trunc_ln2_reg_3080[0]_i_38_n_40 ,\trunc_ln2_reg_3080[0]_i_39_n_40 ,\trunc_ln2_reg_3080[0]_i_40_n_40 ,\trunc_ln2_reg_3080[0]_i_41_n_40 ,\trunc_ln2_reg_3080[0]_i_42_n_40 ,\trunc_ln2_reg_3080[0]_i_43_n_40 ,\trunc_ln2_reg_3080[0]_i_44_n_40 }));
  CARRY8 \trunc_ln2_reg_3080_reg[0]_i_36 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[0]_i_36_n_40 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_41 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_42 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_43 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_44 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_45 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_46 ,\trunc_ln2_reg_3080_reg[0]_i_36_n_47 }),
        .DI({sext_ln263_fu_1166_p1[8:4],1'b0,\trunc_ln2_reg_3080[0]_i_45_n_40 ,1'b0}),
        .O({sub_ln263_fu_1181_p2[8:2],\NLW_trunc_ln2_reg_3080_reg[0]_i_36_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_3080[0]_i_46_n_40 ,\trunc_ln2_reg_3080[0]_i_47_n_40 ,\trunc_ln2_reg_3080[0]_i_48_n_40 ,\trunc_ln2_reg_3080[0]_i_49_n_40 ,\trunc_ln2_reg_3080[0]_i_50_n_40 ,\trunc_ln2_reg_3080[0]_i_51_n_40 ,sext_ln263_fu_1166_p1[4],1'b0}));
  FDRE \trunc_ln2_reg_3080_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[25]),
        .Q(trunc_ln2_reg_3080[10]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[26]),
        .Q(trunc_ln2_reg_3080[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[27]),
        .Q(trunc_ln2_reg_3080[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[28]),
        .Q(trunc_ln2_reg_3080[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[29]),
        .Q(trunc_ln2_reg_3080[14]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[30]),
        .Q(trunc_ln2_reg_3080[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[31]),
        .Q(trunc_ln2_reg_3080[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[16]_i_18 
       (.CI(\trunc_ln2_reg_3080_reg[8]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[16]_i_18_n_40 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_41 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_42 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_43 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_44 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_45 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_46 ,\trunc_ln2_reg_3080_reg[16]_i_18_n_47 }),
        .DI(sub_ln263_fu_1181_p2[25:18]),
        .O(xb_4_fu_1191_p2[25:18]),
        .S({\trunc_ln2_reg_3080[16]_i_20_n_40 ,\trunc_ln2_reg_3080[16]_i_21_n_40 ,\trunc_ln2_reg_3080[16]_i_22_n_40 ,\trunc_ln2_reg_3080[16]_i_23_n_40 ,\trunc_ln2_reg_3080[16]_i_24_n_40 ,\trunc_ln2_reg_3080[16]_i_25_n_40 ,\trunc_ln2_reg_3080[16]_i_26_n_40 ,\trunc_ln2_reg_3080[16]_i_27_n_40 }));
  CARRY8 \trunc_ln2_reg_3080_reg[16]_i_19 
       (.CI(\trunc_ln2_reg_3080_reg[8]_i_19_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[16]_i_19_n_40 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_41 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_42 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_43 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_44 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_45 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_46 ,\trunc_ln2_reg_3080_reg[16]_i_19_n_47 }),
        .DI(sext_ln263_fu_1166_p1[24:17]),
        .O(sub_ln263_fu_1181_p2[24:17]),
        .S({\trunc_ln2_reg_3080[16]_i_28_n_40 ,\trunc_ln2_reg_3080[16]_i_29_n_40 ,\trunc_ln2_reg_3080[16]_i_30_n_40 ,\trunc_ln2_reg_3080[16]_i_31_n_40 ,\trunc_ln2_reg_3080[16]_i_32_n_40 ,\trunc_ln2_reg_3080[16]_i_33_n_40 ,\trunc_ln2_reg_3080[16]_i_34_n_40 ,\trunc_ln2_reg_3080[16]_i_35_n_40 }));
  FDRE \trunc_ln2_reg_3080_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[32]),
        .Q(trunc_ln2_reg_3080[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[33]),
        .Q(trunc_ln2_reg_3080[18]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[34]),
        .Q(trunc_ln2_reg_3080[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[16]),
        .Q(trunc_ln2_reg_3080[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[35]),
        .Q(trunc_ln2_reg_3080[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[36]),
        .Q(trunc_ln2_reg_3080[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[37]),
        .Q(trunc_ln2_reg_3080[22]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[38]),
        .Q(trunc_ln2_reg_3080[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[39]),
        .Q(trunc_ln2_reg_3080[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[24]_i_18 
       (.CI(\trunc_ln2_reg_3080_reg[16]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[24]_i_18_n_40 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_41 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_42 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_43 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_44 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_45 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_46 ,\trunc_ln2_reg_3080_reg[24]_i_18_n_47 }),
        .DI(sub_ln263_fu_1181_p2[33:26]),
        .O(xb_4_fu_1191_p2[33:26]),
        .S({\trunc_ln2_reg_3080[24]_i_20_n_40 ,\trunc_ln2_reg_3080[24]_i_21_n_40 ,\trunc_ln2_reg_3080[24]_i_22_n_40 ,\trunc_ln2_reg_3080[24]_i_23_n_40 ,\trunc_ln2_reg_3080[24]_i_24_n_40 ,\trunc_ln2_reg_3080[24]_i_25_n_40 ,\trunc_ln2_reg_3080[24]_i_26_n_40 ,\trunc_ln2_reg_3080[24]_i_27_n_40 }));
  CARRY8 \trunc_ln2_reg_3080_reg[24]_i_19 
       (.CI(\trunc_ln2_reg_3080_reg[16]_i_19_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[24]_i_19_n_40 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_41 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_42 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_43 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_44 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_45 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_46 ,\trunc_ln2_reg_3080_reg[24]_i_19_n_47 }),
        .DI(sext_ln263_fu_1166_p1[32:25]),
        .O(sub_ln263_fu_1181_p2[32:25]),
        .S({\trunc_ln2_reg_3080[24]_i_28_n_40 ,\trunc_ln2_reg_3080[24]_i_29_n_40 ,\trunc_ln2_reg_3080[24]_i_30_n_40 ,\trunc_ln2_reg_3080[24]_i_31_n_40 ,\trunc_ln2_reg_3080[24]_i_32_n_40 ,\trunc_ln2_reg_3080[24]_i_33_n_40 ,\trunc_ln2_reg_3080[24]_i_34_n_40 ,\trunc_ln2_reg_3080[24]_i_35_n_40 }));
  FDRE \trunc_ln2_reg_3080_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[40]),
        .Q(trunc_ln2_reg_3080[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[41]),
        .Q(trunc_ln2_reg_3080[26]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[42]),
        .Q(trunc_ln2_reg_3080[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[43]),
        .Q(trunc_ln2_reg_3080[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[44]),
        .Q(trunc_ln2_reg_3080[29]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[17]),
        .Q(trunc_ln2_reg_3080[2]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[45]),
        .Q(trunc_ln2_reg_3080[30]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[46]),
        .Q(trunc_ln2_reg_3080[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[31]_i_15 
       (.CI(\trunc_ln2_reg_3080_reg[31]_i_16_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln2_reg_3080_reg[31]_i_15_CO_UNCONNECTED [7:4],\trunc_ln2_reg_3080_reg[31]_i_15_n_44 ,\trunc_ln2_reg_3080_reg[31]_i_15_n_45 ,\trunc_ln2_reg_3080_reg[31]_i_15_n_46 ,\trunc_ln2_reg_3080_reg[31]_i_15_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,trunc_ln255_reg_3005[44:41]}),
        .O({\NLW_trunc_ln2_reg_3080_reg[31]_i_15_O_UNCONNECTED [7:5],xb_4_fu_1191_p2[46:42]}),
        .S({1'b0,1'b0,1'b0,\trunc_ln2_reg_3080[31]_i_17_n_40 ,\trunc_ln2_reg_3080[31]_i_18_n_40 ,\trunc_ln2_reg_3080[31]_i_19_n_40 ,\trunc_ln2_reg_3080[31]_i_20_n_40 ,\trunc_ln2_reg_3080[31]_i_21_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[31]_i_16 
       (.CI(\trunc_ln2_reg_3080_reg[24]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[31]_i_16_n_40 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_41 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_42 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_43 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_44 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_45 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_46 ,\trunc_ln2_reg_3080_reg[31]_i_16_n_47 }),
        .DI({trunc_ln255_reg_3005[40:36],\trunc_ln2_reg_3080_reg[31]_i_22_n_44 ,sub_ln263_fu_1181_p2[35:34]}),
        .O(xb_4_fu_1191_p2[41:34]),
        .S({\trunc_ln2_reg_3080[31]_i_23_n_40 ,\trunc_ln2_reg_3080[31]_i_24_n_40 ,\trunc_ln2_reg_3080[31]_i_25_n_40 ,\trunc_ln2_reg_3080[31]_i_26_n_40 ,\trunc_ln2_reg_3080[31]_i_27_n_40 ,\trunc_ln2_reg_3080[31]_i_28_n_40 ,\trunc_ln2_reg_3080[31]_i_29_n_40 ,\trunc_ln2_reg_3080[31]_i_30_n_40 }));
  CARRY8 \trunc_ln2_reg_3080_reg[31]_i_22 
       (.CI(\trunc_ln2_reg_3080_reg[24]_i_19_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED [7:4],\trunc_ln2_reg_3080_reg[31]_i_22_n_44 ,\NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED [2],\trunc_ln2_reg_3080_reg[31]_i_22_n_46 ,\trunc_ln2_reg_3080_reg[31]_i_22_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,sext_ln263_fu_1166_p1[34],sext_ln263_fu_1166_p1[35],sext_ln263_fu_1166_p1[33]}),
        .O({\NLW_trunc_ln2_reg_3080_reg[31]_i_22_O_UNCONNECTED [7:3],sub_ln263_fu_1181_p2[35:33]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\trunc_ln2_reg_3080[31]_i_31_n_40 ,\trunc_ln2_reg_3080[31]_i_32_n_40 ,\trunc_ln2_reg_3080[31]_i_33_n_40 }));
  FDRE \trunc_ln2_reg_3080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[18]),
        .Q(trunc_ln2_reg_3080[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[19]),
        .Q(trunc_ln2_reg_3080[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[20]),
        .Q(trunc_ln2_reg_3080[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[21]),
        .Q(trunc_ln2_reg_3080[6]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[22]),
        .Q(trunc_ln2_reg_3080[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_3080_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[23]),
        .Q(trunc_ln2_reg_3080[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[8]_i_18 
       (.CI(\trunc_ln2_reg_3080_reg[0]_i_34_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[8]_i_18_n_40 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_41 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_42 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_43 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_44 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_45 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_46 ,\trunc_ln2_reg_3080_reg[8]_i_18_n_47 }),
        .DI(sub_ln263_fu_1181_p2[17:10]),
        .O(xb_4_fu_1191_p2[17:10]),
        .S({\trunc_ln2_reg_3080[8]_i_20_n_40 ,\trunc_ln2_reg_3080[8]_i_21_n_40 ,\trunc_ln2_reg_3080[8]_i_22_n_40 ,\trunc_ln2_reg_3080[8]_i_23_n_40 ,\trunc_ln2_reg_3080[8]_i_24_n_40 ,\trunc_ln2_reg_3080[8]_i_25_n_40 ,\trunc_ln2_reg_3080[8]_i_26_n_40 ,\trunc_ln2_reg_3080[8]_i_27_n_40 }));
  CARRY8 \trunc_ln2_reg_3080_reg[8]_i_19 
       (.CI(\trunc_ln2_reg_3080_reg[0]_i_36_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[8]_i_19_n_40 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_41 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_42 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_43 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_44 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_45 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_46 ,\trunc_ln2_reg_3080_reg[8]_i_19_n_47 }),
        .DI(sext_ln263_fu_1166_p1[16:9]),
        .O(sub_ln263_fu_1181_p2[16:9]),
        .S({\trunc_ln2_reg_3080[8]_i_28_n_40 ,\trunc_ln2_reg_3080[8]_i_29_n_40 ,\trunc_ln2_reg_3080[8]_i_30_n_40 ,\trunc_ln2_reg_3080[8]_i_31_n_40 ,\trunc_ln2_reg_3080[8]_i_32_n_40 ,\trunc_ln2_reg_3080[8]_i_33_n_40 ,\trunc_ln2_reg_3080[8]_i_34_n_40 ,\trunc_ln2_reg_3080[8]_i_35_n_40 }));
  FDRE \trunc_ln2_reg_3080_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln278_fu_1196_p2[24]),
        .Q(trunc_ln2_reg_3080[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_2 
       (.I0(reg_824[15]),
        .I1(trunc_ln469_1_fu_2192_p4[15]),
        .O(\trunc_ln304_reg_3331[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_3 
       (.I0(reg_824[14]),
        .I1(trunc_ln469_1_fu_2192_p4[14]),
        .O(\trunc_ln304_reg_3331[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_4 
       (.I0(reg_824[13]),
        .I1(trunc_ln469_1_fu_2192_p4[13]),
        .O(\trunc_ln304_reg_3331[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_5 
       (.I0(reg_824[12]),
        .I1(trunc_ln469_1_fu_2192_p4[12]),
        .O(\trunc_ln304_reg_3331[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_6 
       (.I0(reg_824[11]),
        .I1(trunc_ln469_1_fu_2192_p4[11]),
        .O(\trunc_ln304_reg_3331[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_7 
       (.I0(reg_824[10]),
        .I1(trunc_ln469_1_fu_2192_p4[10]),
        .O(\trunc_ln304_reg_3331[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_8 
       (.I0(reg_824[9]),
        .I1(trunc_ln469_1_fu_2192_p4[9]),
        .O(\trunc_ln304_reg_3331[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[15]_i_9 
       (.I0(reg_824[8]),
        .I1(trunc_ln469_1_fu_2192_p4[8]),
        .O(\trunc_ln304_reg_3331[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_2 
       (.I0(reg_824[23]),
        .I1(trunc_ln469_1_fu_2192_p4[23]),
        .O(\trunc_ln304_reg_3331[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_3 
       (.I0(reg_824[22]),
        .I1(trunc_ln469_1_fu_2192_p4[22]),
        .O(\trunc_ln304_reg_3331[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_4 
       (.I0(reg_824[21]),
        .I1(trunc_ln469_1_fu_2192_p4[21]),
        .O(\trunc_ln304_reg_3331[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_5 
       (.I0(reg_824[20]),
        .I1(trunc_ln469_1_fu_2192_p4[20]),
        .O(\trunc_ln304_reg_3331[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_6 
       (.I0(reg_824[19]),
        .I1(trunc_ln469_1_fu_2192_p4[19]),
        .O(\trunc_ln304_reg_3331[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_7 
       (.I0(reg_824[18]),
        .I1(trunc_ln469_1_fu_2192_p4[18]),
        .O(\trunc_ln304_reg_3331[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_8 
       (.I0(reg_824[17]),
        .I1(trunc_ln469_1_fu_2192_p4[17]),
        .O(\trunc_ln304_reg_3331[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[23]_i_9 
       (.I0(reg_824[16]),
        .I1(trunc_ln469_1_fu_2192_p4[16]),
        .O(\trunc_ln304_reg_3331[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_2 
       (.I0(reg_824[31]),
        .I1(trunc_ln469_1_fu_2192_p4[31]),
        .O(\trunc_ln304_reg_3331[30]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_3 
       (.I0(reg_824[30]),
        .I1(trunc_ln469_1_fu_2192_p4[30]),
        .O(\trunc_ln304_reg_3331[30]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_4 
       (.I0(reg_824[29]),
        .I1(trunc_ln469_1_fu_2192_p4[29]),
        .O(\trunc_ln304_reg_3331[30]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_5 
       (.I0(reg_824[28]),
        .I1(trunc_ln469_1_fu_2192_p4[28]),
        .O(\trunc_ln304_reg_3331[30]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_6 
       (.I0(reg_824[27]),
        .I1(trunc_ln469_1_fu_2192_p4[27]),
        .O(\trunc_ln304_reg_3331[30]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_7 
       (.I0(reg_824[26]),
        .I1(trunc_ln469_1_fu_2192_p4[26]),
        .O(\trunc_ln304_reg_3331[30]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_8 
       (.I0(reg_824[25]),
        .I1(trunc_ln469_1_fu_2192_p4[25]),
        .O(\trunc_ln304_reg_3331[30]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[30]_i_9 
       (.I0(reg_824[24]),
        .I1(trunc_ln469_1_fu_2192_p4[24]),
        .O(\trunc_ln304_reg_3331[30]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_2 
       (.I0(reg_824[7]),
        .I1(trunc_ln469_1_fu_2192_p4[7]),
        .O(\trunc_ln304_reg_3331[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_3 
       (.I0(reg_824[6]),
        .I1(trunc_ln469_1_fu_2192_p4[6]),
        .O(\trunc_ln304_reg_3331[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_4 
       (.I0(reg_824[5]),
        .I1(trunc_ln469_1_fu_2192_p4[5]),
        .O(\trunc_ln304_reg_3331[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_5 
       (.I0(reg_824[4]),
        .I1(trunc_ln469_1_fu_2192_p4[4]),
        .O(\trunc_ln304_reg_3331[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_6 
       (.I0(reg_824[3]),
        .I1(trunc_ln469_1_fu_2192_p4[3]),
        .O(\trunc_ln304_reg_3331[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_7 
       (.I0(reg_824[2]),
        .I1(trunc_ln469_1_fu_2192_p4[2]),
        .O(\trunc_ln304_reg_3331[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_8 
       (.I0(reg_824[1]),
        .I1(trunc_ln469_1_fu_2192_p4[1]),
        .O(\trunc_ln304_reg_3331[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln304_reg_3331[7]_i_9 
       (.I0(reg_824[0]),
        .I1(trunc_ln469_1_fu_2192_p4[0]),
        .O(\trunc_ln304_reg_3331[7]_i_9_n_40 ));
  FDRE \trunc_ln304_reg_3331_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[0]),
        .Q(trunc_ln304_reg_3331[0]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[10]),
        .Q(trunc_ln304_reg_3331[10]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[11]),
        .Q(trunc_ln304_reg_3331[11]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[12]),
        .Q(trunc_ln304_reg_3331[12]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[13]),
        .Q(trunc_ln304_reg_3331[13]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[14]),
        .Q(trunc_ln304_reg_3331[14]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[15]),
        .Q(trunc_ln304_reg_3331[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_reg_3331_reg[15]_i_1 
       (.CI(\trunc_ln304_reg_3331_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_reg_3331_reg[15]_i_1_n_40 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_41 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_42 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_43 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_44 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_45 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_46 ,\trunc_ln304_reg_3331_reg[15]_i_1_n_47 }),
        .DI(reg_824[15:8]),
        .O(trunc_ln304_fu_2208_p1[15:8]),
        .S({\trunc_ln304_reg_3331[15]_i_2_n_40 ,\trunc_ln304_reg_3331[15]_i_3_n_40 ,\trunc_ln304_reg_3331[15]_i_4_n_40 ,\trunc_ln304_reg_3331[15]_i_5_n_40 ,\trunc_ln304_reg_3331[15]_i_6_n_40 ,\trunc_ln304_reg_3331[15]_i_7_n_40 ,\trunc_ln304_reg_3331[15]_i_8_n_40 ,\trunc_ln304_reg_3331[15]_i_9_n_40 }));
  FDRE \trunc_ln304_reg_3331_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[16]),
        .Q(trunc_ln304_reg_3331[16]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[17]),
        .Q(trunc_ln304_reg_3331[17]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[18]),
        .Q(trunc_ln304_reg_3331[18]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[19]),
        .Q(trunc_ln304_reg_3331[19]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[1]),
        .Q(trunc_ln304_reg_3331[1]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[20]),
        .Q(trunc_ln304_reg_3331[20]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[21]),
        .Q(trunc_ln304_reg_3331[21]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[22]),
        .Q(trunc_ln304_reg_3331[22]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[23]),
        .Q(trunc_ln304_reg_3331[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_reg_3331_reg[23]_i_1 
       (.CI(\trunc_ln304_reg_3331_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_reg_3331_reg[23]_i_1_n_40 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_41 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_42 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_43 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_44 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_45 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_46 ,\trunc_ln304_reg_3331_reg[23]_i_1_n_47 }),
        .DI(reg_824[23:16]),
        .O(trunc_ln304_fu_2208_p1[23:16]),
        .S({\trunc_ln304_reg_3331[23]_i_2_n_40 ,\trunc_ln304_reg_3331[23]_i_3_n_40 ,\trunc_ln304_reg_3331[23]_i_4_n_40 ,\trunc_ln304_reg_3331[23]_i_5_n_40 ,\trunc_ln304_reg_3331[23]_i_6_n_40 ,\trunc_ln304_reg_3331[23]_i_7_n_40 ,\trunc_ln304_reg_3331[23]_i_8_n_40 ,\trunc_ln304_reg_3331[23]_i_9_n_40 }));
  FDRE \trunc_ln304_reg_3331_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[24]),
        .Q(trunc_ln304_reg_3331[24]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[25]),
        .Q(trunc_ln304_reg_3331[25]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[26]),
        .Q(trunc_ln304_reg_3331[26]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[27]),
        .Q(trunc_ln304_reg_3331[27]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[28]),
        .Q(trunc_ln304_reg_3331[28]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[29]),
        .Q(trunc_ln304_reg_3331[29]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[2]),
        .Q(trunc_ln304_reg_3331[2]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[30]),
        .Q(trunc_ln304_reg_3331[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_reg_3331_reg[30]_i_1 
       (.CI(\trunc_ln304_reg_3331_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln304_reg_3331_reg[30]_i_1_CO_UNCONNECTED [7],\trunc_ln304_reg_3331_reg[30]_i_1_n_41 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_42 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_43 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_44 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_45 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_46 ,\trunc_ln304_reg_3331_reg[30]_i_1_n_47 }),
        .DI({1'b0,reg_824[30:24]}),
        .O({trunc_ln304_fu_2208_p1__0,trunc_ln304_fu_2208_p1[30:24]}),
        .S({\trunc_ln304_reg_3331[30]_i_2_n_40 ,\trunc_ln304_reg_3331[30]_i_3_n_40 ,\trunc_ln304_reg_3331[30]_i_4_n_40 ,\trunc_ln304_reg_3331[30]_i_5_n_40 ,\trunc_ln304_reg_3331[30]_i_6_n_40 ,\trunc_ln304_reg_3331[30]_i_7_n_40 ,\trunc_ln304_reg_3331[30]_i_8_n_40 ,\trunc_ln304_reg_3331[30]_i_9_n_40 }));
  FDRE \trunc_ln304_reg_3331_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[3]),
        .Q(trunc_ln304_reg_3331[3]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[4]),
        .Q(trunc_ln304_reg_3331[4]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[5]),
        .Q(trunc_ln304_reg_3331[5]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[6]),
        .Q(trunc_ln304_reg_3331[6]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[7]),
        .Q(trunc_ln304_reg_3331[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln304_reg_3331_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln304_reg_3331_reg[7]_i_1_n_40 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_41 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_42 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_43 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_44 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_45 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_46 ,\trunc_ln304_reg_3331_reg[7]_i_1_n_47 }),
        .DI(reg_824[7:0]),
        .O(trunc_ln304_fu_2208_p1[7:0]),
        .S({\trunc_ln304_reg_3331[7]_i_2_n_40 ,\trunc_ln304_reg_3331[7]_i_3_n_40 ,\trunc_ln304_reg_3331[7]_i_4_n_40 ,\trunc_ln304_reg_3331[7]_i_5_n_40 ,\trunc_ln304_reg_3331[7]_i_6_n_40 ,\trunc_ln304_reg_3331[7]_i_7_n_40 ,\trunc_ln304_reg_3331[7]_i_8_n_40 ,\trunc_ln304_reg_3331[7]_i_9_n_40 }));
  FDRE \trunc_ln304_reg_3331_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[8]),
        .Q(trunc_ln304_reg_3331[8]),
        .R(1'b0));
  FDRE \trunc_ln304_reg_3331_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln304_fu_2208_p1[9]),
        .Q(trunc_ln304_reg_3331[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD4DDD444)) 
    \trunc_ln3_reg_3085[1]_i_23 
       (.I0(xb_4_fu_1191_p2[3]),
        .I1(trunc_ln255_1_reg_3010[3]),
        .I2(tqmf_load_2_reg_3015[1]),
        .I3(ap_CS_fsm_state9),
        .I4(DOUTBDOUT[1]),
        .O(\trunc_ln3_reg_3085[1]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'hD4DDD444)) 
    \trunc_ln3_reg_3085[1]_i_24 
       (.I0(xb_4_fu_1191_p2[2]),
        .I1(trunc_ln255_1_reg_3010[2]),
        .I2(tqmf_load_2_reg_3015[0]),
        .I3(ap_CS_fsm_state9),
        .I4(DOUTBDOUT[0]),
        .O(\trunc_ln3_reg_3085[1]_i_24_n_40 ));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    \trunc_ln3_reg_3085[1]_i_25 
       (.I0(DOUTBDOUT[0]),
        .I1(ap_CS_fsm_state9),
        .I2(tqmf_load_2_reg_3015[0]),
        .I3(xb_4_fu_1191_p2[2]),
        .I4(trunc_ln255_1_reg_3010[2]),
        .O(\trunc_ln3_reg_3085[1]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln3_reg_3085[1]_i_26 
       (.I0(trunc_ln255_1_reg_3010[0]),
        .I1(trunc_ln255_reg_3005[0]),
        .O(\trunc_ln3_reg_3085[1]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_32 
       (.I0(grp_fu_730_p0[0]),
        .I1(trunc_ln255_1_reg_3010[2]),
        .I2(xb_4_fu_1191_p2[2]),
        .I3(trunc_ln255_1_reg_3010[3]),
        .I4(xb_4_fu_1191_p2[3]),
        .I5(grp_fu_730_p0[1]),
        .O(\trunc_ln3_reg_3085[1]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \trunc_ln3_reg_3085[1]_i_33 
       (.I0(trunc_ln255_reg_3005[1]),
        .I1(trunc_ln255_1_reg_3010[1]),
        .I2(trunc_ln255_1_reg_3010[2]),
        .I3(xb_4_fu_1191_p2[2]),
        .I4(grp_fu_730_p0[0]),
        .O(\trunc_ln3_reg_3085[1]_i_33_n_40 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln3_reg_3085[1]_i_34 
       (.I0(trunc_ln255_reg_3005[0]),
        .I1(trunc_ln255_1_reg_3010[0]),
        .I2(trunc_ln255_reg_3005[1]),
        .I3(trunc_ln255_1_reg_3010[1]),
        .O(\trunc_ln3_reg_3085[1]_i_34_n_40 ));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    \trunc_ln3_reg_3085[25]_i_10 
       (.I0(xb_4_fu_1191_p2[38]),
        .I1(trunc_ln255_1_reg_3010[38]),
        .I2(xb_4_fu_1191_p2[40]),
        .I3(trunc_ln255_1_reg_3010[40]),
        .I4(trunc_ln255_1_reg_3010[39]),
        .I5(xb_4_fu_1191_p2[39]),
        .O(\trunc_ln3_reg_3085[25]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[25]_i_2 
       (.I0(xb_4_fu_1191_p2[39]),
        .I1(trunc_ln255_1_reg_3010[39]),
        .I2(trunc_ln255_1_reg_3010[38]),
        .I3(xb_4_fu_1191_p2[38]),
        .O(\trunc_ln3_reg_3085[25]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    \trunc_ln3_reg_3085[31]_i_10 
       (.I0(xb_4_fu_1191_p2[41]),
        .I1(trunc_ln255_1_reg_3010[41]),
        .I2(xb_4_fu_1191_p2[43]),
        .I3(trunc_ln255_1_reg_3010[43]),
        .I4(trunc_ln255_1_reg_3010[42]),
        .I5(xb_4_fu_1191_p2[42]),
        .O(\trunc_ln3_reg_3085[31]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    \trunc_ln3_reg_3085[31]_i_11 
       (.I0(xb_4_fu_1191_p2[40]),
        .I1(trunc_ln255_1_reg_3010[40]),
        .I2(xb_4_fu_1191_p2[42]),
        .I3(trunc_ln255_1_reg_3010[42]),
        .I4(trunc_ln255_1_reg_3010[41]),
        .I5(xb_4_fu_1191_p2[41]),
        .O(\trunc_ln3_reg_3085[31]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    \trunc_ln3_reg_3085[31]_i_12 
       (.I0(xb_4_fu_1191_p2[39]),
        .I1(trunc_ln255_1_reg_3010[39]),
        .I2(xb_4_fu_1191_p2[41]),
        .I3(trunc_ln255_1_reg_3010[41]),
        .I4(trunc_ln255_1_reg_3010[40]),
        .I5(xb_4_fu_1191_p2[40]),
        .O(\trunc_ln3_reg_3085[31]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[31]_i_2 
       (.I0(xb_4_fu_1191_p2[44]),
        .I1(trunc_ln255_1_reg_3010[44]),
        .I2(trunc_ln255_1_reg_3010[43]),
        .I3(xb_4_fu_1191_p2[43]),
        .O(\trunc_ln3_reg_3085[31]_i_2_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[31]_i_3 
       (.I0(xb_4_fu_1191_p2[43]),
        .I1(trunc_ln255_1_reg_3010[43]),
        .I2(trunc_ln255_1_reg_3010[42]),
        .I3(xb_4_fu_1191_p2[42]),
        .O(\trunc_ln3_reg_3085[31]_i_3_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[31]_i_4 
       (.I0(xb_4_fu_1191_p2[42]),
        .I1(trunc_ln255_1_reg_3010[42]),
        .I2(trunc_ln255_1_reg_3010[41]),
        .I3(xb_4_fu_1191_p2[41]),
        .O(\trunc_ln3_reg_3085[31]_i_4_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[31]_i_5 
       (.I0(xb_4_fu_1191_p2[41]),
        .I1(trunc_ln255_1_reg_3010[41]),
        .I2(trunc_ln255_1_reg_3010[40]),
        .I3(xb_4_fu_1191_p2[40]),
        .O(\trunc_ln3_reg_3085[31]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'h6066)) 
    \trunc_ln3_reg_3085[31]_i_6 
       (.I0(xb_4_fu_1191_p2[40]),
        .I1(trunc_ln255_1_reg_3010[40]),
        .I2(trunc_ln255_1_reg_3010[39]),
        .I3(xb_4_fu_1191_p2[39]),
        .O(\trunc_ln3_reg_3085[31]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    \trunc_ln3_reg_3085[31]_i_7 
       (.I0(trunc_ln255_1_reg_3010[44]),
        .I1(xb_4_fu_1191_p2[44]),
        .I2(trunc_ln255_1_reg_3010[46]),
        .I3(xb_4_fu_1191_p2[46]),
        .I4(xb_4_fu_1191_p2[45]),
        .I5(trunc_ln255_1_reg_3010[45]),
        .O(\trunc_ln3_reg_3085[31]_i_7_n_40 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \trunc_ln3_reg_3085[31]_i_8 
       (.I0(\trunc_ln3_reg_3085[31]_i_2_n_40 ),
        .I1(trunc_ln255_1_reg_3010[45]),
        .I2(xb_4_fu_1191_p2[45]),
        .I3(trunc_ln255_1_reg_3010[44]),
        .I4(xb_4_fu_1191_p2[44]),
        .O(\trunc_ln3_reg_3085[31]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'hF00FD22D2DD2F00F)) 
    \trunc_ln3_reg_3085[31]_i_9 
       (.I0(xb_4_fu_1191_p2[42]),
        .I1(trunc_ln255_1_reg_3010[42]),
        .I2(xb_4_fu_1191_p2[44]),
        .I3(trunc_ln255_1_reg_3010[44]),
        .I4(trunc_ln255_1_reg_3010[43]),
        .I5(xb_4_fu_1191_p2[43]),
        .O(\trunc_ln3_reg_3085[31]_i_9_n_40 ));
  FDRE \trunc_ln3_reg_3085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[15]),
        .Q(trunc_ln3_reg_3085[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[25]),
        .Q(trunc_ln3_reg_3085[10]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[26]),
        .Q(trunc_ln3_reg_3085[11]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[27]),
        .Q(trunc_ln3_reg_3085[12]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[28]),
        .Q(trunc_ln3_reg_3085[13]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[29]),
        .Q(trunc_ln3_reg_3085[14]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[30]),
        .Q(trunc_ln3_reg_3085[15]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[31]),
        .Q(trunc_ln3_reg_3085[16]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[32]),
        .Q(trunc_ln3_reg_3085[17]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[33]),
        .Q(trunc_ln3_reg_3085[18]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[34]),
        .Q(trunc_ln3_reg_3085[19]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[16]),
        .Q(trunc_ln3_reg_3085[1]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[35]),
        .Q(trunc_ln3_reg_3085[20]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[36]),
        .Q(trunc_ln3_reg_3085[21]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[37]),
        .Q(trunc_ln3_reg_3085[22]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[38]),
        .Q(trunc_ln3_reg_3085[23]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[39]),
        .Q(trunc_ln3_reg_3085[24]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[40]),
        .Q(trunc_ln3_reg_3085[25]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[41]),
        .Q(trunc_ln3_reg_3085[26]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[42]),
        .Q(trunc_ln3_reg_3085[27]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[43]),
        .Q(trunc_ln3_reg_3085[28]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[44]),
        .Q(trunc_ln3_reg_3085[29]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[17]),
        .Q(trunc_ln3_reg_3085[2]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[45]),
        .Q(trunc_ln3_reg_3085[30]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[46]),
        .Q(trunc_ln3_reg_3085[31]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[18]),
        .Q(trunc_ln3_reg_3085[3]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[19]),
        .Q(trunc_ln3_reg_3085[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[20]),
        .Q(trunc_ln3_reg_3085[5]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[21]),
        .Q(trunc_ln3_reg_3085[6]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[22]),
        .Q(trunc_ln3_reg_3085[7]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[23]),
        .Q(trunc_ln3_reg_3085[8]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_3085_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln279_fu_1202_p20_out[24]),
        .Q(trunc_ln3_reg_3085[9]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[0]),
        .Q(trunc_ln469_1_reg_3326[0]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[10]),
        .Q(trunc_ln469_1_reg_3326[10]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[11]),
        .Q(trunc_ln469_1_reg_3326[11]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[12]),
        .Q(trunc_ln469_1_reg_3326[12]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[13]),
        .Q(trunc_ln469_1_reg_3326[13]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[14]),
        .Q(trunc_ln469_1_reg_3326[14]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[15]),
        .Q(trunc_ln469_1_reg_3326[15]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[16]),
        .Q(trunc_ln469_1_reg_3326[16]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[17]),
        .Q(trunc_ln469_1_reg_3326[17]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[18]),
        .Q(trunc_ln469_1_reg_3326[18]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[19]),
        .Q(trunc_ln469_1_reg_3326[19]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[1]),
        .Q(trunc_ln469_1_reg_3326[1]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[20]),
        .Q(trunc_ln469_1_reg_3326[20]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[21]),
        .Q(trunc_ln469_1_reg_3326[21]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[22]),
        .Q(trunc_ln469_1_reg_3326[22]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[23]),
        .Q(trunc_ln469_1_reg_3326[23]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[24]),
        .Q(trunc_ln469_1_reg_3326[24]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[25]),
        .Q(trunc_ln469_1_reg_3326[25]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[26]),
        .Q(trunc_ln469_1_reg_3326[26]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[27]),
        .Q(trunc_ln469_1_reg_3326[27]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[28]),
        .Q(trunc_ln469_1_reg_3326[28]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[29]),
        .Q(trunc_ln469_1_reg_3326[29]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[2]),
        .Q(trunc_ln469_1_reg_3326[2]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[30]),
        .Q(trunc_ln469_1_reg_3326[30]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[31]),
        .Q(trunc_ln469_1_reg_3326[31]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[3]),
        .Q(trunc_ln469_1_reg_3326[3]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[4]),
        .Q(trunc_ln469_1_reg_3326[4]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[5]),
        .Q(trunc_ln469_1_reg_3326[5]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[6]),
        .Q(trunc_ln469_1_reg_3326[6]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[7]),
        .Q(trunc_ln469_1_reg_3326[7]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[8]),
        .Q(trunc_ln469_1_reg_3326[8]),
        .R(1'b0));
  FDRE \trunc_ln469_1_reg_3326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(trunc_ln469_1_fu_2192_p4[9]),
        .Q(trunc_ln469_1_reg_3326[9]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[0]),
        .Q(trunc_ln4_reg_3099[0]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[10]),
        .Q(trunc_ln4_reg_3099[10]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[11]),
        .Q(trunc_ln4_reg_3099[11]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[12]),
        .Q(trunc_ln4_reg_3099[12]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[13]),
        .Q(trunc_ln4_reg_3099[13]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[14]),
        .Q(trunc_ln4_reg_3099[14]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[15]),
        .Q(trunc_ln4_reg_3099[15]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[16]),
        .Q(trunc_ln4_reg_3099[16]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[17]),
        .Q(trunc_ln4_reg_3099[17]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[18]),
        .Q(trunc_ln4_reg_3099[18]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[19]),
        .Q(trunc_ln4_reg_3099[19]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[1]),
        .Q(trunc_ln4_reg_3099[1]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[20]),
        .Q(trunc_ln4_reg_3099[20]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[21]),
        .Q(trunc_ln4_reg_3099[21]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[22]),
        .Q(trunc_ln4_reg_3099[22]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[23]),
        .Q(trunc_ln4_reg_3099[23]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[24]),
        .Q(trunc_ln4_reg_3099[24]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[25]),
        .Q(trunc_ln4_reg_3099[25]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[26]),
        .Q(trunc_ln4_reg_3099[26]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[27]),
        .Q(trunc_ln4_reg_3099[27]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[28]),
        .Q(trunc_ln4_reg_3099[28]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[29]),
        .Q(trunc_ln4_reg_3099[29]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[2]),
        .Q(trunc_ln4_reg_3099[2]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[30]),
        .Q(trunc_ln4_reg_3099[30]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[31]),
        .Q(trunc_ln4_reg_3099[31]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[3]),
        .Q(trunc_ln4_reg_3099[3]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[4]),
        .Q(trunc_ln4_reg_3099[4]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[5]),
        .Q(trunc_ln4_reg_3099[5]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[6]),
        .Q(trunc_ln4_reg_3099[6]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[7]),
        .Q(trunc_ln4_reg_3099[7]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[8]),
        .Q(trunc_ln4_reg_3099[8]),
        .R(1'b0));
  FDRE \trunc_ln4_reg_3099_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(trunc_ln4_fu_1310_p4[9]),
        .Q(trunc_ln4_reg_3099[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \trunc_ln522_1_reg_3355[0]_i_1 
       (.I0(sext_ln617_fu_2394_p1[11]),
        .I1(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(select_ln624_fu_2424_p3__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \trunc_ln522_1_reg_3355[1]_i_1 
       (.I0(sext_ln617_fu_2394_p1[12]),
        .I1(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(select_ln624_fu_2424_p3__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln522_1_reg_3355[2]_i_1 
       (.I0(sext_ln617_fu_2394_p1[13]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ),
        .O(select_ln624_fu_2424_p3__0[13]));
  LUT6 #(
    .INIT(64'h4444444455545555)) 
    \trunc_ln522_1_reg_3355[2]_i_2 
       (.I0(\trunc_ln522_1_reg_3355[2]_i_3_n_40 ),
        .I1(\trunc_ln522_1_reg_3355[2]_i_4_n_40 ),
        .I2(\trunc_ln522_1_reg_3355[2]_i_5_n_40 ),
        .I3(\trunc_ln522_1_reg_3355[2]_i_6_n_40 ),
        .I4(\trunc_ln522_1_reg_3355[2]_i_7_n_40 ),
        .I5(\trunc_ln522_1_reg_3355[2]_i_8_n_40 ),
        .O(\trunc_ln522_1_reg_3355[2]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln522_1_reg_3355[2]_i_3 
       (.I0(sext_ln617_fu_2394_p1[15]),
        .I1(sext_ln617_fu_2394_p1[14]),
        .O(\trunc_ln522_1_reg_3355[2]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln522_1_reg_3355[2]_i_4 
       (.I0(sext_ln617_fu_2394_p1[15]),
        .I1(sext_ln617_fu_2394_p1[13]),
        .O(\trunc_ln522_1_reg_3355[2]_i_4_n_40 ));
  LUT5 #(
    .INIT(32'hF0F0F0D0)) 
    \trunc_ln522_1_reg_3355[2]_i_5 
       (.I0(sext_ln618_fu_2367_p1[1]),
        .I1(sext_ln617_fu_2394_p1[7]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[2]),
        .I4(sext_ln617_fu_2394_p1[9]),
        .O(\trunc_ln522_1_reg_3355[2]_i_5_n_40 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln522_1_reg_3355[2]_i_6 
       (.I0(sext_ln617_fu_2394_p1[6]),
        .I1(sext_ln617_fu_2394_p1[5]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I3(sext_ln617_fu_2394_p1[4]),
        .I4(sext_ln617_fu_2394_p1[10]),
        .O(\trunc_ln522_1_reg_3355[2]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \trunc_ln522_1_reg_3355[2]_i_7 
       (.I0(sext_ln617_fu_2394_p1[3]),
        .I1(sext_ln618_fu_2367_p1[0]),
        .I2(sext_ln617_fu_2394_p1[8]),
        .I3(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(\trunc_ln522_1_reg_3355[2]_i_7_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \trunc_ln522_1_reg_3355[2]_i_8 
       (.I0(sext_ln617_fu_2394_p1[11]),
        .I1(sext_ln617_fu_2394_p1[12]),
        .I2(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .O(\trunc_ln522_1_reg_3355[2]_i_8_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \trunc_ln522_1_reg_3355[3]_i_1 
       (.I0(\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ),
        .I1(sext_ln617_fu_2394_p1[14]),
        .I2(sext_ln617_fu_2394_p1[15]),
        .O(select_ln624_fu_2424_p3__0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_1_reg_3355[3]_i_10 
       (.I0(\add_ln314_reg_3339_reg[1]_0 [0]),
        .I1(sext_ln618_fu_2367_p1[10]),
        .O(\trunc_ln522_1_reg_3355[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_1_reg_3355[3]_i_9 
       (.I0(\add_ln314_reg_3339_reg[1]_0 [0]),
        .I1(sext_ln618_fu_2367_p1[11]),
        .O(\trunc_ln522_1_reg_3355[3]_i_9_n_40 ));
  FDRE \trunc_ln522_1_reg_3355_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(select_ln624_fu_2424_p3__0[11]),
        .Q(\trunc_ln522_1_reg_3355_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln522_1_reg_3355_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(select_ln624_fu_2424_p3__0[12]),
        .Q(\trunc_ln522_1_reg_3355_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln522_1_reg_3355_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(select_ln624_fu_2424_p3__0[13]),
        .Q(\trunc_ln522_1_reg_3355_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln522_1_reg_3355_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [6]),
        .D(select_ln624_fu_2424_p3__0[14]),
        .Q(\trunc_ln522_1_reg_3355_reg[3]_0 [3]),
        .R(1'b0));
  CARRY8 \trunc_ln522_1_reg_3355_reg[3]_i_2 
       (.CI(\nbh_reg[9]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED [7],\trunc_ln522_1_reg_3355_reg[3]_i_2_n_41 ,\NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED [5],\trunc_ln522_1_reg_3355_reg[3]_i_2_n_43 ,\trunc_ln522_1_reg_3355_reg[3]_i_2_n_44 ,\trunc_ln522_1_reg_3355_reg[3]_i_2_n_45 ,\trunc_ln522_1_reg_3355_reg[3]_i_2_n_46 ,\trunc_ln522_1_reg_3355_reg[3]_i_2_n_47 }),
        .DI({1'b0,1'b0,sext_ln618_fu_2367_p1[14:11],mux_1_1,\add_ln314_reg_3339_reg[1]_0 [0]}),
        .O({\NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_O_UNCONNECTED [7:6],sext_ln617_fu_2394_p1[15:10]}),
        .S({1'b0,1'b1,\nbh_reg[10] ,\trunc_ln522_1_reg_3355[3]_i_9_n_40 ,\trunc_ln522_1_reg_3355[3]_i_10_n_40 }));
  FDRE \trunc_ln7_reg_3193_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_55),
        .Q(trunc_ln7_reg_3193[0]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_45),
        .Q(trunc_ln7_reg_3193[10]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_44),
        .Q(trunc_ln7_reg_3193[11]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_43),
        .Q(trunc_ln7_reg_3193[12]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_42),
        .Q(trunc_ln7_reg_3193[13]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_41),
        .Q(trunc_ln7_reg_3193[14]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_40),
        .Q(trunc_ln7_reg_3193[15]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_54),
        .Q(trunc_ln7_reg_3193[1]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_53),
        .Q(trunc_ln7_reg_3193[2]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_52),
        .Q(trunc_ln7_reg_3193[3]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_51),
        .Q(trunc_ln7_reg_3193[4]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_50),
        .Q(trunc_ln7_reg_3193[5]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_49),
        .Q(trunc_ln7_reg_3193[6]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_48),
        .Q(trunc_ln7_reg_3193[7]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_47),
        .Q(trunc_ln7_reg_3193[8]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_3193_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(mul_16s_15ns_31_1_1_U10_n_46),
        .Q(trunc_ln7_reg_3193[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3201_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(\trunc_ln_reg_3201_reg[3]_1 [0]),
        .Q(\trunc_ln_reg_3201_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3201_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(\trunc_ln_reg_3201_reg[3]_1 [1]),
        .Q(\trunc_ln_reg_3201_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3201_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(\trunc_ln_reg_3201_reg[3]_1 [2]),
        .Q(\trunc_ln_reg_3201_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_3201_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[31]_0 [3]),
        .D(\trunc_ln_reg_3201_reg[3]_1 [3]),
        .Q(\trunc_ln_reg_3201_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_80),
        .Q(xa_1_fu_338_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_86),
        .Q(xa_1_fu_338_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_85),
        .Q(xa_1_fu_338_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_84),
        .Q(xa_1_fu_338_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_83),
        .Q(xa_1_fu_338_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_82),
        .Q(xa_1_fu_338_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_81),
        .Q(xa_1_fu_338_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_96),
        .Q(xa_1_fu_338_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_95),
        .Q(xa_1_fu_338_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_94),
        .Q(xa_1_fu_338_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_93),
        .Q(xa_1_fu_338_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_79),
        .Q(xa_1_fu_338_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_92),
        .Q(xa_1_fu_338_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_91),
        .Q(xa_1_fu_338_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_90),
        .Q(xa_1_fu_338_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_89),
        .Q(xa_1_fu_338_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_104),
        .Q(xa_1_fu_338_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_103),
        .Q(xa_1_fu_338_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_102),
        .Q(xa_1_fu_338_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_101),
        .Q(xa_1_fu_338_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_100),
        .Q(xa_1_fu_338_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_99),
        .Q(xa_1_fu_338_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_78),
        .Q(xa_1_fu_338_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_98),
        .Q(xa_1_fu_338_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_97),
        .Q(xa_1_fu_338_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_112),
        .Q(xa_1_fu_338_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_111),
        .Q(xa_1_fu_338_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_110),
        .Q(xa_1_fu_338_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_109),
        .Q(xa_1_fu_338_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_108),
        .Q(xa_1_fu_338_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_107),
        .Q(xa_1_fu_338_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_106),
        .Q(xa_1_fu_338_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_105),
        .Q(xa_1_fu_338_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_77),
        .Q(xa_1_fu_338_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_119),
        .Q(xa_1_fu_338_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_118),
        .Q(xa_1_fu_338_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_117),
        .Q(xa_1_fu_338_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_116),
        .Q(xa_1_fu_338_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_115),
        .Q(xa_1_fu_338_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_114),
        .Q(xa_1_fu_338_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_113),
        .Q(xa_1_fu_338_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_76),
        .Q(xa_1_fu_338_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_75),
        .Q(xa_1_fu_338_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_74),
        .Q(xa_1_fu_338_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_73),
        .Q(xa_1_fu_338_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_88),
        .Q(xa_1_fu_338_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xa_1_fu_338_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U2_n_87),
        .Q(xa_1_fu_338_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_48),
        .Q(xb_1_fu_342_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_54),
        .Q(xb_1_fu_342_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_53),
        .Q(xb_1_fu_342_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_52),
        .Q(xb_1_fu_342_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_51),
        .Q(xb_1_fu_342_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_50),
        .Q(xb_1_fu_342_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_49),
        .Q(xb_1_fu_342_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_64),
        .Q(xb_1_fu_342_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_63),
        .Q(xb_1_fu_342_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_62),
        .Q(xb_1_fu_342_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_61),
        .Q(xb_1_fu_342_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_47),
        .Q(xb_1_fu_342_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_60),
        .Q(xb_1_fu_342_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_59),
        .Q(xb_1_fu_342_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_58),
        .Q(xb_1_fu_342_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_57),
        .Q(xb_1_fu_342_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_72),
        .Q(xb_1_fu_342_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_71),
        .Q(xb_1_fu_342_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_70),
        .Q(xb_1_fu_342_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_69),
        .Q(xb_1_fu_342_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_68),
        .Q(xb_1_fu_342_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_67),
        .Q(xb_1_fu_342_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_46),
        .Q(xb_1_fu_342_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_66),
        .Q(xb_1_fu_342_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_65),
        .Q(xb_1_fu_342_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_80),
        .Q(xb_1_fu_342_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_79),
        .Q(xb_1_fu_342_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_78),
        .Q(xb_1_fu_342_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_77),
        .Q(xb_1_fu_342_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_76),
        .Q(xb_1_fu_342_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_75),
        .Q(xb_1_fu_342_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_74),
        .Q(xb_1_fu_342_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_73),
        .Q(xb_1_fu_342_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_45),
        .Q(xb_1_fu_342_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_87),
        .Q(xb_1_fu_342_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_86),
        .Q(xb_1_fu_342_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_85),
        .Q(xb_1_fu_342_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_84),
        .Q(xb_1_fu_342_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_83),
        .Q(xb_1_fu_342_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_82),
        .Q(xb_1_fu_342_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_81),
        .Q(xb_1_fu_342_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_44),
        .Q(xb_1_fu_342_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_43),
        .Q(xb_1_fu_342_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_42),
        .Q(xb_1_fu_342_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_41),
        .Q(xb_1_fu_342_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_56),
        .Q(xb_1_fu_342_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xb_1_fu_342_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(mul_15s_32s_47_1_1_U3_n_55),
        .Q(xb_1_fu_342_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_85),
        .Q(\zl_1_fu_358_reg_n_40_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_75),
        .Q(\zl_1_fu_358_reg_n_40_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_74),
        .Q(\zl_1_fu_358_reg_n_40_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_73),
        .Q(\zl_1_fu_358_reg_n_40_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_72),
        .Q(\zl_1_fu_358_reg_n_40_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_71),
        .Q(trunc_ln4_fu_1310_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_70),
        .Q(trunc_ln4_fu_1310_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_69),
        .Q(trunc_ln4_fu_1310_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_68),
        .Q(trunc_ln4_fu_1310_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_67),
        .Q(trunc_ln4_fu_1310_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_66),
        .Q(trunc_ln4_fu_1310_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_84),
        .Q(\zl_1_fu_358_reg_n_40_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_65),
        .Q(trunc_ln4_fu_1310_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_64),
        .Q(trunc_ln4_fu_1310_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_63),
        .Q(trunc_ln4_fu_1310_p4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_62),
        .Q(trunc_ln4_fu_1310_p4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_61),
        .Q(trunc_ln4_fu_1310_p4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_60),
        .Q(trunc_ln4_fu_1310_p4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_59),
        .Q(trunc_ln4_fu_1310_p4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_58),
        .Q(trunc_ln4_fu_1310_p4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_57),
        .Q(trunc_ln4_fu_1310_p4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_56),
        .Q(trunc_ln4_fu_1310_p4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_83),
        .Q(\zl_1_fu_358_reg_n_40_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_55),
        .Q(trunc_ln4_fu_1310_p4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_54),
        .Q(trunc_ln4_fu_1310_p4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_53),
        .Q(trunc_ln4_fu_1310_p4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_52),
        .Q(trunc_ln4_fu_1310_p4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_51),
        .Q(trunc_ln4_fu_1310_p4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_50),
        .Q(trunc_ln4_fu_1310_p4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_49),
        .Q(trunc_ln4_fu_1310_p4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_48),
        .Q(trunc_ln4_fu_1310_p4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_47),
        .Q(trunc_ln4_fu_1310_p4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_46),
        .Q(trunc_ln4_fu_1310_p4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_82),
        .Q(\zl_1_fu_358_reg_n_40_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_45),
        .Q(trunc_ln4_fu_1310_p4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_44),
        .Q(trunc_ln4_fu_1310_p4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_43),
        .Q(trunc_ln4_fu_1310_p4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_42),
        .Q(trunc_ln4_fu_1310_p4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_41),
        .Q(trunc_ln4_fu_1310_p4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_40),
        .Q(trunc_ln4_fu_1310_p4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_81),
        .Q(\zl_1_fu_358_reg_n_40_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_80),
        .Q(\zl_1_fu_358_reg_n_40_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_79),
        .Q(\zl_1_fu_358_reg_n_40_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_78),
        .Q(\zl_1_fu_358_reg_n_40_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_77),
        .Q(\zl_1_fu_358_reg_n_40_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_1_fu_358_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(mul_16s_32s_48_1_1_U5_n_76),
        .Q(\zl_1_fu_358_reg_n_40_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_85),
        .Q(\zl_4_fu_378_reg_n_40_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_75),
        .Q(\zl_4_fu_378_reg_n_40_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_74),
        .Q(\zl_4_fu_378_reg_n_40_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_73),
        .Q(\zl_4_fu_378_reg_n_40_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_72),
        .Q(\zl_4_fu_378_reg_n_40_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_71),
        .Q(trunc_ln469_1_fu_2192_p4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_70),
        .Q(trunc_ln469_1_fu_2192_p4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_69),
        .Q(trunc_ln469_1_fu_2192_p4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_68),
        .Q(trunc_ln469_1_fu_2192_p4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_67),
        .Q(trunc_ln469_1_fu_2192_p4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_66),
        .Q(trunc_ln469_1_fu_2192_p4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_84),
        .Q(\zl_4_fu_378_reg_n_40_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_65),
        .Q(trunc_ln469_1_fu_2192_p4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_64),
        .Q(trunc_ln469_1_fu_2192_p4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_63),
        .Q(trunc_ln469_1_fu_2192_p4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_62),
        .Q(trunc_ln469_1_fu_2192_p4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_61),
        .Q(trunc_ln469_1_fu_2192_p4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_60),
        .Q(trunc_ln469_1_fu_2192_p4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_59),
        .Q(trunc_ln469_1_fu_2192_p4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_58),
        .Q(trunc_ln469_1_fu_2192_p4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_57),
        .Q(trunc_ln469_1_fu_2192_p4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_56),
        .Q(trunc_ln469_1_fu_2192_p4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_83),
        .Q(\zl_4_fu_378_reg_n_40_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_55),
        .Q(trunc_ln469_1_fu_2192_p4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_54),
        .Q(trunc_ln469_1_fu_2192_p4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_53),
        .Q(trunc_ln469_1_fu_2192_p4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_52),
        .Q(trunc_ln469_1_fu_2192_p4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_51),
        .Q(trunc_ln469_1_fu_2192_p4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_50),
        .Q(trunc_ln469_1_fu_2192_p4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_49),
        .Q(trunc_ln469_1_fu_2192_p4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_48),
        .Q(trunc_ln469_1_fu_2192_p4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_47),
        .Q(trunc_ln469_1_fu_2192_p4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_46),
        .Q(trunc_ln469_1_fu_2192_p4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_82),
        .Q(\zl_4_fu_378_reg_n_40_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_45),
        .Q(trunc_ln469_1_fu_2192_p4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_44),
        .Q(trunc_ln469_1_fu_2192_p4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_43),
        .Q(trunc_ln469_1_fu_2192_p4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_42),
        .Q(trunc_ln469_1_fu_2192_p4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_41),
        .Q(trunc_ln469_1_fu_2192_p4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_40),
        .Q(trunc_ln469_1_fu_2192_p4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_81),
        .Q(\zl_4_fu_378_reg_n_40_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_80),
        .Q(\zl_4_fu_378_reg_n_40_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_79),
        .Q(\zl_4_fu_378_reg_n_40_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_78),
        .Q(\zl_4_fu_378_reg_n_40_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_77),
        .Q(\zl_4_fu_378_reg_n_40_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zl_4_fu_378_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[23]_i_1_n_40 ),
        .D(mul_14s_32s_46_1_1_U1_n_76),
        .Q(\zl_4_fu_378_reg_n_40_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R
   (Q,
    \trunc_ln225_reg_1124_reg[3] ,
    \trunc_ln225_reg_1124_reg[5] ,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    tmp_2_reg_3119,
    \q0_reg[11]_1 ,
    \q0_reg[5]_0 ,
    D,
    ap_clk);
  output [4:0]Q;
  output [12:0]\trunc_ln225_reg_1124_reg[3] ;
  output [10:0]\trunc_ln225_reg_1124_reg[5] ;
  input [3:0]\q0_reg[11] ;
  input [0:0]\q0_reg[11]_0 ;
  input tmp_2_reg_3119;
  input [3:0]\q0_reg[11]_1 ;
  input [0:0]\q0_reg[5]_0 ;
  input [4:0]D;
  input ap_clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire ap_clk;
  wire [3:0]\q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [3:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[5]_0 ;
  wire tmp_2_reg_3119;
  wire [12:0]\trunc_ln225_reg_1124_reg[3] ;
  wire [10:0]\trunc_ln225_reg_1124_reg[5] ;
  wire [3:0]wl_code_table_address0;

  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h9885)) 
    \q0[10]_i_1 
       (.I0(wl_code_table_address0[2]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[0]),
        .I3(wl_code_table_address0[3]),
        .O(\trunc_ln225_reg_1124_reg[5] [8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hE007)) 
    \q0[11]_i_1 
       (.I0(wl_code_table_address0[0]),
        .I1(wl_code_table_address0[3]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[5] [9]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hE001)) 
    \q0[12]_i_1 
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[1]),
        .I3(wl_code_table_address0[2]),
        .O(\trunc_ln225_reg_1124_reg[5] [10]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h7BBE)) 
    \q0[1]_i_1 
       (.I0(wl_code_table_address0[1]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[3]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h9A35)) 
    \q0[2]_i_1 
       (.I0(wl_code_table_address0[0]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[3]),
        .O(\trunc_ln225_reg_1124_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h766E)) 
    \q0[3]_i_1 
       (.I0(wl_code_table_address0[2]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[3]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h2448)) 
    \q0[4]_i_1 
       (.I0(wl_code_table_address0[0]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[3]),
        .I3(wl_code_table_address0[2]),
        .O(\trunc_ln225_reg_1124_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h3BBC)) 
    \q0[5]_i_1 
       (.I0(wl_code_table_address0[2]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[3]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hE61F)) 
    \q0[7]_i_1 
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[1]),
        .I3(wl_code_table_address0[2]),
        .O(\trunc_ln225_reg_1124_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hA995)) 
    \q0[8]_i_1 
       (.I0(wl_code_table_address0[1]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[3]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[5] [6]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hE607)) 
    \q0[9]_i_1 
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[5] [7]));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[5]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[5]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[5]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[5]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[5]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h3D22)) 
    tmp_product_i_10
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5646)) 
    tmp_product_i_11
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[1]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h355A)) 
    tmp_product_i_12
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7DB0)) 
    tmp_product_i_13
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h254A)) 
    tmp_product_i_14
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_15__7
       (.I0(\q0_reg[11] [1]),
        .I1(\q0_reg[11]_0 ),
        .I2(Q[2]),
        .I3(tmp_2_reg_3119),
        .I4(\q0_reg[11]_1 [1]),
        .O(wl_code_table_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_16__5
       (.I0(\q0_reg[11] [0]),
        .I1(\q0_reg[11]_0 ),
        .I2(Q[1]),
        .I3(tmp_2_reg_3119),
        .I4(\q0_reg[11]_1 [0]),
        .O(wl_code_table_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_17__5
       (.I0(\q0_reg[11] [2]),
        .I1(\q0_reg[11]_0 ),
        .I2(Q[3]),
        .I3(tmp_2_reg_3119),
        .I4(\q0_reg[11]_1 [2]),
        .O(wl_code_table_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_18__5
       (.I0(\q0_reg[11] [3]),
        .I1(\q0_reg[11]_0 ),
        .I2(Q[4]),
        .I3(tmp_2_reg_3119),
        .I4(\q0_reg[11]_1 [3]),
        .O(wl_code_table_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    tmp_product_i_2__12
       (.I0(wl_code_table_address0[1]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[3]),
        .O(\trunc_ln225_reg_1124_reg[3] [12]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h3334)) 
    tmp_product_i_3
       (.I0(wl_code_table_address0[0]),
        .I1(wl_code_table_address0[3]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h4764)) 
    tmp_product_i_4
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[1]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [10]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h4F60)) 
    tmp_product_i_5
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[1]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [9]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h4DC2)) 
    tmp_product_i_6
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h3552)) 
    tmp_product_i_7
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[0]),
        .I2(wl_code_table_address0[2]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h4E26)) 
    tmp_product_i_8
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[1]),
        .I3(wl_code_table_address0[0]),
        .O(\trunc_ln225_reg_1124_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h4746)) 
    tmp_product_i_9
       (.I0(wl_code_table_address0[3]),
        .I1(wl_code_table_address0[2]),
        .I2(wl_code_table_address0[0]),
        .I3(wl_code_table_address0[1]),
        .O(\trunc_ln225_reg_1124_reg[3] [5]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R
   (quant26bt_pos_q0,
    DI,
    S,
    Q,
    \q0_reg[0]_0 ,
    ap_clk,
    \ap_CS_fsm_reg[13]_i_2 ,
    D);
  output [5:0]quant26bt_pos_q0;
  output [7:0]DI;
  output [7:0]S;
  input [0:0]Q;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input [15:0]\ap_CS_fsm_reg[13]_i_2 ;
  input [4:0]D;

  wire [4:0]D;
  wire [7:0]DI;
  wire [0:0]Q;
  wire [7:0]S;
  wire [15:0]\ap_CS_fsm_reg[13]_i_2 ;
  wire ap_clk;
  wire \q0_reg[0]_0 ;
  wire [5:0]quant26bt_pos_q0;

  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_10 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [3]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_11 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [1]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_12 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [14]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [15]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_13 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [12]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [13]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_14 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [10]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [11]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_15 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [8]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [9]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_16 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [6]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_17 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [4]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_18 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [2]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[13]_i_19 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [0]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[13]_i_4 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [14]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [15]),
        .O(DI[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_5 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [13]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [12]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_6 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [11]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [10]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_7 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [9]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [8]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_8 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [7]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [6]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_9 
       (.I0(\ap_CS_fsm_reg[13]_i_2 [5]),
        .I1(\ap_CS_fsm_reg[13]_i_2 [4]),
        .O(DI[2]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\q0_reg[0]_0 ),
        .Q(quant26bt_pos_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(quant26bt_pos_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(quant26bt_pos_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(quant26bt_pos_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(quant26bt_pos_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(quant26bt_pos_q0[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adpcm_main_h_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R
   (Q,
    E,
    D,
    ap_clk);
  output [11:0]Q;
  input [0:0]E;
  input [11:0]D;
  input ap_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;

  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adpcm_main_ilb_table_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R
   (DI,
    S,
    sext_ln618_fu_2367_p1,
    \q0_reg[8]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[0]_0 ,
    \trunc_ln522_1_reg_3355_reg[1] ,
    D,
    \trunc_ln522_1_reg_3355_reg[0] ,
    sext_ln512_fu_1516_p1,
    \nbl_reg[14] ,
    \nbh_reg[14] ,
    \dec_nbl_reg[14] ,
    \dec_nbh_reg[9] ,
    sext_ln618_fu_1709_p1,
    \q0_reg[8]_2 ,
    \q0_reg[4]_1 ,
    \q0_reg[10]_2 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[6]_4 ,
    \q0_reg[0]_1 ,
    \trunc_ln522_2_reg_2961_reg[1] ,
    \trunc_ln15_reg_2828_reg[0] ,
    \trunc_ln522_2_reg_2961_reg[0] ,
    sext_ln512_fu_992_p1,
    \dec_nbl_reg[14]_0 ,
    \dec_nbh_reg[14] ,
    Q,
    \nbh_reg[9]_i_3_0 ,
    \detl_reg[3] ,
    \deth_reg[8] ,
    \trunc_ln15_reg_2828_reg[3]_i_12_0 ,
    \dec_nbh_reg[9]_i_3_0 ,
    \dec_detl_reg[3] ,
    \dec_deth_reg[8] ,
    E,
    \q0_reg[10]_3 ,
    ap_clk);
  output [3:0]DI;
  output [2:0]S;
  output [14:0]sext_ln618_fu_2367_p1;
  output \q0_reg[8]_0 ;
  output [8:0]\q0_reg[10]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[10]_1 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_1 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[0]_0 ;
  output \trunc_ln522_1_reg_3355_reg[1] ;
  output [0:0]D;
  output [4:0]\trunc_ln522_1_reg_3355_reg[0] ;
  output [11:0]sext_ln512_fu_1516_p1;
  output [2:0]\nbl_reg[14] ;
  output [3:0]\nbh_reg[14] ;
  output [3:0]\dec_nbl_reg[14] ;
  output [2:0]\dec_nbh_reg[9] ;
  output [14:0]sext_ln618_fu_1709_p1;
  output \q0_reg[8]_2 ;
  output \q0_reg[4]_1 ;
  output \q0_reg[10]_2 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_2 ;
  output \q0_reg[6]_3 ;
  output \q0_reg[6]_4 ;
  output \q0_reg[0]_1 ;
  output \trunc_ln522_2_reg_2961_reg[1] ;
  output [0:0]\trunc_ln15_reg_2828_reg[0] ;
  output [4:0]\trunc_ln522_2_reg_2961_reg[0] ;
  output [11:0]sext_ln512_fu_992_p1;
  output [2:0]\dec_nbl_reg[14]_0 ;
  output [3:0]\dec_nbh_reg[14] ;
  input [14:0]Q;
  input [14:0]\nbh_reg[9]_i_3_0 ;
  input [3:0]\detl_reg[3] ;
  input [3:0]\deth_reg[8] ;
  input [14:0]\trunc_ln15_reg_2828_reg[3]_i_12_0 ;
  input [14:0]\dec_nbh_reg[9]_i_3_0 ;
  input [3:0]\dec_detl_reg[3] ;
  input [3:0]\dec_deth_reg[8] ;
  input [0:0]E;
  input [10:0]\q0_reg[10]_3 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire \dec_deth[4]_i_3_n_40 ;
  wire \dec_deth[5]_i_2_n_40 ;
  wire \dec_deth[6]_i_2_n_40 ;
  wire \dec_deth[6]_i_3_n_40 ;
  wire \dec_deth[7]_i_2_n_40 ;
  wire \dec_deth[7]_i_3_n_40 ;
  wire \dec_deth[8]_i_2_n_40 ;
  wire [3:0]\dec_deth_reg[8] ;
  wire [3:0]\dec_detl_reg[3] ;
  wire \dec_nbh[1]_i_10_n_40 ;
  wire \dec_nbh[1]_i_11_n_40 ;
  wire \dec_nbh[1]_i_3_n_40 ;
  wire \dec_nbh[1]_i_4_n_40 ;
  wire \dec_nbh[1]_i_5_n_40 ;
  wire \dec_nbh[1]_i_6_n_40 ;
  wire \dec_nbh[1]_i_7_n_40 ;
  wire \dec_nbh[1]_i_8_n_40 ;
  wire \dec_nbh[1]_i_9_n_40 ;
  wire \dec_nbh[9]_i_10_n_40 ;
  wire \dec_nbh[9]_i_11_n_40 ;
  wire \dec_nbh[9]_i_12_n_40 ;
  wire \dec_nbh[9]_i_13_n_40 ;
  wire \dec_nbh[9]_i_14_n_40 ;
  wire \dec_nbh[9]_i_15_n_40 ;
  wire \dec_nbh[9]_i_16_n_40 ;
  wire \dec_nbh[9]_i_17_n_40 ;
  wire [3:0]\dec_nbh_reg[14] ;
  wire \dec_nbh_reg[1]_i_2_n_40 ;
  wire \dec_nbh_reg[1]_i_2_n_41 ;
  wire \dec_nbh_reg[1]_i_2_n_42 ;
  wire \dec_nbh_reg[1]_i_2_n_43 ;
  wire \dec_nbh_reg[1]_i_2_n_44 ;
  wire \dec_nbh_reg[1]_i_2_n_45 ;
  wire \dec_nbh_reg[1]_i_2_n_46 ;
  wire \dec_nbh_reg[1]_i_2_n_47 ;
  wire [2:0]\dec_nbh_reg[9] ;
  wire [14:0]\dec_nbh_reg[9]_i_3_0 ;
  wire \dec_nbh_reg[9]_i_3_n_40 ;
  wire \dec_nbh_reg[9]_i_3_n_41 ;
  wire \dec_nbh_reg[9]_i_3_n_42 ;
  wire \dec_nbh_reg[9]_i_3_n_43 ;
  wire \dec_nbh_reg[9]_i_3_n_44 ;
  wire \dec_nbh_reg[9]_i_3_n_45 ;
  wire \dec_nbh_reg[9]_i_3_n_46 ;
  wire \dec_nbh_reg[9]_i_3_n_47 ;
  wire \dec_nbl[0]_i_10_n_40 ;
  wire \dec_nbl[0]_i_11_n_40 ;
  wire \dec_nbl[0]_i_3_n_40 ;
  wire \dec_nbl[0]_i_4_n_40 ;
  wire \dec_nbl[0]_i_5_n_40 ;
  wire \dec_nbl[0]_i_6_n_40 ;
  wire \dec_nbl[0]_i_7_n_40 ;
  wire \dec_nbl[0]_i_8_n_40 ;
  wire \dec_nbl[0]_i_9_n_40 ;
  wire \dec_nbl_reg[0]_i_2_n_40 ;
  wire \dec_nbl_reg[0]_i_2_n_41 ;
  wire \dec_nbl_reg[0]_i_2_n_42 ;
  wire \dec_nbl_reg[0]_i_2_n_43 ;
  wire \dec_nbl_reg[0]_i_2_n_44 ;
  wire \dec_nbl_reg[0]_i_2_n_45 ;
  wire \dec_nbl_reg[0]_i_2_n_46 ;
  wire \dec_nbl_reg[0]_i_2_n_47 ;
  wire [3:0]\dec_nbl_reg[14] ;
  wire [2:0]\dec_nbl_reg[14]_0 ;
  wire \deth[4]_i_3_n_40 ;
  wire \deth[5]_i_2_n_40 ;
  wire \deth[6]_i_2_n_40 ;
  wire \deth[6]_i_3_n_40 ;
  wire \deth[7]_i_2_n_40 ;
  wire \deth[7]_i_3_n_40 ;
  wire \deth[8]_i_2_n_40 ;
  wire [3:0]\deth_reg[8] ;
  wire [3:0]\detl_reg[3] ;
  wire [2:0]ilb_table_q0;
  wire \nbh[1]_i_10_n_40 ;
  wire \nbh[1]_i_11_n_40 ;
  wire \nbh[1]_i_3_n_40 ;
  wire \nbh[1]_i_4_n_40 ;
  wire \nbh[1]_i_5_n_40 ;
  wire \nbh[1]_i_6_n_40 ;
  wire \nbh[1]_i_7_n_40 ;
  wire \nbh[1]_i_8_n_40 ;
  wire \nbh[1]_i_9_n_40 ;
  wire \nbh[9]_i_10_n_40 ;
  wire \nbh[9]_i_11_n_40 ;
  wire \nbh[9]_i_12_n_40 ;
  wire \nbh[9]_i_13_n_40 ;
  wire \nbh[9]_i_14_n_40 ;
  wire \nbh[9]_i_15_n_40 ;
  wire \nbh[9]_i_16_n_40 ;
  wire \nbh[9]_i_17_n_40 ;
  wire [3:0]\nbh_reg[14] ;
  wire \nbh_reg[1]_i_2_n_40 ;
  wire \nbh_reg[1]_i_2_n_41 ;
  wire \nbh_reg[1]_i_2_n_42 ;
  wire \nbh_reg[1]_i_2_n_43 ;
  wire \nbh_reg[1]_i_2_n_44 ;
  wire \nbh_reg[1]_i_2_n_45 ;
  wire \nbh_reg[1]_i_2_n_46 ;
  wire \nbh_reg[1]_i_2_n_47 ;
  wire [14:0]\nbh_reg[9]_i_3_0 ;
  wire \nbh_reg[9]_i_3_n_40 ;
  wire \nbh_reg[9]_i_3_n_41 ;
  wire \nbh_reg[9]_i_3_n_42 ;
  wire \nbh_reg[9]_i_3_n_43 ;
  wire \nbh_reg[9]_i_3_n_44 ;
  wire \nbh_reg[9]_i_3_n_45 ;
  wire \nbh_reg[9]_i_3_n_46 ;
  wire \nbh_reg[9]_i_3_n_47 ;
  wire \nbl[0]_i_10_n_40 ;
  wire \nbl[0]_i_11_n_40 ;
  wire \nbl[0]_i_3_n_40 ;
  wire \nbl[0]_i_4_n_40 ;
  wire \nbl[0]_i_5_n_40 ;
  wire \nbl[0]_i_6_n_40 ;
  wire \nbl[0]_i_7_n_40 ;
  wire \nbl[0]_i_8_n_40 ;
  wire \nbl[0]_i_9_n_40 ;
  wire \nbl_reg[0]_i_2_n_40 ;
  wire \nbl_reg[0]_i_2_n_41 ;
  wire \nbl_reg[0]_i_2_n_42 ;
  wire \nbl_reg[0]_i_2_n_43 ;
  wire \nbl_reg[0]_i_2_n_44 ;
  wire \nbl_reg[0]_i_2_n_45 ;
  wire \nbl_reg[0]_i_2_n_46 ;
  wire \nbl_reg[0]_i_2_n_47 ;
  wire [2:0]\nbl_reg[14] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [8:0]\q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire [10:0]\q0_reg[10]_3 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire [11:0]sext_ln512_fu_1516_p1;
  wire [11:0]sext_ln512_fu_992_p1;
  wire [14:0]sext_ln618_fu_1709_p1;
  wire [14:0]sext_ln618_fu_2367_p1;
  wire \trunc_ln15_reg_2828[3]_i_13_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_14_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_15_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_16_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_17_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_18_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_19_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_20_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_21_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_22_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_23_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_24_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_25_n_40 ;
  wire [0:0]\trunc_ln15_reg_2828_reg[0] ;
  wire [14:0]\trunc_ln15_reg_2828_reg[3]_i_12_0 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_40 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_41 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_42 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_43 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_44 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_45 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_46 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_12_n_47 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_3_n_42 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_3_n_44 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_3_n_45 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_3_n_46 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_3_n_47 ;
  wire \trunc_ln522_1_reg_3355[3]_i_11_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_12_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_13_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_14_n_40 ;
  wire \trunc_ln522_1_reg_3355[3]_i_15_n_40 ;
  wire [4:0]\trunc_ln522_1_reg_3355_reg[0] ;
  wire \trunc_ln522_1_reg_3355_reg[1] ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_3_n_42 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_3_n_44 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_3_n_45 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_3_n_46 ;
  wire \trunc_ln522_1_reg_3355_reg[3]_i_3_n_47 ;
  wire \trunc_ln522_2_reg_2961[3]_i_11_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_12_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_13_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_14_n_40 ;
  wire \trunc_ln522_2_reg_2961[3]_i_15_n_40 ;
  wire [4:0]\trunc_ln522_2_reg_2961_reg[0] ;
  wire \trunc_ln522_2_reg_2961_reg[1] ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_3_n_42 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_3_n_44 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_3_n_45 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_3_n_46 ;
  wire \trunc_ln522_2_reg_2961_reg[3]_i_3_n_47 ;
  wire \trunc_ln_reg_3201[3]_i_13_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_14_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_15_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_16_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_17_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_18_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_19_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_20_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_21_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_22_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_23_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_24_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_25_n_40 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_40 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_41 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_42 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_43 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_44 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_45 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_46 ;
  wire \trunc_ln_reg_3201_reg[3]_i_12_n_47 ;
  wire \trunc_ln_reg_3201_reg[3]_i_3_n_42 ;
  wire \trunc_ln_reg_3201_reg[3]_i_3_n_44 ;
  wire \trunc_ln_reg_3201_reg[3]_i_3_n_45 ;
  wire \trunc_ln_reg_3201_reg[3]_i_3_n_46 ;
  wire \trunc_ln_reg_3201_reg[3]_i_3_n_47 ;
  wire [5:0]\NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_nbh_reg[1]_i_2_O_UNCONNECTED ;
  wire [5:0]\NLW_nbl_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln15_reg_2828_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln_reg_3201_reg[3]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \dec_deth[3]_i_3 
       (.I0(ilb_table_q0[0]),
        .I1(\q0_reg[10]_0 [6]),
        .I2(\dec_deth_reg[8] [3]),
        .I3(\dec_deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [2]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \dec_deth[4]_i_1 
       (.I0(\dec_deth[5]_i_2_n_40 ),
        .I1(\dec_deth_reg[8] [0]),
        .I2(\trunc_ln522_2_reg_2961_reg[1] ),
        .O(\trunc_ln522_2_reg_2961_reg[0] [0]));
  LUT6 #(
    .INIT(64'hBB88BBBB8B888B88)) 
    \dec_deth[4]_i_2 
       (.I0(\dec_deth[4]_i_3_n_40 ),
        .I1(\dec_deth_reg[8] [1]),
        .I2(\q0_reg[10]_0 [1]),
        .I3(\dec_deth_reg[8] [3]),
        .I4(\q0_reg[10]_0 [5]),
        .I5(\dec_deth_reg[8] [2]),
        .O(\trunc_ln522_2_reg_2961_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \dec_deth[4]_i_3 
       (.I0(\q0_reg[10]_0 [0]),
        .I1(\q0_reg[10]_0 [7]),
        .I2(\dec_deth_reg[8] [3]),
        .I3(\dec_deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [3]),
        .O(\dec_deth[4]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \dec_deth[5]_i_1 
       (.I0(\dec_deth[5]_i_2_n_40 ),
        .I1(\dec_deth_reg[8] [0]),
        .I2(\dec_deth[6]_i_2_n_40 ),
        .O(\trunc_ln522_2_reg_2961_reg[0] [1]));
  LUT6 #(
    .INIT(64'hBB888BBBBBBB8BBB)) 
    \dec_deth[5]_i_2 
       (.I0(\q0_reg[6]_4 ),
        .I1(\dec_deth_reg[8] [1]),
        .I2(\q0_reg[10]_0 [2]),
        .I3(\dec_deth_reg[8] [3]),
        .I4(\dec_deth_reg[8] [2]),
        .I5(\q0_reg[10]_0 [6]),
        .O(\dec_deth[5]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \dec_deth[5]_i_3 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\dec_deth_reg[8] [2]),
        .I2(ilb_table_q0[2]),
        .I3(\dec_deth_reg[8] [3]),
        .I4(\q0_reg[10]_0 [8]),
        .O(\q0_reg[6]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dec_deth[6]_i_1 
       (.I0(\dec_deth[6]_i_2_n_40 ),
        .I1(\dec_deth_reg[8] [0]),
        .I2(\dec_deth[7]_i_2_n_40 ),
        .O(\trunc_ln522_2_reg_2961_reg[0] [2]));
  LUT6 #(
    .INIT(64'hCF44FFFFCF440000)) 
    \dec_deth[6]_i_2 
       (.I0(\q0_reg[10]_0 [1]),
        .I1(\dec_deth_reg[8] [3]),
        .I2(\q0_reg[10]_0 [5]),
        .I3(\dec_deth_reg[8] [2]),
        .I4(\dec_deth_reg[8] [1]),
        .I5(\dec_deth[6]_i_3_n_40 ),
        .O(\dec_deth[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \dec_deth[6]_i_3 
       (.I0(\q0_reg[10]_0 [3]),
        .I1(\dec_deth_reg[8] [3]),
        .I2(\dec_deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [7]),
        .O(\dec_deth[6]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_deth[7]_i_1 
       (.I0(\dec_deth[7]_i_2_n_40 ),
        .I1(\dec_deth_reg[8] [0]),
        .I2(\dec_deth[8]_i_2_n_40 ),
        .O(\trunc_ln522_2_reg_2961_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000FFFF38083808)) 
    \dec_deth[7]_i_2 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\dec_deth_reg[8] [3]),
        .I2(\dec_deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [8]),
        .I4(\dec_deth[7]_i_3_n_40 ),
        .I5(\dec_deth_reg[8] [1]),
        .O(\dec_deth[7]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \dec_deth[7]_i_3 
       (.I0(\q0_reg[10]_0 [2]),
        .I1(\dec_deth_reg[8] [3]),
        .I2(\dec_deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [6]),
        .O(\dec_deth[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_deth[8]_i_1 
       (.I0(\dec_deth[8]_i_2_n_40 ),
        .I1(\dec_deth_reg[8] [0]),
        .I2(\q0_reg[6]_3 ),
        .O(\trunc_ln522_2_reg_2961_reg[0] [4]));
  LUT6 #(
    .INIT(64'h0FC000C00FA00FA0)) 
    \dec_deth[8]_i_2 
       (.I0(\q0_reg[10]_0 [5]),
        .I1(\q0_reg[10]_0 [3]),
        .I2(\dec_deth_reg[8] [3]),
        .I3(\dec_deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [7]),
        .I5(\dec_deth_reg[8] [1]),
        .O(\dec_deth[8]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0000CC00AAF00000)) 
    \dec_deth[9]_i_2 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\q0_reg[10]_0 [8]),
        .I2(\q0_reg[10]_0 [6]),
        .I3(\dec_deth_reg[8] [1]),
        .I4(\dec_deth_reg[8] [3]),
        .I5(\dec_deth_reg[8] [2]),
        .O(\q0_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hA00CA00CCFFAC00A)) 
    \dec_detl[3]_i_2 
       (.I0(\q0_reg[10]_0 [6]),
        .I1(ilb_table_q0[0]),
        .I2(\dec_detl_reg[3] [1]),
        .I3(\dec_detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [2]),
        .I5(\dec_detl_reg[3] [3]),
        .O(\q0_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hA00CA00CCFFAC00A)) 
    \dec_detl[3]_i_3 
       (.I0(\q0_reg[10]_0 [8]),
        .I1(ilb_table_q0[2]),
        .I2(\dec_detl_reg[3] [1]),
        .I3(\dec_detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [4]),
        .I5(\dec_detl_reg[3] [3]),
        .O(\q0_reg[10]_2 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FFFF)) 
    \dec_detl[5]_i_2 
       (.I0(\q0_reg[10]_0 [2]),
        .I1(\dec_detl_reg[3] [2]),
        .I2(\q0_reg[10]_0 [6]),
        .I3(\dec_detl_reg[3] [3]),
        .I4(\dec_detl_reg[3] [1]),
        .I5(\q0_reg[10]_2 ),
        .O(\q0_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dec_detl[8]_i_1 
       (.I0(\q0_reg[5]_0 ),
        .I1(\dec_detl_reg[3] [0]),
        .I2(\q0_reg[6]_2 ),
        .O(\trunc_ln15_reg_2828_reg[0] ));
  LUT6 #(
    .INIT(64'h00FC000C0AF00AF0)) 
    \dec_detl[8]_i_2 
       (.I0(\q0_reg[10]_0 [3]),
        .I1(\q0_reg[10]_0 [7]),
        .I2(\dec_detl_reg[3] [1]),
        .I3(\dec_detl_reg[3] [3]),
        .I4(\q0_reg[10]_0 [5]),
        .I5(\dec_detl_reg[3] [2]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000A000AFC000C00)) 
    \dec_detl[9]_i_2 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\q0_reg[10]_0 [8]),
        .I2(\dec_detl_reg[3] [1]),
        .I3(\dec_detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [6]),
        .I5(\dec_detl_reg[3] [3]),
        .O(\q0_reg[6]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_10 
       (.I0(\dec_nbh_reg[9]_i_3_0 [2]),
        .O(\dec_nbh[1]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_11 
       (.I0(\dec_nbh_reg[9]_i_3_0 [1]),
        .O(\dec_nbh[1]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_3 
       (.I0(\dec_nbh_reg[9]_i_3_0 [0]),
        .O(\dec_nbh[1]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[1]_i_4 
       (.I0(\dec_nbh_reg[9]_i_3_0 [1]),
        .I1(\dec_nbh_reg[9]_i_3_0 [8]),
        .O(\dec_nbh[1]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[1]_i_5 
       (.I0(\dec_nbh_reg[9]_i_3_0 [0]),
        .I1(\dec_nbh_reg[9]_i_3_0 [7]),
        .O(\dec_nbh[1]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_6 
       (.I0(\dec_nbh_reg[9]_i_3_0 [6]),
        .O(\dec_nbh[1]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_7 
       (.I0(\dec_nbh_reg[9]_i_3_0 [5]),
        .O(\dec_nbh[1]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_8 
       (.I0(\dec_nbh_reg[9]_i_3_0 [4]),
        .O(\dec_nbh[1]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[1]_i_9 
       (.I0(\dec_nbh_reg[9]_i_3_0 [3]),
        .O(\dec_nbh[1]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[9]_i_10 
       (.I0(\dec_nbh_reg[9]_i_3_0 [9]),
        .O(\dec_nbh[9]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[9]_i_11 
       (.I0(\dec_nbh_reg[9]_i_3_0 [8]),
        .O(\dec_nbh[9]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_12 
       (.I0(\dec_nbh_reg[9]_i_3_0 [7]),
        .I1(\dec_nbh_reg[9]_i_3_0 [14]),
        .O(\dec_nbh[9]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_13 
       (.I0(\dec_nbh_reg[9]_i_3_0 [6]),
        .I1(\dec_nbh_reg[9]_i_3_0 [13]),
        .O(\dec_nbh[9]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_14 
       (.I0(\dec_nbh_reg[9]_i_3_0 [5]),
        .I1(\dec_nbh_reg[9]_i_3_0 [12]),
        .O(\dec_nbh[9]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_15 
       (.I0(\dec_nbh_reg[9]_i_3_0 [4]),
        .I1(\dec_nbh_reg[9]_i_3_0 [11]),
        .O(\dec_nbh[9]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_16 
       (.I0(\dec_nbh_reg[9]_i_3_0 [3]),
        .I1(\dec_nbh_reg[9]_i_3_0 [10]),
        .O(\dec_nbh[9]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbh[9]_i_17 
       (.I0(\dec_nbh_reg[9]_i_3_0 [2]),
        .I1(\dec_nbh_reg[9]_i_3_0 [9]),
        .O(\dec_nbh[9]_i_17_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[9]_i_4 
       (.I0(sext_ln618_fu_1709_p1[9]),
        .O(\dec_nbh_reg[9] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[9]_i_5 
       (.I0(sext_ln618_fu_1709_p1[8]),
        .O(\dec_nbh_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbh[9]_i_8 
       (.I0(sext_ln618_fu_1709_p1[3]),
        .O(\dec_nbh_reg[9] [0]));
  CARRY8 \dec_nbh_reg[1]_i_2 
       (.CI(\dec_nbh[1]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\dec_nbh_reg[1]_i_2_n_40 ,\dec_nbh_reg[1]_i_2_n_41 ,\dec_nbh_reg[1]_i_2_n_42 ,\dec_nbh_reg[1]_i_2_n_43 ,\dec_nbh_reg[1]_i_2_n_44 ,\dec_nbh_reg[1]_i_2_n_45 ,\dec_nbh_reg[1]_i_2_n_46 ,\dec_nbh_reg[1]_i_2_n_47 }),
        .DI({\dec_nbh_reg[9]_i_3_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln618_fu_1709_p1[1:0],\NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED [5:0]}),
        .S({\dec_nbh[1]_i_4_n_40 ,\dec_nbh[1]_i_5_n_40 ,\dec_nbh[1]_i_6_n_40 ,\dec_nbh[1]_i_7_n_40 ,\dec_nbh[1]_i_8_n_40 ,\dec_nbh[1]_i_9_n_40 ,\dec_nbh[1]_i_10_n_40 ,\dec_nbh[1]_i_11_n_40 }));
  CARRY8 \dec_nbh_reg[9]_i_3 
       (.CI(\dec_nbh_reg[1]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\dec_nbh_reg[9]_i_3_n_40 ,\dec_nbh_reg[9]_i_3_n_41 ,\dec_nbh_reg[9]_i_3_n_42 ,\dec_nbh_reg[9]_i_3_n_43 ,\dec_nbh_reg[9]_i_3_n_44 ,\dec_nbh_reg[9]_i_3_n_45 ,\dec_nbh_reg[9]_i_3_n_46 ,\dec_nbh_reg[9]_i_3_n_47 }),
        .DI(\dec_nbh_reg[9]_i_3_0 [9:2]),
        .O(sext_ln618_fu_1709_p1[9:2]),
        .S({\dec_nbh[9]_i_10_n_40 ,\dec_nbh[9]_i_11_n_40 ,\dec_nbh[9]_i_12_n_40 ,\dec_nbh[9]_i_13_n_40 ,\dec_nbh[9]_i_14_n_40 ,\dec_nbh[9]_i_15_n_40 ,\dec_nbh[9]_i_16_n_40 ,\dec_nbh[9]_i_17_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_10 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [2]),
        .O(\dec_nbl[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_11 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [1]),
        .O(\dec_nbl[0]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_3 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [0]),
        .O(\dec_nbl[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbl[0]_i_4 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [1]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [8]),
        .O(\dec_nbl[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_nbl[0]_i_5 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [0]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [7]),
        .O(\dec_nbl[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_6 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [6]),
        .O(\dec_nbl[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_7 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [5]),
        .O(\dec_nbl[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_8 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [4]),
        .O(\dec_nbl[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dec_nbl[0]_i_9 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [3]),
        .O(\dec_nbl[0]_i_9_n_40 ));
  CARRY8 \dec_nbl_reg[0]_i_2 
       (.CI(\dec_nbl[0]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\dec_nbl_reg[0]_i_2_n_40 ,\dec_nbl_reg[0]_i_2_n_41 ,\dec_nbl_reg[0]_i_2_n_42 ,\dec_nbl_reg[0]_i_2_n_43 ,\dec_nbl_reg[0]_i_2_n_44 ,\dec_nbl_reg[0]_i_2_n_45 ,\dec_nbl_reg[0]_i_2_n_46 ,\dec_nbl_reg[0]_i_2_n_47 }),
        .DI({\trunc_ln15_reg_2828_reg[3]_i_12_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln512_fu_992_p1[1:0],\NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED [5:0]}),
        .S({\dec_nbl[0]_i_4_n_40 ,\dec_nbl[0]_i_5_n_40 ,\dec_nbl[0]_i_6_n_40 ,\dec_nbl[0]_i_7_n_40 ,\dec_nbl[0]_i_8_n_40 ,\dec_nbl[0]_i_9_n_40 ,\dec_nbl[0]_i_10_n_40 ,\dec_nbl[0]_i_11_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \deth[3]_i_3 
       (.I0(ilb_table_q0[0]),
        .I1(\q0_reg[10]_0 [6]),
        .I2(\deth_reg[8] [3]),
        .I3(\deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [2]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \deth[4]_i_1 
       (.I0(\deth[5]_i_2_n_40 ),
        .I1(\deth_reg[8] [0]),
        .I2(\trunc_ln522_1_reg_3355_reg[1] ),
        .O(\trunc_ln522_1_reg_3355_reg[0] [0]));
  LUT6 #(
    .INIT(64'hBB88BBBB8B888B88)) 
    \deth[4]_i_2 
       (.I0(\deth[4]_i_3_n_40 ),
        .I1(\deth_reg[8] [1]),
        .I2(\q0_reg[10]_0 [1]),
        .I3(\deth_reg[8] [3]),
        .I4(\q0_reg[10]_0 [5]),
        .I5(\deth_reg[8] [2]),
        .O(\trunc_ln522_1_reg_3355_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \deth[4]_i_3 
       (.I0(\q0_reg[10]_0 [0]),
        .I1(\q0_reg[10]_0 [7]),
        .I2(\deth_reg[8] [3]),
        .I3(\deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [3]),
        .O(\deth[4]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \deth[5]_i_1 
       (.I0(\deth[5]_i_2_n_40 ),
        .I1(\deth_reg[8] [0]),
        .I2(\deth[6]_i_2_n_40 ),
        .O(\trunc_ln522_1_reg_3355_reg[0] [1]));
  LUT6 #(
    .INIT(64'hBB888BBBBBBB8BBB)) 
    \deth[5]_i_2 
       (.I0(\q0_reg[6]_1 ),
        .I1(\deth_reg[8] [1]),
        .I2(\q0_reg[10]_0 [2]),
        .I3(\deth_reg[8] [3]),
        .I4(\deth_reg[8] [2]),
        .I5(\q0_reg[10]_0 [6]),
        .O(\deth[5]_i_2_n_40 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \deth[5]_i_3 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\deth_reg[8] [2]),
        .I2(ilb_table_q0[2]),
        .I3(\deth_reg[8] [3]),
        .I4(\q0_reg[10]_0 [8]),
        .O(\q0_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \deth[6]_i_1 
       (.I0(\deth[6]_i_2_n_40 ),
        .I1(\deth_reg[8] [0]),
        .I2(\deth[7]_i_2_n_40 ),
        .O(\trunc_ln522_1_reg_3355_reg[0] [2]));
  LUT6 #(
    .INIT(64'hCF44FFFFCF440000)) 
    \deth[6]_i_2 
       (.I0(\q0_reg[10]_0 [1]),
        .I1(\deth_reg[8] [3]),
        .I2(\q0_reg[10]_0 [5]),
        .I3(\deth_reg[8] [2]),
        .I4(\deth_reg[8] [1]),
        .I5(\deth[6]_i_3_n_40 ),
        .O(\deth[6]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \deth[6]_i_3 
       (.I0(\q0_reg[10]_0 [3]),
        .I1(\deth_reg[8] [3]),
        .I2(\deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [7]),
        .O(\deth[6]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \deth[7]_i_1 
       (.I0(\deth[7]_i_2_n_40 ),
        .I1(\deth_reg[8] [0]),
        .I2(\deth[8]_i_2_n_40 ),
        .O(\trunc_ln522_1_reg_3355_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000FFFF38083808)) 
    \deth[7]_i_2 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\deth_reg[8] [3]),
        .I2(\deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [8]),
        .I4(\deth[7]_i_3_n_40 ),
        .I5(\deth_reg[8] [1]),
        .O(\deth[7]_i_2_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \deth[7]_i_3 
       (.I0(\q0_reg[10]_0 [2]),
        .I1(\deth_reg[8] [3]),
        .I2(\deth_reg[8] [2]),
        .I3(\q0_reg[10]_0 [6]),
        .O(\deth[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \deth[8]_i_1 
       (.I0(\deth[8]_i_2_n_40 ),
        .I1(\deth_reg[8] [0]),
        .I2(\q0_reg[6]_0 ),
        .O(\trunc_ln522_1_reg_3355_reg[0] [4]));
  LUT6 #(
    .INIT(64'h0FC000C00FA00FA0)) 
    \deth[8]_i_2 
       (.I0(\q0_reg[10]_0 [5]),
        .I1(\q0_reg[10]_0 [3]),
        .I2(\deth_reg[8] [3]),
        .I3(\deth_reg[8] [2]),
        .I4(\q0_reg[10]_0 [7]),
        .I5(\deth_reg[8] [1]),
        .O(\deth[8]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h00C0AF0000C0A000)) 
    \deth[9]_i_2 
       (.I0(\q0_reg[10]_0 [4]),
        .I1(\q0_reg[10]_0 [8]),
        .I2(\deth_reg[8] [1]),
        .I3(\deth_reg[8] [3]),
        .I4(\deth_reg[8] [2]),
        .I5(\q0_reg[10]_0 [6]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hA00CA00CCFFAC00A)) 
    \detl[3]_i_2 
       (.I0(\q0_reg[10]_0 [6]),
        .I1(ilb_table_q0[0]),
        .I2(\detl_reg[3] [1]),
        .I3(\detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [2]),
        .I5(\detl_reg[3] [3]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hA00CA00CCFFAC00A)) 
    \detl[3]_i_3 
       (.I0(\q0_reg[10]_0 [8]),
        .I1(ilb_table_q0[2]),
        .I2(\detl_reg[3] [1]),
        .I3(\detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [4]),
        .I5(\detl_reg[3] [3]),
        .O(\q0_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FFFF)) 
    \detl[5]_i_2 
       (.I0(\q0_reg[10]_0 [2]),
        .I1(\detl_reg[3] [2]),
        .I2(\q0_reg[10]_0 [6]),
        .I3(\detl_reg[3] [3]),
        .I4(\detl_reg[3] [1]),
        .I5(\q0_reg[10]_1 ),
        .O(\q0_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \detl[8]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\detl_reg[3] [0]),
        .I2(\q0_reg[8]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h00300030BBCC88CC)) 
    \detl[8]_i_2 
       (.I0(\q0_reg[10]_0 [5]),
        .I1(\detl_reg[3] [1]),
        .I2(\q0_reg[10]_0 [3]),
        .I3(\detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [7]),
        .I5(\detl_reg[3] [3]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00300030BB008800)) 
    \detl[9]_i_2 
       (.I0(\q0_reg[10]_0 [6]),
        .I1(\detl_reg[3] [1]),
        .I2(\q0_reg[10]_0 [4]),
        .I3(\detl_reg[3] [2]),
        .I4(\q0_reg[10]_0 [8]),
        .I5(\detl_reg[3] [3]),
        .O(\q0_reg[8]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_10 
       (.I0(\nbh_reg[9]_i_3_0 [2]),
        .O(\nbh[1]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_11 
       (.I0(\nbh_reg[9]_i_3_0 [1]),
        .O(\nbh[1]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_3 
       (.I0(\nbh_reg[9]_i_3_0 [0]),
        .O(\nbh[1]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[1]_i_4 
       (.I0(\nbh_reg[9]_i_3_0 [1]),
        .I1(\nbh_reg[9]_i_3_0 [8]),
        .O(\nbh[1]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[1]_i_5 
       (.I0(\nbh_reg[9]_i_3_0 [0]),
        .I1(\nbh_reg[9]_i_3_0 [7]),
        .O(\nbh[1]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_6 
       (.I0(\nbh_reg[9]_i_3_0 [6]),
        .O(\nbh[1]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_7 
       (.I0(\nbh_reg[9]_i_3_0 [5]),
        .O(\nbh[1]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_8 
       (.I0(\nbh_reg[9]_i_3_0 [4]),
        .O(\nbh[1]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[1]_i_9 
       (.I0(\nbh_reg[9]_i_3_0 [3]),
        .O(\nbh[1]_i_9_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[9]_i_10 
       (.I0(\nbh_reg[9]_i_3_0 [9]),
        .O(\nbh[9]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[9]_i_11 
       (.I0(\nbh_reg[9]_i_3_0 [8]),
        .O(\nbh[9]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_12 
       (.I0(\nbh_reg[9]_i_3_0 [7]),
        .I1(\nbh_reg[9]_i_3_0 [14]),
        .O(\nbh[9]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_13 
       (.I0(\nbh_reg[9]_i_3_0 [6]),
        .I1(\nbh_reg[9]_i_3_0 [13]),
        .O(\nbh[9]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_14 
       (.I0(\nbh_reg[9]_i_3_0 [5]),
        .I1(\nbh_reg[9]_i_3_0 [12]),
        .O(\nbh[9]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_15 
       (.I0(\nbh_reg[9]_i_3_0 [4]),
        .I1(\nbh_reg[9]_i_3_0 [11]),
        .O(\nbh[9]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_16 
       (.I0(\nbh_reg[9]_i_3_0 [3]),
        .I1(\nbh_reg[9]_i_3_0 [10]),
        .O(\nbh[9]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbh[9]_i_17 
       (.I0(\nbh_reg[9]_i_3_0 [2]),
        .I1(\nbh_reg[9]_i_3_0 [9]),
        .O(\nbh[9]_i_17_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[9]_i_4 
       (.I0(sext_ln618_fu_2367_p1[9]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[9]_i_5 
       (.I0(sext_ln618_fu_2367_p1[8]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \nbh[9]_i_8 
       (.I0(sext_ln618_fu_2367_p1[3]),
        .O(S[0]));
  CARRY8 \nbh_reg[1]_i_2 
       (.CI(\nbh[1]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\nbh_reg[1]_i_2_n_40 ,\nbh_reg[1]_i_2_n_41 ,\nbh_reg[1]_i_2_n_42 ,\nbh_reg[1]_i_2_n_43 ,\nbh_reg[1]_i_2_n_44 ,\nbh_reg[1]_i_2_n_45 ,\nbh_reg[1]_i_2_n_46 ,\nbh_reg[1]_i_2_n_47 }),
        .DI({\nbh_reg[9]_i_3_0 [1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln618_fu_2367_p1[1:0],\NLW_nbh_reg[1]_i_2_O_UNCONNECTED [5:0]}),
        .S({\nbh[1]_i_4_n_40 ,\nbh[1]_i_5_n_40 ,\nbh[1]_i_6_n_40 ,\nbh[1]_i_7_n_40 ,\nbh[1]_i_8_n_40 ,\nbh[1]_i_9_n_40 ,\nbh[1]_i_10_n_40 ,\nbh[1]_i_11_n_40 }));
  CARRY8 \nbh_reg[9]_i_3 
       (.CI(\nbh_reg[1]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\nbh_reg[9]_i_3_n_40 ,\nbh_reg[9]_i_3_n_41 ,\nbh_reg[9]_i_3_n_42 ,\nbh_reg[9]_i_3_n_43 ,\nbh_reg[9]_i_3_n_44 ,\nbh_reg[9]_i_3_n_45 ,\nbh_reg[9]_i_3_n_46 ,\nbh_reg[9]_i_3_n_47 }),
        .DI(\nbh_reg[9]_i_3_0 [9:2]),
        .O(sext_ln618_fu_2367_p1[9:2]),
        .S({\nbh[9]_i_10_n_40 ,\nbh[9]_i_11_n_40 ,\nbh[9]_i_12_n_40 ,\nbh[9]_i_13_n_40 ,\nbh[9]_i_14_n_40 ,\nbh[9]_i_15_n_40 ,\nbh[9]_i_16_n_40 ,\nbh[9]_i_17_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_10 
       (.I0(Q[2]),
        .O(\nbl[0]_i_10_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_11 
       (.I0(Q[1]),
        .O(\nbl[0]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_3 
       (.I0(Q[0]),
        .O(\nbl[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbl[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[8]),
        .O(\nbl[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nbl[0]_i_5 
       (.I0(Q[0]),
        .I1(Q[7]),
        .O(\nbl[0]_i_5_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_6 
       (.I0(Q[6]),
        .O(\nbl[0]_i_6_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_7 
       (.I0(Q[5]),
        .O(\nbl[0]_i_7_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_8 
       (.I0(Q[4]),
        .O(\nbl[0]_i_8_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nbl[0]_i_9 
       (.I0(Q[3]),
        .O(\nbl[0]_i_9_n_40 ));
  CARRY8 \nbl_reg[0]_i_2 
       (.CI(\nbl[0]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\nbl_reg[0]_i_2_n_40 ,\nbl_reg[0]_i_2_n_41 ,\nbl_reg[0]_i_2_n_42 ,\nbl_reg[0]_i_2_n_43 ,\nbl_reg[0]_i_2_n_44 ,\nbl_reg[0]_i_2_n_45 ,\nbl_reg[0]_i_2_n_46 ,\nbl_reg[0]_i_2_n_47 }),
        .DI({Q[1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sext_ln512_fu_1516_p1[1:0],\NLW_nbl_reg[0]_i_2_O_UNCONNECTED [5:0]}),
        .S({\nbl[0]_i_4_n_40 ,\nbl[0]_i_5_n_40 ,\nbl[0]_i_6_n_40 ,\nbl[0]_i_7_n_40 ,\nbl[0]_i_8_n_40 ,\nbl[0]_i_9_n_40 ,\nbl[0]_i_10_n_40 ,\nbl[0]_i_11_n_40 }));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [0]),
        .Q(ilb_table_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [10]),
        .Q(\q0_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [1]),
        .Q(\q0_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [2]),
        .Q(ilb_table_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [3]),
        .Q(\q0_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [4]),
        .Q(\q0_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [5]),
        .Q(\q0_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [6]),
        .Q(\q0_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [7]),
        .Q(\q0_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [8]),
        .Q(\q0_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_3 [9]),
        .Q(\q0_reg[10]_0 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_13 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [14]),
        .O(\trunc_ln15_reg_2828[3]_i_13_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_14 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [13]),
        .O(\trunc_ln15_reg_2828[3]_i_14_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_15 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [12]),
        .O(\trunc_ln15_reg_2828[3]_i_15_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_16 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [11]),
        .O(\trunc_ln15_reg_2828[3]_i_16_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_17 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [10]),
        .O(\trunc_ln15_reg_2828[3]_i_17_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_18 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [9]),
        .O(\trunc_ln15_reg_2828[3]_i_18_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_19 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [8]),
        .O(\trunc_ln15_reg_2828[3]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_20 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [7]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [14]),
        .O(\trunc_ln15_reg_2828[3]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_21 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [6]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [13]),
        .O(\trunc_ln15_reg_2828[3]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_22 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [5]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [12]),
        .O(\trunc_ln15_reg_2828[3]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_23 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [4]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [11]),
        .O(\trunc_ln15_reg_2828[3]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_24 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [3]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [10]),
        .O(\trunc_ln15_reg_2828[3]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_25 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_12_0 [2]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_12_0 [9]),
        .O(\trunc_ln15_reg_2828[3]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln15_reg_2828[3]_i_4 
       (.I0(\dec_nbl_reg[14] [1]),
        .O(\dec_nbl_reg[14] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln15_reg_2828[3]_i_5 
       (.I0(\dec_nbl_reg[14] [3]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_3_n_42 ),
        .O(\dec_nbl_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_6 
       (.I0(\dec_nbl_reg[14] [2]),
        .I1(\dec_nbl_reg[14] [3]),
        .O(\dec_nbl_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln15_reg_2828[3]_i_7 
       (.I0(\dec_nbl_reg[14] [1]),
        .I1(\dec_nbl_reg[14] [2]),
        .O(\dec_nbl_reg[14]_0 [0]));
  CARRY8 \trunc_ln15_reg_2828_reg[3]_i_12 
       (.CI(\dec_nbl_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln15_reg_2828_reg[3]_i_12_n_40 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_41 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_42 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_43 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_44 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_45 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_46 ,\trunc_ln15_reg_2828_reg[3]_i_12_n_47 }),
        .DI(\trunc_ln15_reg_2828_reg[3]_i_12_0 [9:2]),
        .O(sext_ln512_fu_992_p1[9:2]),
        .S({\trunc_ln15_reg_2828[3]_i_18_n_40 ,\trunc_ln15_reg_2828[3]_i_19_n_40 ,\trunc_ln15_reg_2828[3]_i_20_n_40 ,\trunc_ln15_reg_2828[3]_i_21_n_40 ,\trunc_ln15_reg_2828[3]_i_22_n_40 ,\trunc_ln15_reg_2828[3]_i_23_n_40 ,\trunc_ln15_reg_2828[3]_i_24_n_40 ,\trunc_ln15_reg_2828[3]_i_25_n_40 }));
  CARRY8 \trunc_ln15_reg_2828_reg[3]_i_3 
       (.CI(\trunc_ln15_reg_2828_reg[3]_i_12_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED [7:6],\trunc_ln15_reg_2828_reg[3]_i_3_n_42 ,\NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED [4],\trunc_ln15_reg_2828_reg[3]_i_3_n_44 ,\trunc_ln15_reg_2828_reg[3]_i_3_n_45 ,\trunc_ln15_reg_2828_reg[3]_i_3_n_46 ,\trunc_ln15_reg_2828_reg[3]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,\trunc_ln15_reg_2828_reg[3]_i_12_0 [14:10]}),
        .O({\NLW_trunc_ln15_reg_2828_reg[3]_i_3_O_UNCONNECTED [7:5],\dec_nbl_reg[14] [3:1],sext_ln512_fu_992_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln15_reg_2828[3]_i_13_n_40 ,\trunc_ln15_reg_2828[3]_i_14_n_40 ,\trunc_ln15_reg_2828[3]_i_15_n_40 ,\trunc_ln15_reg_2828[3]_i_16_n_40 ,\trunc_ln15_reg_2828[3]_i_17_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_11 
       (.I0(\nbh_reg[9]_i_3_0 [14]),
        .O(\trunc_ln522_1_reg_3355[3]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_12 
       (.I0(\nbh_reg[9]_i_3_0 [13]),
        .O(\trunc_ln522_1_reg_3355[3]_i_12_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_13 
       (.I0(\nbh_reg[9]_i_3_0 [12]),
        .O(\trunc_ln522_1_reg_3355[3]_i_13_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_14 
       (.I0(\nbh_reg[9]_i_3_0 [11]),
        .O(\trunc_ln522_1_reg_3355[3]_i_14_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_15 
       (.I0(\nbh_reg[9]_i_3_0 [10]),
        .O(\trunc_ln522_1_reg_3355[3]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_1_reg_3355[3]_i_5 
       (.I0(sext_ln618_fu_2367_p1[14]),
        .I1(\trunc_ln522_1_reg_3355_reg[3]_i_3_n_42 ),
        .O(\nbh_reg[14] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_1_reg_3355[3]_i_6 
       (.I0(sext_ln618_fu_2367_p1[13]),
        .I1(sext_ln618_fu_2367_p1[14]),
        .O(\nbh_reg[14] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_1_reg_3355[3]_i_7 
       (.I0(sext_ln618_fu_2367_p1[12]),
        .I1(sext_ln618_fu_2367_p1[13]),
        .O(\nbh_reg[14] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_1_reg_3355[3]_i_8 
       (.I0(sext_ln618_fu_2367_p1[11]),
        .I1(sext_ln618_fu_2367_p1[12]),
        .O(\nbh_reg[14] [0]));
  CARRY8 \trunc_ln522_1_reg_3355_reg[3]_i_3 
       (.CI(\nbh_reg[9]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED [7:6],\trunc_ln522_1_reg_3355_reg[3]_i_3_n_42 ,\NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED [4],\trunc_ln522_1_reg_3355_reg[3]_i_3_n_44 ,\trunc_ln522_1_reg_3355_reg[3]_i_3_n_45 ,\trunc_ln522_1_reg_3355_reg[3]_i_3_n_46 ,\trunc_ln522_1_reg_3355_reg[3]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,\nbh_reg[9]_i_3_0 [14:10]}),
        .O({\NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_O_UNCONNECTED [7:5],sext_ln618_fu_2367_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln522_1_reg_3355[3]_i_11_n_40 ,\trunc_ln522_1_reg_3355[3]_i_12_n_40 ,\trunc_ln522_1_reg_3355[3]_i_13_n_40 ,\trunc_ln522_1_reg_3355[3]_i_14_n_40 ,\trunc_ln522_1_reg_3355[3]_i_15_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_11 
       (.I0(\dec_nbh_reg[9]_i_3_0 [14]),
        .O(\trunc_ln522_2_reg_2961[3]_i_11_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_12 
       (.I0(\dec_nbh_reg[9]_i_3_0 [13]),
        .O(\trunc_ln522_2_reg_2961[3]_i_12_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_13 
       (.I0(\dec_nbh_reg[9]_i_3_0 [12]),
        .O(\trunc_ln522_2_reg_2961[3]_i_13_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_14 
       (.I0(\dec_nbh_reg[9]_i_3_0 [11]),
        .O(\trunc_ln522_2_reg_2961[3]_i_14_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_15 
       (.I0(\dec_nbh_reg[9]_i_3_0 [10]),
        .O(\trunc_ln522_2_reg_2961[3]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln522_2_reg_2961[3]_i_5 
       (.I0(sext_ln618_fu_1709_p1[14]),
        .I1(\trunc_ln522_2_reg_2961_reg[3]_i_3_n_42 ),
        .O(\dec_nbh_reg[14] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_2_reg_2961[3]_i_6 
       (.I0(sext_ln618_fu_1709_p1[13]),
        .I1(sext_ln618_fu_1709_p1[14]),
        .O(\dec_nbh_reg[14] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_2_reg_2961[3]_i_7 
       (.I0(sext_ln618_fu_1709_p1[12]),
        .I1(sext_ln618_fu_1709_p1[13]),
        .O(\dec_nbh_reg[14] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln522_2_reg_2961[3]_i_8 
       (.I0(sext_ln618_fu_1709_p1[11]),
        .I1(sext_ln618_fu_1709_p1[12]),
        .O(\dec_nbh_reg[14] [0]));
  CARRY8 \trunc_ln522_2_reg_2961_reg[3]_i_3 
       (.CI(\dec_nbh_reg[9]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED [7:6],\trunc_ln522_2_reg_2961_reg[3]_i_3_n_42 ,\NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED [4],\trunc_ln522_2_reg_2961_reg[3]_i_3_n_44 ,\trunc_ln522_2_reg_2961_reg[3]_i_3_n_45 ,\trunc_ln522_2_reg_2961_reg[3]_i_3_n_46 ,\trunc_ln522_2_reg_2961_reg[3]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,\dec_nbh_reg[9]_i_3_0 [14:10]}),
        .O({\NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_O_UNCONNECTED [7:5],sext_ln618_fu_1709_p1[14:10]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln522_2_reg_2961[3]_i_11_n_40 ,\trunc_ln522_2_reg_2961[3]_i_12_n_40 ,\trunc_ln522_2_reg_2961[3]_i_13_n_40 ,\trunc_ln522_2_reg_2961[3]_i_14_n_40 ,\trunc_ln522_2_reg_2961[3]_i_15_n_40 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_13 
       (.I0(Q[14]),
        .O(\trunc_ln_reg_3201[3]_i_13_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_14 
       (.I0(Q[13]),
        .O(\trunc_ln_reg_3201[3]_i_14_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_15 
       (.I0(Q[12]),
        .O(\trunc_ln_reg_3201[3]_i_15_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_16 
       (.I0(Q[11]),
        .O(\trunc_ln_reg_3201[3]_i_16_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_17 
       (.I0(Q[10]),
        .O(\trunc_ln_reg_3201[3]_i_17_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_18 
       (.I0(Q[9]),
        .O(\trunc_ln_reg_3201[3]_i_18_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_19 
       (.I0(Q[8]),
        .O(\trunc_ln_reg_3201[3]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_20 
       (.I0(Q[7]),
        .I1(Q[14]),
        .O(\trunc_ln_reg_3201[3]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_21 
       (.I0(Q[6]),
        .I1(Q[13]),
        .O(\trunc_ln_reg_3201[3]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_22 
       (.I0(Q[5]),
        .I1(Q[12]),
        .O(\trunc_ln_reg_3201[3]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_23 
       (.I0(Q[4]),
        .I1(Q[11]),
        .O(\trunc_ln_reg_3201[3]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_24 
       (.I0(Q[3]),
        .I1(Q[10]),
        .O(\trunc_ln_reg_3201[3]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_25 
       (.I0(Q[2]),
        .I1(Q[9]),
        .O(\trunc_ln_reg_3201[3]_i_25_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_3201[3]_i_4 
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3201[3]_i_5 
       (.I0(DI[3]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_3_n_42 ),
        .O(\nbl_reg[14] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_6 
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(\nbl_reg[14] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_3201[3]_i_7 
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(\nbl_reg[14] [0]));
  CARRY8 \trunc_ln_reg_3201_reg[3]_i_12 
       (.CI(\nbl_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_3201_reg[3]_i_12_n_40 ,\trunc_ln_reg_3201_reg[3]_i_12_n_41 ,\trunc_ln_reg_3201_reg[3]_i_12_n_42 ,\trunc_ln_reg_3201_reg[3]_i_12_n_43 ,\trunc_ln_reg_3201_reg[3]_i_12_n_44 ,\trunc_ln_reg_3201_reg[3]_i_12_n_45 ,\trunc_ln_reg_3201_reg[3]_i_12_n_46 ,\trunc_ln_reg_3201_reg[3]_i_12_n_47 }),
        .DI(Q[9:2]),
        .O(sext_ln512_fu_1516_p1[9:2]),
        .S({\trunc_ln_reg_3201[3]_i_18_n_40 ,\trunc_ln_reg_3201[3]_i_19_n_40 ,\trunc_ln_reg_3201[3]_i_20_n_40 ,\trunc_ln_reg_3201[3]_i_21_n_40 ,\trunc_ln_reg_3201[3]_i_22_n_40 ,\trunc_ln_reg_3201[3]_i_23_n_40 ,\trunc_ln_reg_3201[3]_i_24_n_40 ,\trunc_ln_reg_3201[3]_i_25_n_40 }));
  CARRY8 \trunc_ln_reg_3201_reg[3]_i_3 
       (.CI(\trunc_ln_reg_3201_reg[3]_i_12_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED [7:6],\trunc_ln_reg_3201_reg[3]_i_3_n_42 ,\NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED [4],\trunc_ln_reg_3201_reg[3]_i_3_n_44 ,\trunc_ln_reg_3201_reg[3]_i_3_n_45 ,\trunc_ln_reg_3201_reg[3]_i_3_n_46 ,\trunc_ln_reg_3201_reg[3]_i_3_n_47 }),
        .DI({1'b0,1'b0,1'b0,Q[14:10]}),
        .O({\NLW_trunc_ln_reg_3201_reg[3]_i_3_O_UNCONNECTED [7:5],DI[3:1],sext_ln512_fu_1516_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\trunc_ln_reg_3201[3]_i_13_n_40 ,\trunc_ln_reg_3201[3]_i_14_n_40 ,\trunc_ln_reg_3201[3]_i_15_n_40 ,\trunc_ln_reg_3201[3]_i_16_n_40 ,\trunc_ln_reg_3201[3]_i_17_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_14s_28_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1
   (\ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[30]_2 ,
    Q,
    ap_clk,
    D,
    DSP_ALU_INST,
    ram_reg_0_7_30_30_i_2__0);
  output [1:0]\ap_CS_fsm_reg[30] ;
  output [5:0]\ap_CS_fsm_reg[30]_0 ;
  output [7:0]\ap_CS_fsm_reg[30]_1 ;
  output [7:0]\ap_CS_fsm_reg[30]_2 ;
  input [2:0]Q;
  input ap_clk;
  input [13:0]D;
  input [13:0]DSP_ALU_INST;
  input [23:0]ram_reg_0_7_30_30_i_2__0;

  wire [13:0]D;
  wire [13:0]DSP_ALU_INST;
  wire [2:0]Q;
  wire [1:0]\ap_CS_fsm_reg[30] ;
  wire [5:0]\ap_CS_fsm_reg[30]_0 ;
  wire [7:0]\ap_CS_fsm_reg[30]_1 ;
  wire [7:0]\ap_CS_fsm_reg[30]_2 ;
  wire ap_clk;
  wire [23:0]ram_reg_0_7_30_30_i_2__0;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_10__0
       (.I0(ram_reg_0_7_30_30_i_2__0[7]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_11__0
       (.I0(ram_reg_0_7_30_30_i_2__0[6]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_4__0
       (.I0(ram_reg_0_7_30_30_i_2__0[13]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_5__0
       (.I0(ram_reg_0_7_30_30_i_2__0[12]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_6__0
       (.I0(ram_reg_0_7_30_30_i_2__0[11]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_7__0
       (.I0(ram_reg_0_7_30_30_i_2__0[10]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_8__0
       (.I0(ram_reg_0_7_30_30_i_2__0[9]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_9__0
       (.I0(ram_reg_0_7_30_30_i_2__0[8]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_1 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_10__0
       (.I0(ram_reg_0_7_30_30_i_2__0[15]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_11__0
       (.I0(ram_reg_0_7_30_30_i_2__0[14]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_4__0
       (.I0(ram_reg_0_7_30_30_i_2__0[21]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_5__0
       (.I0(ram_reg_0_7_30_30_i_2__0[20]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_6__0
       (.I0(ram_reg_0_7_30_30_i_2__0[19]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_7__0
       (.I0(ram_reg_0_7_30_30_i_2__0[18]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_8__0
       (.I0(ram_reg_0_7_30_30_i_2__0[17]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_9__0
       (.I0(ram_reg_0_7_30_30_i_2__0[16]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_2 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_3__0
       (.I0(ram_reg_0_7_30_30_i_2__0[23]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_4__0
       (.I0(ram_reg_0_7_30_30_i_2__0[22]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_4__0
       (.I0(ram_reg_0_7_30_30_i_2__0[5]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_5__0
       (.I0(ram_reg_0_7_30_30_i_2__0[4]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_6__0
       (.I0(ram_reg_0_7_30_30_i_2__0[3]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_7__0
       (.I0(ram_reg_0_7_30_30_i_2__0[2]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_8__0
       (.I0(ram_reg_0_7_30_30_i_2__0[1]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_9__0
       (.I0(ram_reg_0_7_30_30_i_2__0[0]),
        .I1(Q[2]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[30]_0 [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[13],D[13],D[13],D[13],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_14s_28_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8
   (\ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[18]_0 ,
    \ap_CS_fsm_reg[18]_1 ,
    \ap_CS_fsm_reg[18]_2 ,
    Q,
    ap_clk,
    P,
    DSP_ALU_INST,
    ram_reg_0_7_30_30_i_2__2);
  output [1:0]\ap_CS_fsm_reg[18] ;
  output [5:0]\ap_CS_fsm_reg[18]_0 ;
  output [7:0]\ap_CS_fsm_reg[18]_1 ;
  output [7:0]\ap_CS_fsm_reg[18]_2 ;
  input [1:0]Q;
  input ap_clk;
  input [13:0]P;
  input [13:0]DSP_ALU_INST;
  input [23:0]ram_reg_0_7_30_30_i_2__2;

  wire [13:0]DSP_ALU_INST;
  wire [13:0]P;
  wire [1:0]Q;
  wire [1:0]\ap_CS_fsm_reg[18] ;
  wire [5:0]\ap_CS_fsm_reg[18]_0 ;
  wire [7:0]\ap_CS_fsm_reg[18]_1 ;
  wire [7:0]\ap_CS_fsm_reg[18]_2 ;
  wire ap_clk;
  wire [23:0]ram_reg_0_7_30_30_i_2__2;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_10__2
       (.I0(ram_reg_0_7_30_30_i_2__2[7]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_11__2
       (.I0(ram_reg_0_7_30_30_i_2__2[6]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_4__2
       (.I0(ram_reg_0_7_30_30_i_2__2[13]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_5__2
       (.I0(ram_reg_0_7_30_30_i_2__2[12]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_6__2
       (.I0(ram_reg_0_7_30_30_i_2__2[11]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_7__2
       (.I0(ram_reg_0_7_30_30_i_2__2[10]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_8__2
       (.I0(ram_reg_0_7_30_30_i_2__2[9]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_9__2
       (.I0(ram_reg_0_7_30_30_i_2__2[8]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_1 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_10__2
       (.I0(ram_reg_0_7_30_30_i_2__2[15]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_11__2
       (.I0(ram_reg_0_7_30_30_i_2__2[14]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_4__2
       (.I0(ram_reg_0_7_30_30_i_2__2[21]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_5__2
       (.I0(ram_reg_0_7_30_30_i_2__2[20]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_6__2
       (.I0(ram_reg_0_7_30_30_i_2__2[19]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_7__2
       (.I0(ram_reg_0_7_30_30_i_2__2[18]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_8__2
       (.I0(ram_reg_0_7_30_30_i_2__2[17]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_9__2
       (.I0(ram_reg_0_7_30_30_i_2__2[16]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_2 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_3__2
       (.I0(ram_reg_0_7_30_30_i_2__2[23]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_4__2
       (.I0(ram_reg_0_7_30_30_i_2__2[22]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_4__2
       (.I0(ram_reg_0_7_30_30_i_2__2[5]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_5__2
       (.I0(ram_reg_0_7_30_30_i_2__2[4]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_6__2
       (.I0(ram_reg_0_7_30_30_i_2__2[3]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_7__2
       (.I0(ram_reg_0_7_30_30_i_2__2[2]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_8__2
       (.I0(ram_reg_0_7_30_30_i_2__2[1]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_9__2
       (.I0(ram_reg_0_7_30_30_i_2__2[0]),
        .I1(Q[1]),
        .I2(tmp_product_n_118),
        .O(\ap_CS_fsm_reg[18]_0 [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({P[13],P[13],P[13],P[13],P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_15ns_29_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1
   (D,
    B,
    DSP_ALU_INST,
    Q);
  output [13:0]D;
  input [2:0]B;
  input [11:0]DSP_ALU_INST;
  input [0:0]Q;

  wire [2:0]B;
  wire [13:0]D;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire tmp_product_i_3__9_n_40;
  wire tmp_product_n_116;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[2],B[2],B[2],B[2],B[2:1],B[1:0],tmp_product_i_3__9_n_40,B,B[1],1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:30],tmp_product_n_116,D,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_3__9
       (.I0(Q),
        .I1(B[0]),
        .O(tmp_product_i_3__9_n_40));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_15ns_29_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9
   (P,
    icmp_ln535_2_fu_1980_p2,
    D,
    B,
    DSP_ALU_INST,
    Q,
    DI,
    S,
    \add_ln367_reg_3004_reg[23] ,
    \add_ln367_reg_3004_reg[31] ,
    DSP_A_B_DATA_INST);
  output [13:0]P;
  output icmp_ln535_2_fu_1980_p2;
  output [31:0]D;
  input [2:0]B;
  input [11:0]DSP_ALU_INST;
  input [29:0]Q;
  input [0:0]DI;
  input [1:0]S;
  input [7:0]\add_ln367_reg_3004_reg[23] ;
  input [7:0]\add_ln367_reg_3004_reg[31] ;
  input [0:0]DSP_A_B_DATA_INST;

  wire [2:0]B;
  wire [31:0]D;
  wire [0:0]DI;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]DSP_A_B_DATA_INST;
  wire [13:0]P;
  wire [29:0]Q;
  wire [1:0]S;
  wire \add_ln367_reg_3004[15]_i_10_n_40 ;
  wire \add_ln367_reg_3004[15]_i_5_n_40 ;
  wire \add_ln367_reg_3004[15]_i_6_n_40 ;
  wire \add_ln367_reg_3004[15]_i_7_n_40 ;
  wire \add_ln367_reg_3004[15]_i_8_n_40 ;
  wire \add_ln367_reg_3004[15]_i_9_n_40 ;
  wire \add_ln367_reg_3004[7]_i_2_n_40 ;
  wire \add_ln367_reg_3004[7]_i_3_n_40 ;
  wire \add_ln367_reg_3004[7]_i_4_n_40 ;
  wire \add_ln367_reg_3004[7]_i_5_n_40 ;
  wire \add_ln367_reg_3004[7]_i_6_n_40 ;
  wire \add_ln367_reg_3004[7]_i_7_n_40 ;
  wire \add_ln367_reg_3004[7]_i_8_n_40 ;
  wire \add_ln367_reg_3004[7]_i_9_n_40 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_40 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_41 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_42 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_43 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_44 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_45 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_46 ;
  wire \add_ln367_reg_3004_reg[15]_i_1_n_47 ;
  wire [7:0]\add_ln367_reg_3004_reg[23] ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_40 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_41 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_42 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_43 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_44 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_45 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_46 ;
  wire \add_ln367_reg_3004_reg[23]_i_1_n_47 ;
  wire [7:0]\add_ln367_reg_3004_reg[31] ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_41 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_42 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_43 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_44 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_45 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_46 ;
  wire \add_ln367_reg_3004_reg[31]_i_1_n_47 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_40 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_41 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_42 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_43 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_44 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_45 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_46 ;
  wire \add_ln367_reg_3004_reg[7]_i_1_n_47 ;
  wire icmp_ln535_2_fu_1980_p2;
  wire \icmp_ln535_2_reg_3011[0]_i_2_n_40 ;
  wire \icmp_ln535_2_reg_3011[0]_i_3_n_40 ;
  wire tmp_product_i_3__10_n_40;
  wire tmp_product_n_116;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire [7:7]\NLW_add_ln367_reg_3004_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_10 
       (.I0(P[8]),
        .I1(Q[8]),
        .O(\add_ln367_reg_3004[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_5 
       (.I0(Q[13]),
        .I1(P[13]),
        .O(\add_ln367_reg_3004[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_6 
       (.I0(P[12]),
        .I1(Q[12]),
        .O(\add_ln367_reg_3004[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_7 
       (.I0(P[11]),
        .I1(Q[11]),
        .O(\add_ln367_reg_3004[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_8 
       (.I0(P[10]),
        .I1(Q[10]),
        .O(\add_ln367_reg_3004[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[15]_i_9 
       (.I0(P[9]),
        .I1(Q[9]),
        .O(\add_ln367_reg_3004[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_2 
       (.I0(P[7]),
        .I1(Q[7]),
        .O(\add_ln367_reg_3004[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_3 
       (.I0(P[6]),
        .I1(Q[6]),
        .O(\add_ln367_reg_3004[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_4 
       (.I0(P[5]),
        .I1(Q[5]),
        .O(\add_ln367_reg_3004[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_5 
       (.I0(P[4]),
        .I1(Q[4]),
        .O(\add_ln367_reg_3004[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_6 
       (.I0(P[3]),
        .I1(Q[3]),
        .O(\add_ln367_reg_3004[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_7 
       (.I0(P[2]),
        .I1(Q[2]),
        .O(\add_ln367_reg_3004[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_8 
       (.I0(P[1]),
        .I1(Q[1]),
        .O(\add_ln367_reg_3004[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln367_reg_3004[7]_i_9 
       (.I0(P[0]),
        .I1(Q[0]),
        .O(\add_ln367_reg_3004[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln367_reg_3004_reg[15]_i_1 
       (.CI(\add_ln367_reg_3004_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln367_reg_3004_reg[15]_i_1_n_40 ,\add_ln367_reg_3004_reg[15]_i_1_n_41 ,\add_ln367_reg_3004_reg[15]_i_1_n_42 ,\add_ln367_reg_3004_reg[15]_i_1_n_43 ,\add_ln367_reg_3004_reg[15]_i_1_n_44 ,\add_ln367_reg_3004_reg[15]_i_1_n_45 ,\add_ln367_reg_3004_reg[15]_i_1_n_46 ,\add_ln367_reg_3004_reg[15]_i_1_n_47 }),
        .DI({Q[14:13],DI,P[12:8]}),
        .O(D[15:8]),
        .S({S,\add_ln367_reg_3004[15]_i_5_n_40 ,\add_ln367_reg_3004[15]_i_6_n_40 ,\add_ln367_reg_3004[15]_i_7_n_40 ,\add_ln367_reg_3004[15]_i_8_n_40 ,\add_ln367_reg_3004[15]_i_9_n_40 ,\add_ln367_reg_3004[15]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln367_reg_3004_reg[23]_i_1 
       (.CI(\add_ln367_reg_3004_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln367_reg_3004_reg[23]_i_1_n_40 ,\add_ln367_reg_3004_reg[23]_i_1_n_41 ,\add_ln367_reg_3004_reg[23]_i_1_n_42 ,\add_ln367_reg_3004_reg[23]_i_1_n_43 ,\add_ln367_reg_3004_reg[23]_i_1_n_44 ,\add_ln367_reg_3004_reg[23]_i_1_n_45 ,\add_ln367_reg_3004_reg[23]_i_1_n_46 ,\add_ln367_reg_3004_reg[23]_i_1_n_47 }),
        .DI(Q[22:15]),
        .O(D[23:16]),
        .S(\add_ln367_reg_3004_reg[23] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln367_reg_3004_reg[31]_i_1 
       (.CI(\add_ln367_reg_3004_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln367_reg_3004_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln367_reg_3004_reg[31]_i_1_n_41 ,\add_ln367_reg_3004_reg[31]_i_1_n_42 ,\add_ln367_reg_3004_reg[31]_i_1_n_43 ,\add_ln367_reg_3004_reg[31]_i_1_n_44 ,\add_ln367_reg_3004_reg[31]_i_1_n_45 ,\add_ln367_reg_3004_reg[31]_i_1_n_46 ,\add_ln367_reg_3004_reg[31]_i_1_n_47 }),
        .DI({1'b0,Q[29:23]}),
        .O(D[31:24]),
        .S(\add_ln367_reg_3004_reg[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln367_reg_3004_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln367_reg_3004_reg[7]_i_1_n_40 ,\add_ln367_reg_3004_reg[7]_i_1_n_41 ,\add_ln367_reg_3004_reg[7]_i_1_n_42 ,\add_ln367_reg_3004_reg[7]_i_1_n_43 ,\add_ln367_reg_3004_reg[7]_i_1_n_44 ,\add_ln367_reg_3004_reg[7]_i_1_n_45 ,\add_ln367_reg_3004_reg[7]_i_1_n_46 ,\add_ln367_reg_3004_reg[7]_i_1_n_47 }),
        .DI(P[7:0]),
        .O(D[7:0]),
        .S({\add_ln367_reg_3004[7]_i_2_n_40 ,\add_ln367_reg_3004[7]_i_3_n_40 ,\add_ln367_reg_3004[7]_i_4_n_40 ,\add_ln367_reg_3004[7]_i_5_n_40 ,\add_ln367_reg_3004[7]_i_6_n_40 ,\add_ln367_reg_3004[7]_i_7_n_40 ,\add_ln367_reg_3004[7]_i_8_n_40 ,\add_ln367_reg_3004[7]_i_9_n_40 }));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln535_2_reg_3011[0]_i_1 
       (.I0(\icmp_ln535_2_reg_3011[0]_i_2_n_40 ),
        .I1(\icmp_ln535_2_reg_3011[0]_i_3_n_40 ),
        .I2(P[8]),
        .I3(P[4]),
        .I4(P[10]),
        .I5(P[2]),
        .O(icmp_ln535_2_fu_1980_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln535_2_reg_3011[0]_i_2 
       (.I0(P[9]),
        .I1(P[11]),
        .I2(P[1]),
        .I3(P[6]),
        .I4(P[13]),
        .I5(P[5]),
        .O(\icmp_ln535_2_reg_3011[0]_i_2_n_40 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln535_2_reg_3011[0]_i_3 
       (.I0(P[3]),
        .I1(P[0]),
        .I2(P[12]),
        .I3(P[7]),
        .O(\icmp_ln535_2_reg_3011[0]_i_3_n_40 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[2],B[2],B[2],B[2],B[2:1],B[1:0],tmp_product_i_3__10_n_40,B,B[1],1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:30],tmp_product_n_116,P,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_3__10
       (.I0(DSP_A_B_DATA_INST),
        .I1(B[0]),
        .O(tmp_product_i_3__10_n_40));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_32s_46_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1
   (out,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    \zl_4_fu_378_reg[45] );
  output [45:0]out;
  input CEA2;
  input ap_clk;
  input [13:0]DSP_ALU_INST;
  input [31:0]DSP_ALU_INST_0;
  input [0:0]Q;
  input [45:0]\zl_4_fu_378_reg[45] ;

  wire CEA2;
  wire [13:0]DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [0:0]Q;
  wire ap_clk;
  wire [45:0]out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \zl_4_fu_378[15]_i_2_n_40 ;
  wire \zl_4_fu_378[15]_i_3_n_40 ;
  wire \zl_4_fu_378[15]_i_4_n_40 ;
  wire \zl_4_fu_378[15]_i_5_n_40 ;
  wire \zl_4_fu_378[15]_i_6_n_40 ;
  wire \zl_4_fu_378[15]_i_7_n_40 ;
  wire \zl_4_fu_378[15]_i_8_n_40 ;
  wire \zl_4_fu_378[15]_i_9_n_40 ;
  wire \zl_4_fu_378[23]_i_2_n_40 ;
  wire \zl_4_fu_378[23]_i_3_n_40 ;
  wire \zl_4_fu_378[23]_i_4_n_40 ;
  wire \zl_4_fu_378[23]_i_5_n_40 ;
  wire \zl_4_fu_378[23]_i_6_n_40 ;
  wire \zl_4_fu_378[23]_i_7_n_40 ;
  wire \zl_4_fu_378[23]_i_8_n_40 ;
  wire \zl_4_fu_378[23]_i_9_n_40 ;
  wire \zl_4_fu_378[31]_i_2_n_40 ;
  wire \zl_4_fu_378[31]_i_3_n_40 ;
  wire \zl_4_fu_378[31]_i_4_n_40 ;
  wire \zl_4_fu_378[31]_i_5_n_40 ;
  wire \zl_4_fu_378[31]_i_6_n_40 ;
  wire \zl_4_fu_378[31]_i_7_n_40 ;
  wire \zl_4_fu_378[31]_i_8_n_40 ;
  wire \zl_4_fu_378[31]_i_9_n_40 ;
  wire \zl_4_fu_378[39]_i_2_n_40 ;
  wire \zl_4_fu_378[39]_i_3_n_40 ;
  wire \zl_4_fu_378[39]_i_4_n_40 ;
  wire \zl_4_fu_378[39]_i_5_n_40 ;
  wire \zl_4_fu_378[39]_i_6_n_40 ;
  wire \zl_4_fu_378[39]_i_7_n_40 ;
  wire \zl_4_fu_378[39]_i_8_n_40 ;
  wire \zl_4_fu_378[39]_i_9_n_40 ;
  wire \zl_4_fu_378[45]_i_2_n_40 ;
  wire \zl_4_fu_378[45]_i_3_n_40 ;
  wire \zl_4_fu_378[45]_i_4_n_40 ;
  wire \zl_4_fu_378[45]_i_5_n_40 ;
  wire \zl_4_fu_378[45]_i_6_n_40 ;
  wire \zl_4_fu_378[45]_i_7_n_40 ;
  wire \zl_4_fu_378[7]_i_2_n_40 ;
  wire \zl_4_fu_378[7]_i_3_n_40 ;
  wire \zl_4_fu_378[7]_i_4_n_40 ;
  wire \zl_4_fu_378[7]_i_5_n_40 ;
  wire \zl_4_fu_378[7]_i_6_n_40 ;
  wire \zl_4_fu_378[7]_i_7_n_40 ;
  wire \zl_4_fu_378[7]_i_8_n_40 ;
  wire \zl_4_fu_378[7]_i_9_n_40 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_40 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_41 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_42 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[15]_i_1_n_47 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_40 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_41 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_42 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[23]_i_1_n_47 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_40 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_41 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_42 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[31]_i_1_n_47 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_40 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_41 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_42 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[39]_i_1_n_47 ;
  wire [45:0]\zl_4_fu_378_reg[45] ;
  wire \zl_4_fu_378_reg[45]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[45]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[45]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[45]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[45]_i_1_n_47 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_40 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_41 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_42 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_43 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_44 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_45 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_46 ;
  wire \zl_4_fu_378_reg[7]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_zl_4_fu_378_reg[45]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_zl_4_fu_378_reg[45]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__1[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [15]),
        .I2(tmp_product__1[15]),
        .O(\zl_4_fu_378[15]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [14]),
        .I2(tmp_product__1[14]),
        .O(\zl_4_fu_378[15]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [13]),
        .I2(tmp_product__1[13]),
        .O(\zl_4_fu_378[15]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [12]),
        .I2(tmp_product__1[12]),
        .O(\zl_4_fu_378[15]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [11]),
        .I2(tmp_product__1[11]),
        .O(\zl_4_fu_378[15]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [10]),
        .I2(tmp_product__1[10]),
        .O(\zl_4_fu_378[15]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_8 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [9]),
        .I2(tmp_product__1[9]),
        .O(\zl_4_fu_378[15]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[15]_i_9 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [8]),
        .I2(tmp_product__1[8]),
        .O(\zl_4_fu_378[15]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [23]),
        .I2(tmp_product__1[23]),
        .O(\zl_4_fu_378[23]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [22]),
        .I2(tmp_product__1[22]),
        .O(\zl_4_fu_378[23]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [21]),
        .I2(tmp_product__1[21]),
        .O(\zl_4_fu_378[23]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [20]),
        .I2(tmp_product__1[20]),
        .O(\zl_4_fu_378[23]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [19]),
        .I2(tmp_product__1[19]),
        .O(\zl_4_fu_378[23]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [18]),
        .I2(tmp_product__1[18]),
        .O(\zl_4_fu_378[23]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_8 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [17]),
        .I2(tmp_product__1[17]),
        .O(\zl_4_fu_378[23]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[23]_i_9 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [16]),
        .I2(tmp_product__1[16]),
        .O(\zl_4_fu_378[23]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [31]),
        .I2(tmp_product__1[31]),
        .O(\zl_4_fu_378[31]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [30]),
        .I2(tmp_product__1[30]),
        .O(\zl_4_fu_378[31]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [29]),
        .I2(tmp_product__1[29]),
        .O(\zl_4_fu_378[31]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [28]),
        .I2(tmp_product__1[28]),
        .O(\zl_4_fu_378[31]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [27]),
        .I2(tmp_product__1[27]),
        .O(\zl_4_fu_378[31]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [26]),
        .I2(tmp_product__1[26]),
        .O(\zl_4_fu_378[31]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_8 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [25]),
        .I2(tmp_product__1[25]),
        .O(\zl_4_fu_378[31]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[31]_i_9 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [24]),
        .I2(tmp_product__1[24]),
        .O(\zl_4_fu_378[31]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [39]),
        .I2(tmp_product__1[39]),
        .O(\zl_4_fu_378[39]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [38]),
        .I2(tmp_product__1[38]),
        .O(\zl_4_fu_378[39]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [37]),
        .I2(tmp_product__1[37]),
        .O(\zl_4_fu_378[39]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [36]),
        .I2(tmp_product__1[36]),
        .O(\zl_4_fu_378[39]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [35]),
        .I2(tmp_product__1[35]),
        .O(\zl_4_fu_378[39]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [34]),
        .I2(tmp_product__1[34]),
        .O(\zl_4_fu_378[39]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_8 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [33]),
        .I2(tmp_product__1[33]),
        .O(\zl_4_fu_378[39]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[39]_i_9 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [32]),
        .I2(tmp_product__1[32]),
        .O(\zl_4_fu_378[39]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [45]),
        .I2(tmp_product__1[45]),
        .O(\zl_4_fu_378[45]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [44]),
        .I2(tmp_product__1[44]),
        .O(\zl_4_fu_378[45]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [43]),
        .I2(tmp_product__1[43]),
        .O(\zl_4_fu_378[45]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [42]),
        .I2(tmp_product__1[42]),
        .O(\zl_4_fu_378[45]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [41]),
        .I2(tmp_product__1[41]),
        .O(\zl_4_fu_378[45]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[45]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [40]),
        .I2(tmp_product__1[40]),
        .O(\zl_4_fu_378[45]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_2 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [7]),
        .I2(tmp_product__1[7]),
        .O(\zl_4_fu_378[7]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_3 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [6]),
        .I2(tmp_product__1[6]),
        .O(\zl_4_fu_378[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_4 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [5]),
        .I2(tmp_product__1[5]),
        .O(\zl_4_fu_378[7]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_5 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [4]),
        .I2(tmp_product__1[4]),
        .O(\zl_4_fu_378[7]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_6 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [3]),
        .I2(tmp_product__1[3]),
        .O(\zl_4_fu_378[7]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_7 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [2]),
        .I2(tmp_product__1[2]),
        .O(\zl_4_fu_378[7]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_8 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [1]),
        .I2(tmp_product__1[1]),
        .O(\zl_4_fu_378[7]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_4_fu_378[7]_i_9 
       (.I0(Q),
        .I1(\zl_4_fu_378_reg[45] [0]),
        .I2(tmp_product__1[0]),
        .O(\zl_4_fu_378[7]_i_9_n_40 ));
  CARRY8 \zl_4_fu_378_reg[15]_i_1 
       (.CI(\zl_4_fu_378_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_4_fu_378_reg[15]_i_1_n_40 ,\zl_4_fu_378_reg[15]_i_1_n_41 ,\zl_4_fu_378_reg[15]_i_1_n_42 ,\zl_4_fu_378_reg[15]_i_1_n_43 ,\zl_4_fu_378_reg[15]_i_1_n_44 ,\zl_4_fu_378_reg[15]_i_1_n_45 ,\zl_4_fu_378_reg[15]_i_1_n_46 ,\zl_4_fu_378_reg[15]_i_1_n_47 }),
        .DI(tmp_product__1[15:8]),
        .O(out[15:8]),
        .S({\zl_4_fu_378[15]_i_2_n_40 ,\zl_4_fu_378[15]_i_3_n_40 ,\zl_4_fu_378[15]_i_4_n_40 ,\zl_4_fu_378[15]_i_5_n_40 ,\zl_4_fu_378[15]_i_6_n_40 ,\zl_4_fu_378[15]_i_7_n_40 ,\zl_4_fu_378[15]_i_8_n_40 ,\zl_4_fu_378[15]_i_9_n_40 }));
  CARRY8 \zl_4_fu_378_reg[23]_i_1 
       (.CI(\zl_4_fu_378_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_4_fu_378_reg[23]_i_1_n_40 ,\zl_4_fu_378_reg[23]_i_1_n_41 ,\zl_4_fu_378_reg[23]_i_1_n_42 ,\zl_4_fu_378_reg[23]_i_1_n_43 ,\zl_4_fu_378_reg[23]_i_1_n_44 ,\zl_4_fu_378_reg[23]_i_1_n_45 ,\zl_4_fu_378_reg[23]_i_1_n_46 ,\zl_4_fu_378_reg[23]_i_1_n_47 }),
        .DI(tmp_product__1[23:16]),
        .O(out[23:16]),
        .S({\zl_4_fu_378[23]_i_2_n_40 ,\zl_4_fu_378[23]_i_3_n_40 ,\zl_4_fu_378[23]_i_4_n_40 ,\zl_4_fu_378[23]_i_5_n_40 ,\zl_4_fu_378[23]_i_6_n_40 ,\zl_4_fu_378[23]_i_7_n_40 ,\zl_4_fu_378[23]_i_8_n_40 ,\zl_4_fu_378[23]_i_9_n_40 }));
  CARRY8 \zl_4_fu_378_reg[31]_i_1 
       (.CI(\zl_4_fu_378_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_4_fu_378_reg[31]_i_1_n_40 ,\zl_4_fu_378_reg[31]_i_1_n_41 ,\zl_4_fu_378_reg[31]_i_1_n_42 ,\zl_4_fu_378_reg[31]_i_1_n_43 ,\zl_4_fu_378_reg[31]_i_1_n_44 ,\zl_4_fu_378_reg[31]_i_1_n_45 ,\zl_4_fu_378_reg[31]_i_1_n_46 ,\zl_4_fu_378_reg[31]_i_1_n_47 }),
        .DI(tmp_product__1[31:24]),
        .O(out[31:24]),
        .S({\zl_4_fu_378[31]_i_2_n_40 ,\zl_4_fu_378[31]_i_3_n_40 ,\zl_4_fu_378[31]_i_4_n_40 ,\zl_4_fu_378[31]_i_5_n_40 ,\zl_4_fu_378[31]_i_6_n_40 ,\zl_4_fu_378[31]_i_7_n_40 ,\zl_4_fu_378[31]_i_8_n_40 ,\zl_4_fu_378[31]_i_9_n_40 }));
  CARRY8 \zl_4_fu_378_reg[39]_i_1 
       (.CI(\zl_4_fu_378_reg[31]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_4_fu_378_reg[39]_i_1_n_40 ,\zl_4_fu_378_reg[39]_i_1_n_41 ,\zl_4_fu_378_reg[39]_i_1_n_42 ,\zl_4_fu_378_reg[39]_i_1_n_43 ,\zl_4_fu_378_reg[39]_i_1_n_44 ,\zl_4_fu_378_reg[39]_i_1_n_45 ,\zl_4_fu_378_reg[39]_i_1_n_46 ,\zl_4_fu_378_reg[39]_i_1_n_47 }),
        .DI(tmp_product__1[39:32]),
        .O(out[39:32]),
        .S({\zl_4_fu_378[39]_i_2_n_40 ,\zl_4_fu_378[39]_i_3_n_40 ,\zl_4_fu_378[39]_i_4_n_40 ,\zl_4_fu_378[39]_i_5_n_40 ,\zl_4_fu_378[39]_i_6_n_40 ,\zl_4_fu_378[39]_i_7_n_40 ,\zl_4_fu_378[39]_i_8_n_40 ,\zl_4_fu_378[39]_i_9_n_40 }));
  CARRY8 \zl_4_fu_378_reg[45]_i_1 
       (.CI(\zl_4_fu_378_reg[39]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zl_4_fu_378_reg[45]_i_1_CO_UNCONNECTED [7:5],\zl_4_fu_378_reg[45]_i_1_n_43 ,\zl_4_fu_378_reg[45]_i_1_n_44 ,\zl_4_fu_378_reg[45]_i_1_n_45 ,\zl_4_fu_378_reg[45]_i_1_n_46 ,\zl_4_fu_378_reg[45]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,tmp_product__1[44:40]}),
        .O({\NLW_zl_4_fu_378_reg[45]_i_1_O_UNCONNECTED [7:6],out[45:40]}),
        .S({1'b0,1'b0,\zl_4_fu_378[45]_i_2_n_40 ,\zl_4_fu_378[45]_i_3_n_40 ,\zl_4_fu_378[45]_i_4_n_40 ,\zl_4_fu_378[45]_i_5_n_40 ,\zl_4_fu_378[45]_i_6_n_40 ,\zl_4_fu_378[45]_i_7_n_40 }));
  CARRY8 \zl_4_fu_378_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zl_4_fu_378_reg[7]_i_1_n_40 ,\zl_4_fu_378_reg[7]_i_1_n_41 ,\zl_4_fu_378_reg[7]_i_1_n_42 ,\zl_4_fu_378_reg[7]_i_1_n_43 ,\zl_4_fu_378_reg[7]_i_1_n_44 ,\zl_4_fu_378_reg[7]_i_1_n_45 ,\zl_4_fu_378_reg[7]_i_1_n_46 ,\zl_4_fu_378_reg[7]_i_1_n_47 }),
        .DI(tmp_product__1[7:0]),
        .O(out[7:0]),
        .S({\zl_4_fu_378[7]_i_2_n_40 ,\zl_4_fu_378[7]_i_3_n_40 ,\zl_4_fu_378[7]_i_4_n_40 ,\zl_4_fu_378[7]_i_5_n_40 ,\zl_4_fu_378[7]_i_6_n_40 ,\zl_4_fu_378[7]_i_7_n_40 ,\zl_4_fu_378[7]_i_8_n_40 ,\zl_4_fu_378[7]_i_9_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_14s_32s_46_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10
   (D,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    \zl_9_fu_318_reg[45] );
  output [45:0]D;
  input CEA2;
  input ap_clk;
  input [13:0]DSP_ALU_INST;
  input [31:0]DSP_ALU_INST_0;
  input [0:0]Q;
  input [45:0]\zl_9_fu_318_reg[45] ;

  wire CEA2;
  wire [45:0]D;
  wire [13:0]DSP_ALU_INST;
  wire [31:0]DSP_ALU_INST_0;
  wire [0:0]Q;
  wire ap_clk;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \zl_9_fu_318[15]_i_2_n_40 ;
  wire \zl_9_fu_318[15]_i_3_n_40 ;
  wire \zl_9_fu_318[15]_i_4_n_40 ;
  wire \zl_9_fu_318[15]_i_5_n_40 ;
  wire \zl_9_fu_318[15]_i_6_n_40 ;
  wire \zl_9_fu_318[15]_i_7_n_40 ;
  wire \zl_9_fu_318[15]_i_8_n_40 ;
  wire \zl_9_fu_318[15]_i_9_n_40 ;
  wire \zl_9_fu_318[23]_i_2_n_40 ;
  wire \zl_9_fu_318[23]_i_3_n_40 ;
  wire \zl_9_fu_318[23]_i_4_n_40 ;
  wire \zl_9_fu_318[23]_i_5_n_40 ;
  wire \zl_9_fu_318[23]_i_6_n_40 ;
  wire \zl_9_fu_318[23]_i_7_n_40 ;
  wire \zl_9_fu_318[23]_i_8_n_40 ;
  wire \zl_9_fu_318[23]_i_9_n_40 ;
  wire \zl_9_fu_318[31]_i_2_n_40 ;
  wire \zl_9_fu_318[31]_i_3_n_40 ;
  wire \zl_9_fu_318[31]_i_4_n_40 ;
  wire \zl_9_fu_318[31]_i_5_n_40 ;
  wire \zl_9_fu_318[31]_i_6_n_40 ;
  wire \zl_9_fu_318[31]_i_7_n_40 ;
  wire \zl_9_fu_318[31]_i_8_n_40 ;
  wire \zl_9_fu_318[31]_i_9_n_40 ;
  wire \zl_9_fu_318[39]_i_2_n_40 ;
  wire \zl_9_fu_318[39]_i_3_n_40 ;
  wire \zl_9_fu_318[39]_i_4_n_40 ;
  wire \zl_9_fu_318[39]_i_5_n_40 ;
  wire \zl_9_fu_318[39]_i_6_n_40 ;
  wire \zl_9_fu_318[39]_i_7_n_40 ;
  wire \zl_9_fu_318[39]_i_8_n_40 ;
  wire \zl_9_fu_318[39]_i_9_n_40 ;
  wire \zl_9_fu_318[45]_i_2_n_40 ;
  wire \zl_9_fu_318[45]_i_3_n_40 ;
  wire \zl_9_fu_318[45]_i_4_n_40 ;
  wire \zl_9_fu_318[45]_i_5_n_40 ;
  wire \zl_9_fu_318[45]_i_6_n_40 ;
  wire \zl_9_fu_318[45]_i_7_n_40 ;
  wire \zl_9_fu_318[7]_i_2_n_40 ;
  wire \zl_9_fu_318[7]_i_3_n_40 ;
  wire \zl_9_fu_318[7]_i_4_n_40 ;
  wire \zl_9_fu_318[7]_i_5_n_40 ;
  wire \zl_9_fu_318[7]_i_6_n_40 ;
  wire \zl_9_fu_318[7]_i_7_n_40 ;
  wire \zl_9_fu_318[7]_i_8_n_40 ;
  wire \zl_9_fu_318[7]_i_9_n_40 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_40 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_41 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_42 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[15]_i_1_n_47 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_40 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_41 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_42 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[23]_i_1_n_47 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_40 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_41 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_42 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[31]_i_1_n_47 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_40 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_41 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_42 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[39]_i_1_n_47 ;
  wire [45:0]\zl_9_fu_318_reg[45] ;
  wire \zl_9_fu_318_reg[45]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[45]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[45]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[45]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[45]_i_1_n_47 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_40 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_41 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_42 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_43 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_44 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_45 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_46 ;
  wire \zl_9_fu_318_reg[7]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_zl_9_fu_318_reg[45]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_zl_9_fu_318_reg[45]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31],DSP_ALU_INST_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST[13],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__1[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [15]),
        .I2(tmp_product__1[15]),
        .O(\zl_9_fu_318[15]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [14]),
        .I2(tmp_product__1[14]),
        .O(\zl_9_fu_318[15]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [13]),
        .I2(tmp_product__1[13]),
        .O(\zl_9_fu_318[15]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [12]),
        .I2(tmp_product__1[12]),
        .O(\zl_9_fu_318[15]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [11]),
        .I2(tmp_product__1[11]),
        .O(\zl_9_fu_318[15]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [10]),
        .I2(tmp_product__1[10]),
        .O(\zl_9_fu_318[15]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_8 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [9]),
        .I2(tmp_product__1[9]),
        .O(\zl_9_fu_318[15]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[15]_i_9 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [8]),
        .I2(tmp_product__1[8]),
        .O(\zl_9_fu_318[15]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [23]),
        .I2(tmp_product__1[23]),
        .O(\zl_9_fu_318[23]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [22]),
        .I2(tmp_product__1[22]),
        .O(\zl_9_fu_318[23]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [21]),
        .I2(tmp_product__1[21]),
        .O(\zl_9_fu_318[23]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [20]),
        .I2(tmp_product__1[20]),
        .O(\zl_9_fu_318[23]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [19]),
        .I2(tmp_product__1[19]),
        .O(\zl_9_fu_318[23]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [18]),
        .I2(tmp_product__1[18]),
        .O(\zl_9_fu_318[23]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_8 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [17]),
        .I2(tmp_product__1[17]),
        .O(\zl_9_fu_318[23]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[23]_i_9 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [16]),
        .I2(tmp_product__1[16]),
        .O(\zl_9_fu_318[23]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [31]),
        .I2(tmp_product__1[31]),
        .O(\zl_9_fu_318[31]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [30]),
        .I2(tmp_product__1[30]),
        .O(\zl_9_fu_318[31]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [29]),
        .I2(tmp_product__1[29]),
        .O(\zl_9_fu_318[31]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [28]),
        .I2(tmp_product__1[28]),
        .O(\zl_9_fu_318[31]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [27]),
        .I2(tmp_product__1[27]),
        .O(\zl_9_fu_318[31]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [26]),
        .I2(tmp_product__1[26]),
        .O(\zl_9_fu_318[31]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_8 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [25]),
        .I2(tmp_product__1[25]),
        .O(\zl_9_fu_318[31]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[31]_i_9 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [24]),
        .I2(tmp_product__1[24]),
        .O(\zl_9_fu_318[31]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [39]),
        .I2(tmp_product__1[39]),
        .O(\zl_9_fu_318[39]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [38]),
        .I2(tmp_product__1[38]),
        .O(\zl_9_fu_318[39]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [37]),
        .I2(tmp_product__1[37]),
        .O(\zl_9_fu_318[39]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [36]),
        .I2(tmp_product__1[36]),
        .O(\zl_9_fu_318[39]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [35]),
        .I2(tmp_product__1[35]),
        .O(\zl_9_fu_318[39]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [34]),
        .I2(tmp_product__1[34]),
        .O(\zl_9_fu_318[39]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_8 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [33]),
        .I2(tmp_product__1[33]),
        .O(\zl_9_fu_318[39]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[39]_i_9 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [32]),
        .I2(tmp_product__1[32]),
        .O(\zl_9_fu_318[39]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [45]),
        .I2(tmp_product__1[45]),
        .O(\zl_9_fu_318[45]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [44]),
        .I2(tmp_product__1[44]),
        .O(\zl_9_fu_318[45]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [43]),
        .I2(tmp_product__1[43]),
        .O(\zl_9_fu_318[45]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [42]),
        .I2(tmp_product__1[42]),
        .O(\zl_9_fu_318[45]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [41]),
        .I2(tmp_product__1[41]),
        .O(\zl_9_fu_318[45]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[45]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [40]),
        .I2(tmp_product__1[40]),
        .O(\zl_9_fu_318[45]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_2 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [7]),
        .I2(tmp_product__1[7]),
        .O(\zl_9_fu_318[7]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_3 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [6]),
        .I2(tmp_product__1[6]),
        .O(\zl_9_fu_318[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_4 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [5]),
        .I2(tmp_product__1[5]),
        .O(\zl_9_fu_318[7]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_5 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [4]),
        .I2(tmp_product__1[4]),
        .O(\zl_9_fu_318[7]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_6 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [3]),
        .I2(tmp_product__1[3]),
        .O(\zl_9_fu_318[7]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_7 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [2]),
        .I2(tmp_product__1[2]),
        .O(\zl_9_fu_318[7]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_8 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [1]),
        .I2(tmp_product__1[1]),
        .O(\zl_9_fu_318[7]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_9_fu_318[7]_i_9 
       (.I0(Q),
        .I1(\zl_9_fu_318_reg[45] [0]),
        .I2(tmp_product__1[0]),
        .O(\zl_9_fu_318[7]_i_9_n_40 ));
  CARRY8 \zl_9_fu_318_reg[15]_i_1 
       (.CI(\zl_9_fu_318_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_9_fu_318_reg[15]_i_1_n_40 ,\zl_9_fu_318_reg[15]_i_1_n_41 ,\zl_9_fu_318_reg[15]_i_1_n_42 ,\zl_9_fu_318_reg[15]_i_1_n_43 ,\zl_9_fu_318_reg[15]_i_1_n_44 ,\zl_9_fu_318_reg[15]_i_1_n_45 ,\zl_9_fu_318_reg[15]_i_1_n_46 ,\zl_9_fu_318_reg[15]_i_1_n_47 }),
        .DI(tmp_product__1[15:8]),
        .O(D[15:8]),
        .S({\zl_9_fu_318[15]_i_2_n_40 ,\zl_9_fu_318[15]_i_3_n_40 ,\zl_9_fu_318[15]_i_4_n_40 ,\zl_9_fu_318[15]_i_5_n_40 ,\zl_9_fu_318[15]_i_6_n_40 ,\zl_9_fu_318[15]_i_7_n_40 ,\zl_9_fu_318[15]_i_8_n_40 ,\zl_9_fu_318[15]_i_9_n_40 }));
  CARRY8 \zl_9_fu_318_reg[23]_i_1 
       (.CI(\zl_9_fu_318_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_9_fu_318_reg[23]_i_1_n_40 ,\zl_9_fu_318_reg[23]_i_1_n_41 ,\zl_9_fu_318_reg[23]_i_1_n_42 ,\zl_9_fu_318_reg[23]_i_1_n_43 ,\zl_9_fu_318_reg[23]_i_1_n_44 ,\zl_9_fu_318_reg[23]_i_1_n_45 ,\zl_9_fu_318_reg[23]_i_1_n_46 ,\zl_9_fu_318_reg[23]_i_1_n_47 }),
        .DI(tmp_product__1[23:16]),
        .O(D[23:16]),
        .S({\zl_9_fu_318[23]_i_2_n_40 ,\zl_9_fu_318[23]_i_3_n_40 ,\zl_9_fu_318[23]_i_4_n_40 ,\zl_9_fu_318[23]_i_5_n_40 ,\zl_9_fu_318[23]_i_6_n_40 ,\zl_9_fu_318[23]_i_7_n_40 ,\zl_9_fu_318[23]_i_8_n_40 ,\zl_9_fu_318[23]_i_9_n_40 }));
  CARRY8 \zl_9_fu_318_reg[31]_i_1 
       (.CI(\zl_9_fu_318_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_9_fu_318_reg[31]_i_1_n_40 ,\zl_9_fu_318_reg[31]_i_1_n_41 ,\zl_9_fu_318_reg[31]_i_1_n_42 ,\zl_9_fu_318_reg[31]_i_1_n_43 ,\zl_9_fu_318_reg[31]_i_1_n_44 ,\zl_9_fu_318_reg[31]_i_1_n_45 ,\zl_9_fu_318_reg[31]_i_1_n_46 ,\zl_9_fu_318_reg[31]_i_1_n_47 }),
        .DI(tmp_product__1[31:24]),
        .O(D[31:24]),
        .S({\zl_9_fu_318[31]_i_2_n_40 ,\zl_9_fu_318[31]_i_3_n_40 ,\zl_9_fu_318[31]_i_4_n_40 ,\zl_9_fu_318[31]_i_5_n_40 ,\zl_9_fu_318[31]_i_6_n_40 ,\zl_9_fu_318[31]_i_7_n_40 ,\zl_9_fu_318[31]_i_8_n_40 ,\zl_9_fu_318[31]_i_9_n_40 }));
  CARRY8 \zl_9_fu_318_reg[39]_i_1 
       (.CI(\zl_9_fu_318_reg[31]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_9_fu_318_reg[39]_i_1_n_40 ,\zl_9_fu_318_reg[39]_i_1_n_41 ,\zl_9_fu_318_reg[39]_i_1_n_42 ,\zl_9_fu_318_reg[39]_i_1_n_43 ,\zl_9_fu_318_reg[39]_i_1_n_44 ,\zl_9_fu_318_reg[39]_i_1_n_45 ,\zl_9_fu_318_reg[39]_i_1_n_46 ,\zl_9_fu_318_reg[39]_i_1_n_47 }),
        .DI(tmp_product__1[39:32]),
        .O(D[39:32]),
        .S({\zl_9_fu_318[39]_i_2_n_40 ,\zl_9_fu_318[39]_i_3_n_40 ,\zl_9_fu_318[39]_i_4_n_40 ,\zl_9_fu_318[39]_i_5_n_40 ,\zl_9_fu_318[39]_i_6_n_40 ,\zl_9_fu_318[39]_i_7_n_40 ,\zl_9_fu_318[39]_i_8_n_40 ,\zl_9_fu_318[39]_i_9_n_40 }));
  CARRY8 \zl_9_fu_318_reg[45]_i_1 
       (.CI(\zl_9_fu_318_reg[39]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zl_9_fu_318_reg[45]_i_1_CO_UNCONNECTED [7:5],\zl_9_fu_318_reg[45]_i_1_n_43 ,\zl_9_fu_318_reg[45]_i_1_n_44 ,\zl_9_fu_318_reg[45]_i_1_n_45 ,\zl_9_fu_318_reg[45]_i_1_n_46 ,\zl_9_fu_318_reg[45]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,tmp_product__1[44:40]}),
        .O({\NLW_zl_9_fu_318_reg[45]_i_1_O_UNCONNECTED [7:6],D[45:40]}),
        .S({1'b0,1'b0,\zl_9_fu_318[45]_i_2_n_40 ,\zl_9_fu_318[45]_i_3_n_40 ,\zl_9_fu_318[45]_i_4_n_40 ,\zl_9_fu_318[45]_i_5_n_40 ,\zl_9_fu_318[45]_i_6_n_40 ,\zl_9_fu_318[45]_i_7_n_40 }));
  CARRY8 \zl_9_fu_318_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zl_9_fu_318_reg[7]_i_1_n_40 ,\zl_9_fu_318_reg[7]_i_1_n_41 ,\zl_9_fu_318_reg[7]_i_1_n_42 ,\zl_9_fu_318_reg[7]_i_1_n_43 ,\zl_9_fu_318_reg[7]_i_1_n_44 ,\zl_9_fu_318_reg[7]_i_1_n_45 ,\zl_9_fu_318_reg[7]_i_1_n_46 ,\zl_9_fu_318_reg[7]_i_1_n_47 }),
        .DI(tmp_product__1[7:0]),
        .O(D[7:0]),
        .S({\zl_9_fu_318[7]_i_2_n_40 ,\zl_9_fu_318[7]_i_3_n_40 ,\zl_9_fu_318[7]_i_4_n_40 ,\zl_9_fu_318[7]_i_5_n_40 ,\zl_9_fu_318[7]_i_6_n_40 ,\zl_9_fu_318[7]_i_7_n_40 ,\zl_9_fu_318[7]_i_8_n_40 ,\zl_9_fu_318[7]_i_9_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15ns_11ns_25_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1
   (D,
    DSP_ALU_INST,
    m_2_fu_2261_p2,
    sub_ln304_fu_2212_p2,
    m_3_fu_2267_p3,
    DI,
    S,
    \add_ln314_reg_3339_reg[0] ,
    \add_ln314_reg_3339_reg[0]_0 );
  output [0:0]D;
  input [11:0]DSP_ALU_INST;
  input [12:0]m_2_fu_2261_p2;
  input [14:0]sub_ln304_fu_2212_p2;
  input [4:0]m_3_fu_2267_p3;
  input [0:0]DI;
  input [0:0]S;
  input [7:0]\add_ln314_reg_3339_reg[0] ;
  input [7:0]\add_ln314_reg_3339_reg[0]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]S;
  wire \add_ln314_reg_3339[0]_i_21_n_40 ;
  wire \add_ln314_reg_3339[0]_i_22_n_40 ;
  wire \add_ln314_reg_3339[0]_i_23_n_40 ;
  wire \add_ln314_reg_3339[0]_i_24_n_40 ;
  wire \add_ln314_reg_3339[0]_i_25_n_40 ;
  wire \add_ln314_reg_3339[0]_i_26_n_40 ;
  wire \add_ln314_reg_3339[0]_i_27_n_40 ;
  wire \add_ln314_reg_3339[0]_i_29_n_40 ;
  wire \add_ln314_reg_3339[0]_i_30_n_40 ;
  wire \add_ln314_reg_3339[0]_i_31_n_40 ;
  wire \add_ln314_reg_3339[0]_i_32_n_40 ;
  wire \add_ln314_reg_3339[0]_i_33_n_40 ;
  wire \add_ln314_reg_3339[0]_i_34_n_40 ;
  wire \add_ln314_reg_3339[0]_i_35_n_40 ;
  wire \add_ln314_reg_3339[0]_i_45_n_40 ;
  wire \add_ln314_reg_3339[0]_i_46_n_40 ;
  wire \add_ln314_reg_3339[0]_i_47_n_40 ;
  wire \add_ln314_reg_3339[0]_i_48_n_40 ;
  wire \add_ln314_reg_3339[0]_i_49_n_40 ;
  wire [7:0]\add_ln314_reg_3339_reg[0] ;
  wire [7:0]\add_ln314_reg_3339_reg[0]_0 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_40 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_41 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_2_n_47 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_40 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_41 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_42 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_43 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_44 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_45 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_46 ;
  wire \add_ln314_reg_3339_reg[0]_i_3_n_47 ;
  wire [12:0]m_2_fu_2261_p2;
  wire [4:0]m_3_fu_2267_p3;
  wire [14:0]sub_ln304_fu_2212_p2;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire [7:0]\NLW_add_ln314_reg_3339_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln314_reg_3339_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln314_reg_3339_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln314_reg_3339_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFF0A0C0CFF0A)) 
    \add_ln314_reg_3339[0]_i_21 
       (.I0(sub_ln304_fu_2212_p2[12]),
        .I1(m_2_fu_2261_p2[11]),
        .I2(tmp_product_n_121),
        .I3(sub_ln304_fu_2212_p2[13]),
        .I4(sub_ln304_fu_2212_p2[14]),
        .I5(m_2_fu_2261_p2[12]),
        .O(\add_ln314_reg_3339[0]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \add_ln314_reg_3339[0]_i_22 
       (.I0(sub_ln304_fu_2212_p2[10]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(m_2_fu_2261_p2[9]),
        .I3(tmp_product_n_123),
        .I4(tmp_product_n_122),
        .I5(m_3_fu_2267_p3[4]),
        .O(\add_ln314_reg_3339[0]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \add_ln314_reg_3339[0]_i_23 
       (.I0(sub_ln304_fu_2212_p2[8]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(m_2_fu_2261_p2[7]),
        .I3(tmp_product_n_125),
        .I4(tmp_product_n_124),
        .I5(m_3_fu_2267_p3[3]),
        .O(\add_ln314_reg_3339[0]_i_23_n_40 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \add_ln314_reg_3339[0]_i_24 
       (.I0(sub_ln304_fu_2212_p2[6]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(m_2_fu_2261_p2[5]),
        .I3(tmp_product_n_127),
        .I4(tmp_product_n_126),
        .I5(m_3_fu_2267_p3[2]),
        .O(\add_ln314_reg_3339[0]_i_24_n_40 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \add_ln314_reg_3339[0]_i_25 
       (.I0(sub_ln304_fu_2212_p2[4]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(m_2_fu_2261_p2[3]),
        .I3(tmp_product_n_129),
        .I4(tmp_product_n_128),
        .I5(m_3_fu_2267_p3[1]),
        .O(\add_ln314_reg_3339[0]_i_25_n_40 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \add_ln314_reg_3339[0]_i_26 
       (.I0(sub_ln304_fu_2212_p2[2]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(m_2_fu_2261_p2[1]),
        .I3(tmp_product_n_131),
        .I4(tmp_product_n_130),
        .I5(m_3_fu_2267_p3[0]),
        .O(\add_ln314_reg_3339[0]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h2F022F2F2F020202)) 
    \add_ln314_reg_3339[0]_i_27 
       (.I0(sub_ln304_fu_2212_p2[0]),
        .I1(tmp_product_n_133),
        .I2(tmp_product_n_132),
        .I3(m_2_fu_2261_p2[0]),
        .I4(sub_ln304_fu_2212_p2[14]),
        .I5(sub_ln304_fu_2212_p2[1]),
        .O(\add_ln314_reg_3339[0]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h000000C3A5A500C3)) 
    \add_ln314_reg_3339[0]_i_29 
       (.I0(m_2_fu_2261_p2[11]),
        .I1(sub_ln304_fu_2212_p2[12]),
        .I2(tmp_product_n_121),
        .I3(sub_ln304_fu_2212_p2[13]),
        .I4(sub_ln304_fu_2212_p2[14]),
        .I5(m_2_fu_2261_p2[12]),
        .O(\add_ln314_reg_3339[0]_i_29_n_40 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \add_ln314_reg_3339[0]_i_30 
       (.I0(m_2_fu_2261_p2[9]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[10]),
        .I3(tmp_product_n_123),
        .I4(\add_ln314_reg_3339[0]_i_45_n_40 ),
        .O(\add_ln314_reg_3339[0]_i_30_n_40 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \add_ln314_reg_3339[0]_i_31 
       (.I0(m_2_fu_2261_p2[7]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[8]),
        .I3(tmp_product_n_125),
        .I4(\add_ln314_reg_3339[0]_i_46_n_40 ),
        .O(\add_ln314_reg_3339[0]_i_31_n_40 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \add_ln314_reg_3339[0]_i_32 
       (.I0(m_2_fu_2261_p2[5]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[6]),
        .I3(tmp_product_n_127),
        .I4(\add_ln314_reg_3339[0]_i_47_n_40 ),
        .O(\add_ln314_reg_3339[0]_i_32_n_40 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \add_ln314_reg_3339[0]_i_33 
       (.I0(m_2_fu_2261_p2[3]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[4]),
        .I3(tmp_product_n_129),
        .I4(\add_ln314_reg_3339[0]_i_48_n_40 ),
        .O(\add_ln314_reg_3339[0]_i_33_n_40 ));
  LUT5 #(
    .INIT(32'hB8470000)) 
    \add_ln314_reg_3339[0]_i_34 
       (.I0(m_2_fu_2261_p2[1]),
        .I1(sub_ln304_fu_2212_p2[14]),
        .I2(sub_ln304_fu_2212_p2[2]),
        .I3(tmp_product_n_131),
        .I4(\add_ln314_reg_3339[0]_i_49_n_40 ),
        .O(\add_ln314_reg_3339[0]_i_34_n_40 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \add_ln314_reg_3339[0]_i_35 
       (.I0(sub_ln304_fu_2212_p2[0]),
        .I1(tmp_product_n_133),
        .I2(m_2_fu_2261_p2[0]),
        .I3(sub_ln304_fu_2212_p2[14]),
        .I4(sub_ln304_fu_2212_p2[1]),
        .I5(tmp_product_n_132),
        .O(\add_ln314_reg_3339[0]_i_35_n_40 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln314_reg_3339[0]_i_45 
       (.I0(tmp_product_n_122),
        .I1(sub_ln304_fu_2212_p2[11]),
        .I2(sub_ln304_fu_2212_p2[14]),
        .I3(m_2_fu_2261_p2[10]),
        .O(\add_ln314_reg_3339[0]_i_45_n_40 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln314_reg_3339[0]_i_46 
       (.I0(tmp_product_n_124),
        .I1(sub_ln304_fu_2212_p2[9]),
        .I2(sub_ln304_fu_2212_p2[14]),
        .I3(m_2_fu_2261_p2[8]),
        .O(\add_ln314_reg_3339[0]_i_46_n_40 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln314_reg_3339[0]_i_47 
       (.I0(tmp_product_n_126),
        .I1(sub_ln304_fu_2212_p2[7]),
        .I2(sub_ln304_fu_2212_p2[14]),
        .I3(m_2_fu_2261_p2[6]),
        .O(\add_ln314_reg_3339[0]_i_47_n_40 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln314_reg_3339[0]_i_48 
       (.I0(tmp_product_n_128),
        .I1(sub_ln304_fu_2212_p2[5]),
        .I2(sub_ln304_fu_2212_p2[14]),
        .I3(m_2_fu_2261_p2[4]),
        .O(\add_ln314_reg_3339[0]_i_48_n_40 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln314_reg_3339[0]_i_49 
       (.I0(tmp_product_n_130),
        .I1(sub_ln304_fu_2212_p2[3]),
        .I2(sub_ln304_fu_2212_p2[14]),
        .I3(m_2_fu_2261_p2[2]),
        .O(\add_ln314_reg_3339[0]_i_49_n_40 ));
  CARRY8 \add_ln314_reg_3339_reg[0]_i_1 
       (.CI(\add_ln314_reg_3339_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO(\NLW_add_ln314_reg_3339_reg[0]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln314_reg_3339_reg[0]_i_1_O_UNCONNECTED [7:1],D}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \add_ln314_reg_3339_reg[0]_i_2 
       (.CI(\add_ln314_reg_3339_reg[0]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[0]_i_2_n_40 ,\add_ln314_reg_3339_reg[0]_i_2_n_41 ,\add_ln314_reg_3339_reg[0]_i_2_n_42 ,\add_ln314_reg_3339_reg[0]_i_2_n_43 ,\add_ln314_reg_3339_reg[0]_i_2_n_44 ,\add_ln314_reg_3339_reg[0]_i_2_n_45 ,\add_ln314_reg_3339_reg[0]_i_2_n_46 ,\add_ln314_reg_3339_reg[0]_i_2_n_47 }),
        .DI(\add_ln314_reg_3339_reg[0] ),
        .O(\NLW_add_ln314_reg_3339_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S(\add_ln314_reg_3339_reg[0]_0 ));
  CARRY8 \add_ln314_reg_3339_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln314_reg_3339_reg[0]_i_3_n_40 ,\add_ln314_reg_3339_reg[0]_i_3_n_41 ,\add_ln314_reg_3339_reg[0]_i_3_n_42 ,\add_ln314_reg_3339_reg[0]_i_3_n_43 ,\add_ln314_reg_3339_reg[0]_i_3_n_44 ,\add_ln314_reg_3339_reg[0]_i_3_n_45 ,\add_ln314_reg_3339_reg[0]_i_3_n_46 ,\add_ln314_reg_3339_reg[0]_i_3_n_47 }),
        .DI({DI,\add_ln314_reg_3339[0]_i_21_n_40 ,\add_ln314_reg_3339[0]_i_22_n_40 ,\add_ln314_reg_3339[0]_i_23_n_40 ,\add_ln314_reg_3339[0]_i_24_n_40 ,\add_ln314_reg_3339[0]_i_25_n_40 ,\add_ln314_reg_3339[0]_i_26_n_40 ,\add_ln314_reg_3339[0]_i_27_n_40 }),
        .O(\NLW_add_ln314_reg_3339_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({S,\add_ln314_reg_3339[0]_i_29_n_40 ,\add_ln314_reg_3339[0]_i_30_n_40 ,\add_ln314_reg_3339[0]_i_31_n_40 ,\add_ln314_reg_3339[0]_i_32_n_40 ,\add_ln314_reg_3339[0]_i_33_n_40 ,\add_ln314_reg_3339[0]_i_34_n_40 ,\add_ln314_reg_3339[0]_i_35_n_40 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:27],tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15ns_15ns_30_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1
   (\ap_CS_fsm_reg[12] ,
    ap_NS_fsm,
    E,
    \mil_fu_366_reg[0] ,
    D,
    \mil_fu_366_reg[1] ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    \q0_reg[2] ,
    \mil_02_i_reg_691_reg[0] ,
    mil_02_i_reg_691,
    \ap_CS_fsm_reg[13]_i_3_0 ,
    DI,
    S);
  output \ap_CS_fsm_reg[12] ;
  output [1:0]ap_NS_fsm;
  output [0:0]E;
  output \mil_fu_366_reg[0] ;
  output [4:0]D;
  output [4:0]\mil_fu_366_reg[1] ;
  input [2:0]Q;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [4:0]\q0_reg[2] ;
  input \mil_02_i_reg_691_reg[0] ;
  input [4:0]mil_02_i_reg_691;
  input [15:0]\ap_CS_fsm_reg[13]_i_3_0 ;
  input [7:0]DI;
  input [7:0]S;

  wire [4:0]D;
  wire [7:0]DI;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire \ap_CS_fsm[13]_i_20_n_40 ;
  wire \ap_CS_fsm[13]_i_21_n_40 ;
  wire \ap_CS_fsm[13]_i_22_n_40 ;
  wire \ap_CS_fsm[13]_i_23_n_40 ;
  wire \ap_CS_fsm[13]_i_24_n_40 ;
  wire \ap_CS_fsm[13]_i_25_n_40 ;
  wire \ap_CS_fsm[13]_i_26_n_40 ;
  wire \ap_CS_fsm[13]_i_27_n_40 ;
  wire \ap_CS_fsm[13]_i_28_n_40 ;
  wire \ap_CS_fsm[13]_i_29_n_40 ;
  wire \ap_CS_fsm[13]_i_30_n_40 ;
  wire \ap_CS_fsm[13]_i_31_n_40 ;
  wire \ap_CS_fsm[13]_i_32_n_40 ;
  wire \ap_CS_fsm[13]_i_33_n_40 ;
  wire \ap_CS_fsm[13]_i_34_n_40 ;
  wire \ap_CS_fsm[13]_i_35_n_40 ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13]_i_2_n_41 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_42 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_43 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_44 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_45 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_46 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_47 ;
  wire [15:0]\ap_CS_fsm_reg[13]_i_3_0 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_40 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_41 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_42 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_43 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_44 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_45 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_46 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_47 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire g0_b0_n_40;
  wire g0_b10_n_40;
  wire g0_b11_n_40;
  wire g0_b12_n_40;
  wire g0_b1_n_40;
  wire g0_b2_n_40;
  wire g0_b3_n_40;
  wire g0_b4_n_40;
  wire g0_b5__0_i_1_n_40;
  wire g0_b5__0_i_2_n_40;
  wire g0_b5__0_i_3_n_40;
  wire g0_b5__0_i_4_n_40;
  wire g0_b5__0_i_5_n_40;
  wire g0_b5_n_40;
  wire g0_b6_n_40;
  wire g0_b7_n_40;
  wire g0_b8_n_40;
  wire g0_b9_n_40;
  wire icmp_ln496_fu_1418_p2;
  wire [4:0]mil_02_i_reg_691;
  wire \mil_02_i_reg_691_reg[0] ;
  wire \mil_fu_366_reg[0] ;
  wire [4:0]\mil_fu_366_reg[1] ;
  wire [4:0]\q0_reg[2] ;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire [7:0]\NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[0]),
        .I1(\mil_02_i_reg_691_reg[0] ),
        .I2(Q[2]),
        .I3(icmp_ln496_fu_1418_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\mil_02_i_reg_691_reg[0] ),
        .I1(Q[2]),
        .I2(icmp_ln496_fu_1418_p2),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[13]_i_20 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [15]),
        .I1(tmp_product_n_116),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [14]),
        .O(\ap_CS_fsm[13]_i_20_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_21 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [13]),
        .I1(tmp_product_n_117),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [12]),
        .I3(tmp_product_n_118),
        .O(\ap_CS_fsm[13]_i_21_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_22 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [11]),
        .I1(tmp_product_n_119),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [10]),
        .I3(tmp_product_n_120),
        .O(\ap_CS_fsm[13]_i_22_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_23 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [9]),
        .I1(tmp_product_n_121),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [8]),
        .I3(tmp_product_n_122),
        .O(\ap_CS_fsm[13]_i_23_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_24 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [7]),
        .I1(tmp_product_n_123),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [6]),
        .I3(tmp_product_n_124),
        .O(\ap_CS_fsm[13]_i_24_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_25 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [5]),
        .I1(tmp_product_n_125),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [4]),
        .I3(tmp_product_n_126),
        .O(\ap_CS_fsm[13]_i_25_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_26 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [3]),
        .I1(tmp_product_n_127),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [2]),
        .I3(tmp_product_n_128),
        .O(\ap_CS_fsm[13]_i_26_n_40 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[13]_i_27 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [1]),
        .I1(tmp_product_n_129),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [0]),
        .I3(tmp_product_n_130),
        .O(\ap_CS_fsm[13]_i_27_n_40 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[13]_i_28 
       (.I0(\ap_CS_fsm_reg[13]_i_3_0 [15]),
        .I1(tmp_product_n_116),
        .I2(\ap_CS_fsm_reg[13]_i_3_0 [14]),
        .O(\ap_CS_fsm[13]_i_28_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_29 
       (.I0(tmp_product_n_117),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [13]),
        .I2(tmp_product_n_118),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [12]),
        .O(\ap_CS_fsm[13]_i_29_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_30 
       (.I0(tmp_product_n_119),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [11]),
        .I2(tmp_product_n_120),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [10]),
        .O(\ap_CS_fsm[13]_i_30_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_31 
       (.I0(tmp_product_n_121),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [9]),
        .I2(tmp_product_n_122),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [8]),
        .O(\ap_CS_fsm[13]_i_31_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_32 
       (.I0(tmp_product_n_123),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [7]),
        .I2(tmp_product_n_124),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [6]),
        .O(\ap_CS_fsm[13]_i_32_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_33 
       (.I0(tmp_product_n_125),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [5]),
        .I2(tmp_product_n_126),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [4]),
        .O(\ap_CS_fsm[13]_i_33_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_34 
       (.I0(tmp_product_n_127),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [3]),
        .I2(tmp_product_n_128),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [2]),
        .O(\ap_CS_fsm[13]_i_34_n_40 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[13]_i_35 
       (.I0(tmp_product_n_129),
        .I1(\ap_CS_fsm_reg[13]_i_3_0 [1]),
        .I2(tmp_product_n_130),
        .I3(\ap_CS_fsm_reg[13]_i_3_0 [0]),
        .O(\ap_CS_fsm[13]_i_35_n_40 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[13]_i_2 
       (.CI(\ap_CS_fsm_reg[13]_i_3_n_40 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln496_fu_1418_p2,\ap_CS_fsm_reg[13]_i_2_n_41 ,\ap_CS_fsm_reg[13]_i_2_n_42 ,\ap_CS_fsm_reg[13]_i_2_n_43 ,\ap_CS_fsm_reg[13]_i_2_n_44 ,\ap_CS_fsm_reg[13]_i_2_n_45 ,\ap_CS_fsm_reg[13]_i_2_n_46 ,\ap_CS_fsm_reg[13]_i_2_n_47 }),
        .DI(DI),
        .O(\NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED [7:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[13]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[13]_i_3_n_40 ,\ap_CS_fsm_reg[13]_i_3_n_41 ,\ap_CS_fsm_reg[13]_i_3_n_42 ,\ap_CS_fsm_reg[13]_i_3_n_43 ,\ap_CS_fsm_reg[13]_i_3_n_44 ,\ap_CS_fsm_reg[13]_i_3_n_45 ,\ap_CS_fsm_reg[13]_i_3_n_46 ,\ap_CS_fsm_reg[13]_i_3_n_47 }),
        .DI({\ap_CS_fsm[13]_i_20_n_40 ,\ap_CS_fsm[13]_i_21_n_40 ,\ap_CS_fsm[13]_i_22_n_40 ,\ap_CS_fsm[13]_i_23_n_40 ,\ap_CS_fsm[13]_i_24_n_40 ,\ap_CS_fsm[13]_i_25_n_40 ,\ap_CS_fsm[13]_i_26_n_40 ,\ap_CS_fsm[13]_i_27_n_40 }),
        .O(\NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[13]_i_28_n_40 ,\ap_CS_fsm[13]_i_29_n_40 ,\ap_CS_fsm[13]_i_30_n_40 ,\ap_CS_fsm[13]_i_31_n_40 ,\ap_CS_fsm[13]_i_32_n_40 ,\ap_CS_fsm[13]_i_33_n_40 ,\ap_CS_fsm[13]_i_34_n_40 ,\ap_CS_fsm[13]_i_35_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    g0_b0
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    g0_b0__0
       (.I0(g0_b5__0_i_1_n_40),
        .I1(g0_b5__0_i_2_n_40),
        .I2(g0_b5__0_i_3_n_40),
        .I3(g0_b5__0_i_4_n_40),
        .I4(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h3D3C14A1)) 
    g0_b1
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h3387F800)) 
    g0_b10
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b10_n_40));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h23F80000)) 
    g0_b11
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b11_n_40));
  LUT4 #(
    .INIT(16'h6000)) 
    g0_b12
       (.I0(\q0_reg[2] [1]),
        .I1(\q0_reg[2] [2]),
        .I2(\q0_reg[2] [3]),
        .I3(\q0_reg[2] [4]),
        .O(g0_b12_n_40));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    g0_b1__0
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h2AAB)) 
    g0_b1__1
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h3475FB9D)) 
    g0_b2
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h1999)) 
    g0_b2__0
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7C3C3C3F)) 
    g0_b2__1
       (.I0(g0_b5__0_i_1_n_40),
        .I1(g0_b5__0_i_2_n_40),
        .I2(g0_b5__0_i_3_n_40),
        .I3(g0_b5__0_i_4_n_40),
        .I4(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h3B86025C)) 
    g0_b3
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b3_n_40));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0787)) 
    g0_b3__0
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h1E1F)) 
    g0_b3__1
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h2AA77436)) 
    g0_b4
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b4_n_40));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    g0_b4__0
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    g0_b4__1
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h2E658D58)) 
    g0_b5
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b5_n_40));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    g0_b5__0
       (.I0(g0_b5__0_i_1_n_40),
        .I1(g0_b5__0_i_2_n_40),
        .I2(g0_b5__0_i_3_n_40),
        .I3(g0_b5__0_i_4_n_40),
        .I4(g0_b5__0_i_5_n_40),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    g0_b5__0_i_1
       (.I0(\q0_reg[2] [0]),
        .I1(icmp_ln496_fu_1418_p2),
        .I2(Q[2]),
        .I3(\mil_02_i_reg_691_reg[0] ),
        .I4(mil_02_i_reg_691[0]),
        .O(g0_b5__0_i_1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    g0_b5__0_i_2
       (.I0(\q0_reg[2] [1]),
        .I1(icmp_ln496_fu_1418_p2),
        .I2(Q[2]),
        .I3(\mil_02_i_reg_691_reg[0] ),
        .I4(mil_02_i_reg_691[1]),
        .O(g0_b5__0_i_2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    g0_b5__0_i_3
       (.I0(\q0_reg[2] [2]),
        .I1(icmp_ln496_fu_1418_p2),
        .I2(Q[2]),
        .I3(\mil_02_i_reg_691_reg[0] ),
        .I4(mil_02_i_reg_691[2]),
        .O(g0_b5__0_i_3_n_40));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    g0_b5__0_i_4
       (.I0(\q0_reg[2] [3]),
        .I1(icmp_ln496_fu_1418_p2),
        .I2(Q[2]),
        .I3(\mil_02_i_reg_691_reg[0] ),
        .I4(mil_02_i_reg_691[3]),
        .O(g0_b5__0_i_4_n_40));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    g0_b5__0_i_5
       (.I0(\q0_reg[2] [4]),
        .I1(icmp_ln496_fu_1418_p2),
        .I2(Q[2]),
        .I3(\mil_02_i_reg_691_reg[0] ),
        .I4(mil_02_i_reg_691[4]),
        .O(g0_b5__0_i_5_n_40));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b5__1
       (.I0(g0_b5__0_i_2_n_40),
        .I1(g0_b5__0_i_3_n_40),
        .I2(g0_b5__0_i_4_n_40),
        .I3(g0_b5__0_i_5_n_40),
        .O(\mil_fu_366_reg[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h3B6E0335)) 
    g0_b6
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b6_n_40));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h399D55A6)) 
    g0_b7
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b7_n_40));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h2F566638)) 
    g0_b8
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b8_n_40));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h3A6787C0)) 
    g0_b9
       (.I0(\q0_reg[2] [0]),
        .I1(\q0_reg[2] [1]),
        .I2(\q0_reg[2] [2]),
        .I3(\q0_reg[2] [3]),
        .I4(\q0_reg[2] [4]),
        .O(g0_b9_n_40));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mil_02_i_reg_691[4]_i_2 
       (.I0(icmp_ln496_fu_1418_p2),
        .I1(Q[2]),
        .I2(\mil_02_i_reg_691_reg[0] ),
        .O(\ap_CS_fsm_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mil_fu_366[4]_i_1 
       (.I0(icmp_ln496_fu_1418_p2),
        .I1(Q[2]),
        .I2(\mil_02_i_reg_691_reg[0] ),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,g0_b12_n_40,g0_b11_n_40,g0_b10_n_40,g0_b9_n_40,g0_b8_n_40,g0_b7_n_40,g0_b6_n_40,g0_b5_n_40,g0_b4_n_40,g0_b3_n_40,g0_b2_n_40,g0_b1_n_40,g0_b0_n_40,g0_b0_n_40,g0_b0_n_40}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1
   (P,
    \reg_824[31]_i_9_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DOUTADOUT,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    D,
    O,
    S,
    tmp_product__1,
    sext_ln244_fu_875_p1);
  output [0:0]P;
  output [31:0]\reg_824[31]_i_9_0 ;
  output [7:0]\ap_CS_fsm_reg[1] ;
  output [7:0]\ap_CS_fsm_reg[1]_0 ;
  output [7:0]\ap_CS_fsm_reg[1]_1 ;
  output [7:0]\ap_CS_fsm_reg[1]_2 ;
  output [7:0]\ap_CS_fsm_reg[1]_3 ;
  output [6:0]\ap_CS_fsm_reg[1]_4 ;
  input [2:0]Q;
  input [14:0]DSP_A_B_DATA_INST;
  input [14:0]DSP_A_B_DATA_INST_0;
  input [31:0]DOUTADOUT;
  input [11:0]DSP_A_B_DATA_INST_1;
  input [30:0]DSP_A_B_DATA_INST_2;
  input [30:0]DSP_A_B_DATA_INST_3;
  input [46:0]D;
  input [3:0]O;
  input [0:0]S;
  input [45:0]tmp_product__1;
  input [30:0]sext_ln244_fu_875_p1;

  wire [46:0]D;
  wire [31:0]DOUTADOUT;
  wire [14:0]DSP_A_B_DATA_INST;
  wire [14:0]DSP_A_B_DATA_INST_0;
  wire [11:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [30:0]DSP_A_B_DATA_INST_3;
  wire [3:0]O;
  wire [0:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [7:0]\ap_CS_fsm_reg[1] ;
  wire [7:0]\ap_CS_fsm_reg[1]_0 ;
  wire [7:0]\ap_CS_fsm_reg[1]_1 ;
  wire [7:0]\ap_CS_fsm_reg[1]_2 ;
  wire [7:0]\ap_CS_fsm_reg[1]_3 ;
  wire [6:0]\ap_CS_fsm_reg[1]_4 ;
  wire [14:0]grp_fu_706_p0;
  wire [31:0]grp_fu_706_p1;
  wire \reg_824[0]_i_10_n_40 ;
  wire \reg_824[0]_i_11_n_40 ;
  wire \reg_824[0]_i_12_n_40 ;
  wire \reg_824[0]_i_13_n_40 ;
  wire \reg_824[0]_i_14_n_40 ;
  wire \reg_824[0]_i_15_n_40 ;
  wire \reg_824[0]_i_16_n_40 ;
  wire \reg_824[0]_i_17_n_40 ;
  wire \reg_824[0]_i_18_n_40 ;
  wire \reg_824[0]_i_3_n_40 ;
  wire \reg_824[0]_i_4_n_40 ;
  wire \reg_824[0]_i_5_n_40 ;
  wire \reg_824[0]_i_6_n_40 ;
  wire \reg_824[0]_i_7_n_40 ;
  wire \reg_824[0]_i_8_n_40 ;
  wire \reg_824[0]_i_9_n_40 ;
  wire \reg_824[16]_i_2_n_40 ;
  wire \reg_824[16]_i_3_n_40 ;
  wire \reg_824[16]_i_4_n_40 ;
  wire \reg_824[16]_i_5_n_40 ;
  wire \reg_824[16]_i_6_n_40 ;
  wire \reg_824[16]_i_7_n_40 ;
  wire \reg_824[16]_i_8_n_40 ;
  wire \reg_824[16]_i_9_n_40 ;
  wire \reg_824[24]_i_2_n_40 ;
  wire \reg_824[24]_i_3_n_40 ;
  wire \reg_824[24]_i_4_n_40 ;
  wire \reg_824[24]_i_5_n_40 ;
  wire \reg_824[24]_i_6_n_40 ;
  wire \reg_824[24]_i_7_n_40 ;
  wire \reg_824[24]_i_8_n_40 ;
  wire \reg_824[24]_i_9_n_40 ;
  wire \reg_824[31]_i_4_n_40 ;
  wire \reg_824[31]_i_5_n_40 ;
  wire \reg_824[31]_i_6_n_40 ;
  wire \reg_824[31]_i_7_n_40 ;
  wire \reg_824[31]_i_8_n_40 ;
  wire [31:0]\reg_824[31]_i_9_0 ;
  wire \reg_824[31]_i_9_n_40 ;
  wire \reg_824[8]_i_2_n_40 ;
  wire \reg_824[8]_i_3_n_40 ;
  wire \reg_824[8]_i_4_n_40 ;
  wire \reg_824[8]_i_5_n_40 ;
  wire \reg_824[8]_i_6_n_40 ;
  wire \reg_824[8]_i_7_n_40 ;
  wire \reg_824[8]_i_8_n_40 ;
  wire \reg_824[8]_i_9_n_40 ;
  wire \reg_824_reg[0]_i_1_n_40 ;
  wire \reg_824_reg[0]_i_1_n_41 ;
  wire \reg_824_reg[0]_i_1_n_42 ;
  wire \reg_824_reg[0]_i_1_n_43 ;
  wire \reg_824_reg[0]_i_1_n_44 ;
  wire \reg_824_reg[0]_i_1_n_45 ;
  wire \reg_824_reg[0]_i_1_n_46 ;
  wire \reg_824_reg[0]_i_1_n_47 ;
  wire \reg_824_reg[0]_i_2_n_40 ;
  wire \reg_824_reg[0]_i_2_n_41 ;
  wire \reg_824_reg[0]_i_2_n_42 ;
  wire \reg_824_reg[0]_i_2_n_43 ;
  wire \reg_824_reg[0]_i_2_n_44 ;
  wire \reg_824_reg[0]_i_2_n_45 ;
  wire \reg_824_reg[0]_i_2_n_46 ;
  wire \reg_824_reg[0]_i_2_n_47 ;
  wire \reg_824_reg[16]_i_1_n_40 ;
  wire \reg_824_reg[16]_i_1_n_41 ;
  wire \reg_824_reg[16]_i_1_n_42 ;
  wire \reg_824_reg[16]_i_1_n_43 ;
  wire \reg_824_reg[16]_i_1_n_44 ;
  wire \reg_824_reg[16]_i_1_n_45 ;
  wire \reg_824_reg[16]_i_1_n_46 ;
  wire \reg_824_reg[16]_i_1_n_47 ;
  wire \reg_824_reg[24]_i_1_n_40 ;
  wire \reg_824_reg[24]_i_1_n_41 ;
  wire \reg_824_reg[24]_i_1_n_42 ;
  wire \reg_824_reg[24]_i_1_n_43 ;
  wire \reg_824_reg[24]_i_1_n_44 ;
  wire \reg_824_reg[24]_i_1_n_45 ;
  wire \reg_824_reg[24]_i_1_n_46 ;
  wire \reg_824_reg[24]_i_1_n_47 ;
  wire \reg_824_reg[31]_i_2_n_42 ;
  wire \reg_824_reg[31]_i_2_n_43 ;
  wire \reg_824_reg[31]_i_2_n_44 ;
  wire \reg_824_reg[31]_i_2_n_45 ;
  wire \reg_824_reg[31]_i_2_n_46 ;
  wire \reg_824_reg[31]_i_2_n_47 ;
  wire \reg_824_reg[8]_i_1_n_40 ;
  wire \reg_824_reg[8]_i_1_n_41 ;
  wire \reg_824_reg[8]_i_1_n_42 ;
  wire \reg_824_reg[8]_i_1_n_43 ;
  wire \reg_824_reg[8]_i_1_n_44 ;
  wire \reg_824_reg[8]_i_1_n_45 ;
  wire \reg_824_reg[8]_i_1_n_46 ;
  wire \reg_824_reg[8]_i_1_n_47 ;
  wire [30:0]sext_ln244_fu_875_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire [45:0]tmp_product__1_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \xa_1_fu_338[0]_i_10_n_40 ;
  wire \xa_1_fu_338[0]_i_11_n_40 ;
  wire \xa_1_fu_338[0]_i_12_n_40 ;
  wire \xa_1_fu_338[0]_i_13_n_40 ;
  wire \xa_1_fu_338[0]_i_14_n_40 ;
  wire \xa_1_fu_338[0]_i_15_n_40 ;
  wire \xa_1_fu_338[0]_i_16_n_40 ;
  wire \xa_1_fu_338[0]_i_17_n_40 ;
  wire \xa_1_fu_338[0]_i_2_n_40 ;
  wire \xa_1_fu_338[0]_i_3_n_40 ;
  wire \xa_1_fu_338[0]_i_4_n_40 ;
  wire \xa_1_fu_338[0]_i_5_n_40 ;
  wire \xa_1_fu_338[0]_i_6_n_40 ;
  wire \xa_1_fu_338[0]_i_7_n_40 ;
  wire \xa_1_fu_338[0]_i_8_n_40 ;
  wire \xa_1_fu_338[0]_i_9_n_40 ;
  wire \xa_1_fu_338[16]_i_10_n_40 ;
  wire \xa_1_fu_338[16]_i_11_n_40 ;
  wire \xa_1_fu_338[16]_i_12_n_40 ;
  wire \xa_1_fu_338[16]_i_13_n_40 ;
  wire \xa_1_fu_338[16]_i_14_n_40 ;
  wire \xa_1_fu_338[16]_i_15_n_40 ;
  wire \xa_1_fu_338[16]_i_16_n_40 ;
  wire \xa_1_fu_338[16]_i_17_n_40 ;
  wire \xa_1_fu_338[16]_i_2_n_40 ;
  wire \xa_1_fu_338[16]_i_3_n_40 ;
  wire \xa_1_fu_338[16]_i_4_n_40 ;
  wire \xa_1_fu_338[16]_i_5_n_40 ;
  wire \xa_1_fu_338[16]_i_6_n_40 ;
  wire \xa_1_fu_338[16]_i_7_n_40 ;
  wire \xa_1_fu_338[16]_i_8_n_40 ;
  wire \xa_1_fu_338[16]_i_9_n_40 ;
  wire \xa_1_fu_338[24]_i_10_n_40 ;
  wire \xa_1_fu_338[24]_i_11_n_40 ;
  wire \xa_1_fu_338[24]_i_12_n_40 ;
  wire \xa_1_fu_338[24]_i_13_n_40 ;
  wire \xa_1_fu_338[24]_i_14_n_40 ;
  wire \xa_1_fu_338[24]_i_15_n_40 ;
  wire \xa_1_fu_338[24]_i_16_n_40 ;
  wire \xa_1_fu_338[24]_i_17_n_40 ;
  wire \xa_1_fu_338[24]_i_2_n_40 ;
  wire \xa_1_fu_338[24]_i_3_n_40 ;
  wire \xa_1_fu_338[24]_i_4_n_40 ;
  wire \xa_1_fu_338[24]_i_5_n_40 ;
  wire \xa_1_fu_338[24]_i_6_n_40 ;
  wire \xa_1_fu_338[24]_i_7_n_40 ;
  wire \xa_1_fu_338[24]_i_8_n_40 ;
  wire \xa_1_fu_338[24]_i_9_n_40 ;
  wire \xa_1_fu_338[32]_i_10_n_40 ;
  wire \xa_1_fu_338[32]_i_11_n_40 ;
  wire \xa_1_fu_338[32]_i_12_n_40 ;
  wire \xa_1_fu_338[32]_i_13_n_40 ;
  wire \xa_1_fu_338[32]_i_14_n_40 ;
  wire \xa_1_fu_338[32]_i_15_n_40 ;
  wire \xa_1_fu_338[32]_i_16_n_40 ;
  wire \xa_1_fu_338[32]_i_17_n_40 ;
  wire \xa_1_fu_338[32]_i_2_n_40 ;
  wire \xa_1_fu_338[32]_i_3_n_40 ;
  wire \xa_1_fu_338[32]_i_4_n_40 ;
  wire \xa_1_fu_338[32]_i_5_n_40 ;
  wire \xa_1_fu_338[32]_i_6_n_40 ;
  wire \xa_1_fu_338[32]_i_7_n_40 ;
  wire \xa_1_fu_338[32]_i_8_n_40 ;
  wire \xa_1_fu_338[32]_i_9_n_40 ;
  wire \xa_1_fu_338[40]_i_10_n_40 ;
  wire \xa_1_fu_338[40]_i_11_n_40 ;
  wire \xa_1_fu_338[40]_i_12_n_40 ;
  wire \xa_1_fu_338[40]_i_13_n_40 ;
  wire \xa_1_fu_338[40]_i_14_n_40 ;
  wire \xa_1_fu_338[40]_i_2_n_40 ;
  wire \xa_1_fu_338[40]_i_3_n_40 ;
  wire \xa_1_fu_338[40]_i_4_n_40 ;
  wire \xa_1_fu_338[40]_i_5_n_40 ;
  wire \xa_1_fu_338[40]_i_6_n_40 ;
  wire \xa_1_fu_338[40]_i_7_n_40 ;
  wire \xa_1_fu_338[40]_i_8_n_40 ;
  wire \xa_1_fu_338[40]_i_9_n_40 ;
  wire \xa_1_fu_338[8]_i_10_n_40 ;
  wire \xa_1_fu_338[8]_i_11_n_40 ;
  wire \xa_1_fu_338[8]_i_12_n_40 ;
  wire \xa_1_fu_338[8]_i_13_n_40 ;
  wire \xa_1_fu_338[8]_i_14_n_40 ;
  wire \xa_1_fu_338[8]_i_15_n_40 ;
  wire \xa_1_fu_338[8]_i_16_n_40 ;
  wire \xa_1_fu_338[8]_i_17_n_40 ;
  wire \xa_1_fu_338[8]_i_2_n_40 ;
  wire \xa_1_fu_338[8]_i_3_n_40 ;
  wire \xa_1_fu_338[8]_i_4_n_40 ;
  wire \xa_1_fu_338[8]_i_5_n_40 ;
  wire \xa_1_fu_338[8]_i_6_n_40 ;
  wire \xa_1_fu_338[8]_i_7_n_40 ;
  wire \xa_1_fu_338[8]_i_8_n_40 ;
  wire \xa_1_fu_338[8]_i_9_n_40 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_40 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_41 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[0]_i_1_n_47 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_40 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_41 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[16]_i_1_n_47 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_40 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_41 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[24]_i_1_n_47 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_40 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_41 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[32]_i_1_n_47 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[40]_i_1_n_47 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_40 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_41 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_42 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_43 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_44 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_45 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_46 ;
  wire \xa_1_fu_338_reg[8]_i_1_n_47 ;
  wire [6:0]\NLW_reg_824_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_reg_824_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_reg_824_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_824_reg[31]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:6]\NLW_xa_1_fu_338_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_xa_1_fu_338_reg[40]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_10 
       (.I0(tmp_product__1_0[8]),
        .I1(tmp_product__1[8]),
        .O(\reg_824[0]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_11 
       (.I0(tmp_product__1_0[7]),
        .I1(tmp_product__1[7]),
        .O(\reg_824[0]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_12 
       (.I0(tmp_product__1_0[6]),
        .I1(tmp_product__1[6]),
        .O(\reg_824[0]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_13 
       (.I0(tmp_product__1_0[5]),
        .I1(tmp_product__1[5]),
        .O(\reg_824[0]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_14 
       (.I0(tmp_product__1_0[4]),
        .I1(tmp_product__1[4]),
        .O(\reg_824[0]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_15 
       (.I0(tmp_product__1_0[3]),
        .I1(tmp_product__1[3]),
        .O(\reg_824[0]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_16 
       (.I0(tmp_product__1_0[2]),
        .I1(tmp_product__1[2]),
        .O(\reg_824[0]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_17 
       (.I0(tmp_product__1_0[1]),
        .I1(tmp_product__1[1]),
        .O(\reg_824[0]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_18 
       (.I0(tmp_product__1_0[0]),
        .I1(tmp_product__1[0]),
        .O(\reg_824[0]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_3 
       (.I0(tmp_product__1_0[15]),
        .I1(tmp_product__1[15]),
        .O(\reg_824[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_4 
       (.I0(tmp_product__1_0[14]),
        .I1(tmp_product__1[14]),
        .O(\reg_824[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_5 
       (.I0(tmp_product__1_0[13]),
        .I1(tmp_product__1[13]),
        .O(\reg_824[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_6 
       (.I0(tmp_product__1_0[12]),
        .I1(tmp_product__1[12]),
        .O(\reg_824[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_7 
       (.I0(tmp_product__1_0[11]),
        .I1(tmp_product__1[11]),
        .O(\reg_824[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_8 
       (.I0(tmp_product__1_0[10]),
        .I1(tmp_product__1[10]),
        .O(\reg_824[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[0]_i_9 
       (.I0(tmp_product__1_0[9]),
        .I1(tmp_product__1[9]),
        .O(\reg_824[0]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_2 
       (.I0(tmp_product__1_0[31]),
        .I1(tmp_product__1[31]),
        .O(\reg_824[16]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_3 
       (.I0(tmp_product__1_0[30]),
        .I1(tmp_product__1[30]),
        .O(\reg_824[16]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_4 
       (.I0(tmp_product__1_0[29]),
        .I1(tmp_product__1[29]),
        .O(\reg_824[16]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_5 
       (.I0(tmp_product__1_0[28]),
        .I1(tmp_product__1[28]),
        .O(\reg_824[16]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_6 
       (.I0(tmp_product__1_0[27]),
        .I1(tmp_product__1[27]),
        .O(\reg_824[16]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_7 
       (.I0(tmp_product__1_0[26]),
        .I1(tmp_product__1[26]),
        .O(\reg_824[16]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_8 
       (.I0(tmp_product__1_0[25]),
        .I1(tmp_product__1[25]),
        .O(\reg_824[16]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[16]_i_9 
       (.I0(tmp_product__1_0[24]),
        .I1(tmp_product__1[24]),
        .O(\reg_824[16]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_2 
       (.I0(tmp_product__1_0[39]),
        .I1(tmp_product__1[39]),
        .O(\reg_824[24]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_3 
       (.I0(tmp_product__1_0[38]),
        .I1(tmp_product__1[38]),
        .O(\reg_824[24]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_4 
       (.I0(tmp_product__1_0[37]),
        .I1(tmp_product__1[37]),
        .O(\reg_824[24]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_5 
       (.I0(tmp_product__1_0[36]),
        .I1(tmp_product__1[36]),
        .O(\reg_824[24]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_6 
       (.I0(tmp_product__1_0[35]),
        .I1(tmp_product__1[35]),
        .O(\reg_824[24]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_7 
       (.I0(tmp_product__1_0[34]),
        .I1(tmp_product__1[34]),
        .O(\reg_824[24]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_8 
       (.I0(tmp_product__1_0[33]),
        .I1(tmp_product__1[33]),
        .O(\reg_824[24]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[24]_i_9 
       (.I0(tmp_product__1_0[32]),
        .I1(tmp_product__1[32]),
        .O(\reg_824[24]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_4 
       (.I0(tmp_product__1_0[45]),
        .I1(tmp_product__1[45]),
        .O(\reg_824[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_5 
       (.I0(tmp_product__1_0[44]),
        .I1(tmp_product__1[44]),
        .O(\reg_824[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_6 
       (.I0(tmp_product__1_0[43]),
        .I1(tmp_product__1[43]),
        .O(\reg_824[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_7 
       (.I0(tmp_product__1_0[42]),
        .I1(tmp_product__1[42]),
        .O(\reg_824[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_8 
       (.I0(tmp_product__1_0[41]),
        .I1(tmp_product__1[41]),
        .O(\reg_824[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_9 
       (.I0(tmp_product__1_0[40]),
        .I1(tmp_product__1[40]),
        .O(\reg_824[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_2 
       (.I0(tmp_product__1_0[23]),
        .I1(tmp_product__1[23]),
        .O(\reg_824[8]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_3 
       (.I0(tmp_product__1_0[22]),
        .I1(tmp_product__1[22]),
        .O(\reg_824[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_4 
       (.I0(tmp_product__1_0[21]),
        .I1(tmp_product__1[21]),
        .O(\reg_824[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_5 
       (.I0(tmp_product__1_0[20]),
        .I1(tmp_product__1[20]),
        .O(\reg_824[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_6 
       (.I0(tmp_product__1_0[19]),
        .I1(tmp_product__1[19]),
        .O(\reg_824[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_7 
       (.I0(tmp_product__1_0[18]),
        .I1(tmp_product__1[18]),
        .O(\reg_824[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_8 
       (.I0(tmp_product__1_0[17]),
        .I1(tmp_product__1[17]),
        .O(\reg_824[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[8]_i_9 
       (.I0(tmp_product__1_0[16]),
        .I1(tmp_product__1[16]),
        .O(\reg_824[8]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[0]_i_1 
       (.CI(\reg_824_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_824_reg[0]_i_1_n_40 ,\reg_824_reg[0]_i_1_n_41 ,\reg_824_reg[0]_i_1_n_42 ,\reg_824_reg[0]_i_1_n_43 ,\reg_824_reg[0]_i_1_n_44 ,\reg_824_reg[0]_i_1_n_45 ,\reg_824_reg[0]_i_1_n_46 ,\reg_824_reg[0]_i_1_n_47 }),
        .DI(tmp_product__1_0[15:8]),
        .O({\reg_824[31]_i_9_0 [0],\NLW_reg_824_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\reg_824[0]_i_3_n_40 ,\reg_824[0]_i_4_n_40 ,\reg_824[0]_i_5_n_40 ,\reg_824[0]_i_6_n_40 ,\reg_824[0]_i_7_n_40 ,\reg_824[0]_i_8_n_40 ,\reg_824[0]_i_9_n_40 ,\reg_824[0]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_824_reg[0]_i_2_n_40 ,\reg_824_reg[0]_i_2_n_41 ,\reg_824_reg[0]_i_2_n_42 ,\reg_824_reg[0]_i_2_n_43 ,\reg_824_reg[0]_i_2_n_44 ,\reg_824_reg[0]_i_2_n_45 ,\reg_824_reg[0]_i_2_n_46 ,\reg_824_reg[0]_i_2_n_47 }),
        .DI(tmp_product__1_0[7:0]),
        .O(\NLW_reg_824_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\reg_824[0]_i_11_n_40 ,\reg_824[0]_i_12_n_40 ,\reg_824[0]_i_13_n_40 ,\reg_824[0]_i_14_n_40 ,\reg_824[0]_i_15_n_40 ,\reg_824[0]_i_16_n_40 ,\reg_824[0]_i_17_n_40 ,\reg_824[0]_i_18_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[16]_i_1 
       (.CI(\reg_824_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_824_reg[16]_i_1_n_40 ,\reg_824_reg[16]_i_1_n_41 ,\reg_824_reg[16]_i_1_n_42 ,\reg_824_reg[16]_i_1_n_43 ,\reg_824_reg[16]_i_1_n_44 ,\reg_824_reg[16]_i_1_n_45 ,\reg_824_reg[16]_i_1_n_46 ,\reg_824_reg[16]_i_1_n_47 }),
        .DI(tmp_product__1_0[31:24]),
        .O(\reg_824[31]_i_9_0 [16:9]),
        .S({\reg_824[16]_i_2_n_40 ,\reg_824[16]_i_3_n_40 ,\reg_824[16]_i_4_n_40 ,\reg_824[16]_i_5_n_40 ,\reg_824[16]_i_6_n_40 ,\reg_824[16]_i_7_n_40 ,\reg_824[16]_i_8_n_40 ,\reg_824[16]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[24]_i_1 
       (.CI(\reg_824_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_824_reg[24]_i_1_n_40 ,\reg_824_reg[24]_i_1_n_41 ,\reg_824_reg[24]_i_1_n_42 ,\reg_824_reg[24]_i_1_n_43 ,\reg_824_reg[24]_i_1_n_44 ,\reg_824_reg[24]_i_1_n_45 ,\reg_824_reg[24]_i_1_n_46 ,\reg_824_reg[24]_i_1_n_47 }),
        .DI(tmp_product__1_0[39:32]),
        .O(\reg_824[31]_i_9_0 [24:17]),
        .S({\reg_824[24]_i_2_n_40 ,\reg_824[24]_i_3_n_40 ,\reg_824[24]_i_4_n_40 ,\reg_824[24]_i_5_n_40 ,\reg_824[24]_i_6_n_40 ,\reg_824[24]_i_7_n_40 ,\reg_824[24]_i_8_n_40 ,\reg_824[24]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[31]_i_2 
       (.CI(\reg_824_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_824_reg[31]_i_2_CO_UNCONNECTED [7:6],\reg_824_reg[31]_i_2_n_42 ,\reg_824_reg[31]_i_2_n_43 ,\reg_824_reg[31]_i_2_n_44 ,\reg_824_reg[31]_i_2_n_45 ,\reg_824_reg[31]_i_2_n_46 ,\reg_824_reg[31]_i_2_n_47 }),
        .DI({1'b0,1'b0,tmp_product__1_0[45:40]}),
        .O({\NLW_reg_824_reg[31]_i_2_O_UNCONNECTED [7],\reg_824[31]_i_9_0 [31:25]}),
        .S({1'b0,S,\reg_824[31]_i_4_n_40 ,\reg_824[31]_i_5_n_40 ,\reg_824[31]_i_6_n_40 ,\reg_824[31]_i_7_n_40 ,\reg_824[31]_i_8_n_40 ,\reg_824[31]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \reg_824_reg[8]_i_1 
       (.CI(\reg_824_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\reg_824_reg[8]_i_1_n_40 ,\reg_824_reg[8]_i_1_n_41 ,\reg_824_reg[8]_i_1_n_42 ,\reg_824_reg[8]_i_1_n_43 ,\reg_824_reg[8]_i_1_n_44 ,\reg_824_reg[8]_i_1_n_45 ,\reg_824_reg[8]_i_1_n_46 ,\reg_824_reg[8]_i_1_n_47 }),
        .DI(tmp_product__1_0[23:16]),
        .O(\reg_824[31]_i_9_0 [8:1]),
        .S({\reg_824[8]_i_2_n_40 ,\reg_824[8]_i_3_n_40 ,\reg_824[8]_i_4_n_40 ,\reg_824[8]_i_5_n_40 ,\reg_824[8]_i_6_n_40 ,\reg_824[8]_i_7_n_40 ,\reg_824[8]_i_8_n_40 ,\reg_824[8]_i_9_n_40 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_706_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1_0[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0[14],grp_fu_706_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_706_p1[31],grp_fu_706_p1[31],grp_fu_706_p1[31],grp_fu_706_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,P,tmp_product__1_0[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_10__0
       (.I0(DSP_A_B_DATA_INST_2[21]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[21]),
        .I3(Q[1]),
        .I4(DOUTADOUT[22]),
        .O(grp_fu_706_p1[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_11__0
       (.I0(DSP_A_B_DATA_INST_2[20]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[20]),
        .I3(Q[1]),
        .I4(DOUTADOUT[21]),
        .O(grp_fu_706_p1[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_12__0
       (.I0(DSP_A_B_DATA_INST_2[19]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[19]),
        .I3(Q[1]),
        .I4(DOUTADOUT[20]),
        .O(grp_fu_706_p1[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_13__0
       (.I0(DSP_A_B_DATA_INST_2[18]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[18]),
        .I3(Q[1]),
        .I4(DOUTADOUT[19]),
        .O(grp_fu_706_p1[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_14__0
       (.I0(DSP_A_B_DATA_INST_2[17]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[17]),
        .I3(Q[1]),
        .I4(DOUTADOUT[18]),
        .O(grp_fu_706_p1[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_15__0
       (.I0(DSP_A_B_DATA_INST_2[16]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[16]),
        .I3(Q[1]),
        .I4(DOUTADOUT[17]),
        .O(grp_fu_706_p1[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_1__0
       (.I0(DSP_A_B_DATA_INST_2[30]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[30]),
        .I3(Q[1]),
        .I4(DOUTADOUT[31]),
        .O(grp_fu_706_p1[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_2__0
       (.I0(DSP_A_B_DATA_INST_2[29]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[29]),
        .I3(Q[1]),
        .I4(DOUTADOUT[30]),
        .O(grp_fu_706_p1[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_3__0
       (.I0(DSP_A_B_DATA_INST_2[28]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[28]),
        .I3(Q[1]),
        .I4(DOUTADOUT[29]),
        .O(grp_fu_706_p1[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_4__0
       (.I0(DSP_A_B_DATA_INST_2[27]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[27]),
        .I3(Q[1]),
        .I4(DOUTADOUT[28]),
        .O(grp_fu_706_p1[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_5__0
       (.I0(DSP_A_B_DATA_INST_2[26]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[26]),
        .I3(Q[1]),
        .I4(DOUTADOUT[27]),
        .O(grp_fu_706_p1[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_6__0
       (.I0(DSP_A_B_DATA_INST_2[25]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[25]),
        .I3(Q[1]),
        .I4(DOUTADOUT[26]),
        .O(grp_fu_706_p1[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_7__0
       (.I0(DSP_A_B_DATA_INST_2[24]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[24]),
        .I3(Q[1]),
        .I4(DOUTADOUT[25]),
        .O(grp_fu_706_p1[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_8__0
       (.I0(DSP_A_B_DATA_INST_2[23]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[23]),
        .I3(Q[1]),
        .I4(DOUTADOUT[24]),
        .O(grp_fu_706_p1[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_9__0
       (.I0(DSP_A_B_DATA_INST_2[22]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[22]),
        .I3(Q[1]),
        .I4(DOUTADOUT[23]),
        .O(grp_fu_706_p1[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_10__1
       (.I0(DSP_A_B_DATA_INST_0[5]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[3]),
        .O(grp_fu_706_p0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_11__1
       (.I0(DSP_A_B_DATA_INST_0[4]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[2]),
        .O(grp_fu_706_p0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_12__1
       (.I0(DSP_A_B_DATA_INST_0[3]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[1]),
        .O(grp_fu_706_p0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_13__1
       (.I0(DSP_A_B_DATA_INST_0[2]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[0]),
        .O(grp_fu_706_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    tmp_product_i_14__0
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(Q[2]),
        .I3(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_706_p0[1]));
  LUT4 #(
    .INIT(16'hF808)) 
    tmp_product_i_15
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(Q[2]),
        .I3(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_706_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_16__0
       (.I0(DSP_A_B_DATA_INST_2[15]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[15]),
        .I3(Q[1]),
        .I4(DOUTADOUT[16]),
        .O(grp_fu_706_p1[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_17__0
       (.I0(DSP_A_B_DATA_INST_2[14]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[14]),
        .I3(Q[1]),
        .I4(DOUTADOUT[15]),
        .O(grp_fu_706_p1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_18__0
       (.I0(DSP_A_B_DATA_INST_2[13]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[13]),
        .I3(Q[1]),
        .I4(DOUTADOUT[14]),
        .O(grp_fu_706_p1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_19__0
       (.I0(DSP_A_B_DATA_INST_2[12]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[12]),
        .I3(Q[1]),
        .I4(DOUTADOUT[13]),
        .O(grp_fu_706_p1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_1__0
       (.I0(DSP_A_B_DATA_INST_0[14]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[14]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[11]),
        .O(grp_fu_706_p0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_20__0
       (.I0(DSP_A_B_DATA_INST_2[11]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[11]),
        .I3(Q[1]),
        .I4(DOUTADOUT[12]),
        .O(grp_fu_706_p1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_21__0
       (.I0(DSP_A_B_DATA_INST_2[10]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[10]),
        .I3(Q[1]),
        .I4(DOUTADOUT[11]),
        .O(grp_fu_706_p1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_22__0
       (.I0(DSP_A_B_DATA_INST_2[9]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[9]),
        .I3(Q[1]),
        .I4(DOUTADOUT[10]),
        .O(grp_fu_706_p1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_23__0
       (.I0(DSP_A_B_DATA_INST_2[8]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[8]),
        .I3(Q[1]),
        .I4(DOUTADOUT[9]),
        .O(grp_fu_706_p1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_24__0
       (.I0(DSP_A_B_DATA_INST_2[7]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[7]),
        .I3(Q[1]),
        .I4(DOUTADOUT[8]),
        .O(grp_fu_706_p1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_25__0
       (.I0(DSP_A_B_DATA_INST_2[6]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[6]),
        .I3(Q[1]),
        .I4(DOUTADOUT[7]),
        .O(grp_fu_706_p1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_26__0
       (.I0(DSP_A_B_DATA_INST_2[5]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[5]),
        .I3(Q[1]),
        .I4(DOUTADOUT[6]),
        .O(grp_fu_706_p1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_27__0
       (.I0(DSP_A_B_DATA_INST_2[4]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[4]),
        .I3(Q[1]),
        .I4(DOUTADOUT[5]),
        .O(grp_fu_706_p1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_28__0
       (.I0(DSP_A_B_DATA_INST_2[3]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[3]),
        .I3(Q[1]),
        .I4(DOUTADOUT[4]),
        .O(grp_fu_706_p1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_29__0
       (.I0(DSP_A_B_DATA_INST_2[2]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[2]),
        .I3(Q[1]),
        .I4(DOUTADOUT[3]),
        .O(grp_fu_706_p1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_2__2
       (.I0(DSP_A_B_DATA_INST_0[13]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[13]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[10]),
        .O(grp_fu_706_p0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_30__0
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[1]),
        .I3(Q[1]),
        .I4(DOUTADOUT[2]),
        .O(grp_fu_706_p1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_31__0
       (.I0(DSP_A_B_DATA_INST_2[0]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_3[0]),
        .I3(Q[1]),
        .I4(DOUTADOUT[1]),
        .O(grp_fu_706_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h02)) 
    tmp_product_i_32
       (.I0(DOUTADOUT[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(grp_fu_706_p1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_3__1
       (.I0(DSP_A_B_DATA_INST_0[12]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[12]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[10]),
        .O(grp_fu_706_p0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_4__1
       (.I0(DSP_A_B_DATA_INST_0[11]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[11]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[9]),
        .O(grp_fu_706_p0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_5__1
       (.I0(DSP_A_B_DATA_INST_0[10]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[10]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[8]),
        .O(grp_fu_706_p0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_6__1
       (.I0(DSP_A_B_DATA_INST_0[9]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[9]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[7]),
        .O(grp_fu_706_p0[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_7__1
       (.I0(DSP_A_B_DATA_INST_0[8]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[8]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[6]),
        .O(grp_fu_706_p0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_8__1
       (.I0(DSP_A_B_DATA_INST_0[7]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[5]),
        .O(grp_fu_706_p0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_9__1
       (.I0(DSP_A_B_DATA_INST_0[6]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(Q[1]),
        .I4(DSP_A_B_DATA_INST_1[4]),
        .O(grp_fu_706_p0[6]));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_10 
       (.I0(tmp_product__1_0[7]),
        .I1(D[7]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[5]),
        .O(\xa_1_fu_338[0]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_11 
       (.I0(tmp_product__1_0[6]),
        .I1(D[6]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[4]),
        .O(\xa_1_fu_338[0]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_12 
       (.I0(tmp_product__1_0[5]),
        .I1(D[5]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[3]),
        .O(\xa_1_fu_338[0]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_13 
       (.I0(tmp_product__1_0[4]),
        .I1(D[4]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[2]),
        .O(\xa_1_fu_338[0]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_14 
       (.I0(tmp_product__1_0[3]),
        .I1(D[3]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[1]),
        .O(\xa_1_fu_338[0]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[0]_i_15 
       (.I0(tmp_product__1_0[2]),
        .I1(D[2]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[0]),
        .O(\xa_1_fu_338[0]_i_15_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa_1_fu_338[0]_i_16 
       (.I0(tmp_product__1_0[1]),
        .I1(Q[0]),
        .I2(D[1]),
        .O(\xa_1_fu_338[0]_i_16_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa_1_fu_338[0]_i_17 
       (.I0(tmp_product__1_0[0]),
        .I1(Q[0]),
        .I2(D[0]),
        .O(\xa_1_fu_338[0]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_2 
       (.I0(tmp_product__1_0[7]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_3 
       (.I0(tmp_product__1_0[6]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_4 
       (.I0(tmp_product__1_0[5]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_5 
       (.I0(tmp_product__1_0[4]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_6 
       (.I0(tmp_product__1_0[3]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_7 
       (.I0(tmp_product__1_0[2]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_8 
       (.I0(tmp_product__1_0[1]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[0]_i_9 
       (.I0(tmp_product__1_0[0]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[0]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_10 
       (.I0(tmp_product__1_0[23]),
        .I1(D[23]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[21]),
        .O(\xa_1_fu_338[16]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_11 
       (.I0(tmp_product__1_0[22]),
        .I1(D[22]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[20]),
        .O(\xa_1_fu_338[16]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_12 
       (.I0(tmp_product__1_0[21]),
        .I1(D[21]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[19]),
        .O(\xa_1_fu_338[16]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_13 
       (.I0(tmp_product__1_0[20]),
        .I1(D[20]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[18]),
        .O(\xa_1_fu_338[16]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_14 
       (.I0(tmp_product__1_0[19]),
        .I1(D[19]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[17]),
        .O(\xa_1_fu_338[16]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_15 
       (.I0(tmp_product__1_0[18]),
        .I1(D[18]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[16]),
        .O(\xa_1_fu_338[16]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_16 
       (.I0(tmp_product__1_0[17]),
        .I1(D[17]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[15]),
        .O(\xa_1_fu_338[16]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[16]_i_17 
       (.I0(tmp_product__1_0[16]),
        .I1(D[16]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[14]),
        .O(\xa_1_fu_338[16]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_2 
       (.I0(tmp_product__1_0[23]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_3 
       (.I0(tmp_product__1_0[22]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_4 
       (.I0(tmp_product__1_0[21]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_5 
       (.I0(tmp_product__1_0[20]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_6 
       (.I0(tmp_product__1_0[19]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_7 
       (.I0(tmp_product__1_0[18]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_8 
       (.I0(tmp_product__1_0[17]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[16]_i_9 
       (.I0(tmp_product__1_0[16]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[16]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_10 
       (.I0(tmp_product__1_0[31]),
        .I1(D[31]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[29]),
        .O(\xa_1_fu_338[24]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_11 
       (.I0(tmp_product__1_0[30]),
        .I1(D[30]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[28]),
        .O(\xa_1_fu_338[24]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_12 
       (.I0(tmp_product__1_0[29]),
        .I1(D[29]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[27]),
        .O(\xa_1_fu_338[24]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_13 
       (.I0(tmp_product__1_0[28]),
        .I1(D[28]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[26]),
        .O(\xa_1_fu_338[24]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_14 
       (.I0(tmp_product__1_0[27]),
        .I1(D[27]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[25]),
        .O(\xa_1_fu_338[24]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_15 
       (.I0(tmp_product__1_0[26]),
        .I1(D[26]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[24]),
        .O(\xa_1_fu_338[24]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_16 
       (.I0(tmp_product__1_0[25]),
        .I1(D[25]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[23]),
        .O(\xa_1_fu_338[24]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[24]_i_17 
       (.I0(tmp_product__1_0[24]),
        .I1(D[24]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[22]),
        .O(\xa_1_fu_338[24]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_2 
       (.I0(tmp_product__1_0[31]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_3 
       (.I0(tmp_product__1_0[30]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_4 
       (.I0(tmp_product__1_0[29]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_5 
       (.I0(tmp_product__1_0[28]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_6 
       (.I0(tmp_product__1_0[27]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_7 
       (.I0(tmp_product__1_0[26]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_8 
       (.I0(tmp_product__1_0[25]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[24]_i_9 
       (.I0(tmp_product__1_0[24]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[24]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_10 
       (.I0(tmp_product__1_0[39]),
        .I1(D[39]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[32]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_11 
       (.I0(tmp_product__1_0[38]),
        .I1(D[38]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[32]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_12 
       (.I0(tmp_product__1_0[37]),
        .I1(D[37]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[32]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_13 
       (.I0(tmp_product__1_0[36]),
        .I1(D[36]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[32]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_14 
       (.I0(tmp_product__1_0[35]),
        .I1(D[35]),
        .I2(Q[0]),
        .I3(O[2]),
        .O(\xa_1_fu_338[32]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_15 
       (.I0(tmp_product__1_0[34]),
        .I1(D[34]),
        .I2(Q[0]),
        .I3(O[1]),
        .O(\xa_1_fu_338[32]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_16 
       (.I0(tmp_product__1_0[33]),
        .I1(D[33]),
        .I2(Q[0]),
        .I3(O[0]),
        .O(\xa_1_fu_338[32]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[32]_i_17 
       (.I0(tmp_product__1_0[32]),
        .I1(D[32]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[30]),
        .O(\xa_1_fu_338[32]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_2 
       (.I0(tmp_product__1_0[39]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_3 
       (.I0(tmp_product__1_0[38]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_4 
       (.I0(tmp_product__1_0[37]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_5 
       (.I0(tmp_product__1_0[36]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_6 
       (.I0(tmp_product__1_0[35]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_7 
       (.I0(tmp_product__1_0[34]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_8 
       (.I0(tmp_product__1_0[33]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[32]_i_9 
       (.I0(tmp_product__1_0[32]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[32]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_10 
       (.I0(tmp_product__1_0[44]),
        .I1(D[44]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_11 
       (.I0(tmp_product__1_0[43]),
        .I1(D[43]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_12 
       (.I0(tmp_product__1_0[42]),
        .I1(D[42]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_13 
       (.I0(tmp_product__1_0[41]),
        .I1(D[41]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_14 
       (.I0(tmp_product__1_0[40]),
        .I1(D[40]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_2 
       (.I0(tmp_product__1_0[45]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_3 
       (.I0(tmp_product__1_0[44]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_4 
       (.I0(tmp_product__1_0[43]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_5 
       (.I0(tmp_product__1_0[42]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_6 
       (.I0(tmp_product__1_0[41]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[40]_i_7 
       (.I0(tmp_product__1_0[40]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[40]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \xa_1_fu_338[40]_i_8 
       (.I0(D[46]),
        .I1(O[3]),
        .I2(Q[0]),
        .I3(P),
        .O(\xa_1_fu_338[40]_i_8_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[40]_i_9 
       (.I0(tmp_product__1_0[45]),
        .I1(D[45]),
        .I2(Q[0]),
        .I3(O[3]),
        .O(\xa_1_fu_338[40]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_10 
       (.I0(tmp_product__1_0[15]),
        .I1(D[15]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[13]),
        .O(\xa_1_fu_338[8]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_11 
       (.I0(tmp_product__1_0[14]),
        .I1(D[14]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[12]),
        .O(\xa_1_fu_338[8]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_12 
       (.I0(tmp_product__1_0[13]),
        .I1(D[13]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[11]),
        .O(\xa_1_fu_338[8]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_13 
       (.I0(tmp_product__1_0[12]),
        .I1(D[12]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[10]),
        .O(\xa_1_fu_338[8]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_14 
       (.I0(tmp_product__1_0[11]),
        .I1(D[11]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[9]),
        .O(\xa_1_fu_338[8]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_15 
       (.I0(tmp_product__1_0[10]),
        .I1(D[10]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[8]),
        .O(\xa_1_fu_338[8]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_16 
       (.I0(tmp_product__1_0[9]),
        .I1(D[9]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[7]),
        .O(\xa_1_fu_338[8]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa_1_fu_338[8]_i_17 
       (.I0(tmp_product__1_0[8]),
        .I1(D[8]),
        .I2(Q[0]),
        .I3(sext_ln244_fu_875_p1[6]),
        .O(\xa_1_fu_338[8]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_2 
       (.I0(tmp_product__1_0[15]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_3 
       (.I0(tmp_product__1_0[14]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_4 
       (.I0(tmp_product__1_0[13]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_5 
       (.I0(tmp_product__1_0[12]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_6 
       (.I0(tmp_product__1_0[11]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_7 
       (.I0(tmp_product__1_0[10]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_8 
       (.I0(tmp_product__1_0[9]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa_1_fu_338[8]_i_9 
       (.I0(tmp_product__1_0[8]),
        .I1(Q[0]),
        .O(\xa_1_fu_338[8]_i_9_n_40 ));
  CARRY8 \xa_1_fu_338_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[0]_i_1_n_40 ,\xa_1_fu_338_reg[0]_i_1_n_41 ,\xa_1_fu_338_reg[0]_i_1_n_42 ,\xa_1_fu_338_reg[0]_i_1_n_43 ,\xa_1_fu_338_reg[0]_i_1_n_44 ,\xa_1_fu_338_reg[0]_i_1_n_45 ,\xa_1_fu_338_reg[0]_i_1_n_46 ,\xa_1_fu_338_reg[0]_i_1_n_47 }),
        .DI({\xa_1_fu_338[0]_i_2_n_40 ,\xa_1_fu_338[0]_i_3_n_40 ,\xa_1_fu_338[0]_i_4_n_40 ,\xa_1_fu_338[0]_i_5_n_40 ,\xa_1_fu_338[0]_i_6_n_40 ,\xa_1_fu_338[0]_i_7_n_40 ,\xa_1_fu_338[0]_i_8_n_40 ,\xa_1_fu_338[0]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1] ),
        .S({\xa_1_fu_338[0]_i_10_n_40 ,\xa_1_fu_338[0]_i_11_n_40 ,\xa_1_fu_338[0]_i_12_n_40 ,\xa_1_fu_338[0]_i_13_n_40 ,\xa_1_fu_338[0]_i_14_n_40 ,\xa_1_fu_338[0]_i_15_n_40 ,\xa_1_fu_338[0]_i_16_n_40 ,\xa_1_fu_338[0]_i_17_n_40 }));
  CARRY8 \xa_1_fu_338_reg[16]_i_1 
       (.CI(\xa_1_fu_338_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[16]_i_1_n_40 ,\xa_1_fu_338_reg[16]_i_1_n_41 ,\xa_1_fu_338_reg[16]_i_1_n_42 ,\xa_1_fu_338_reg[16]_i_1_n_43 ,\xa_1_fu_338_reg[16]_i_1_n_44 ,\xa_1_fu_338_reg[16]_i_1_n_45 ,\xa_1_fu_338_reg[16]_i_1_n_46 ,\xa_1_fu_338_reg[16]_i_1_n_47 }),
        .DI({\xa_1_fu_338[16]_i_2_n_40 ,\xa_1_fu_338[16]_i_3_n_40 ,\xa_1_fu_338[16]_i_4_n_40 ,\xa_1_fu_338[16]_i_5_n_40 ,\xa_1_fu_338[16]_i_6_n_40 ,\xa_1_fu_338[16]_i_7_n_40 ,\xa_1_fu_338[16]_i_8_n_40 ,\xa_1_fu_338[16]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_1 ),
        .S({\xa_1_fu_338[16]_i_10_n_40 ,\xa_1_fu_338[16]_i_11_n_40 ,\xa_1_fu_338[16]_i_12_n_40 ,\xa_1_fu_338[16]_i_13_n_40 ,\xa_1_fu_338[16]_i_14_n_40 ,\xa_1_fu_338[16]_i_15_n_40 ,\xa_1_fu_338[16]_i_16_n_40 ,\xa_1_fu_338[16]_i_17_n_40 }));
  CARRY8 \xa_1_fu_338_reg[24]_i_1 
       (.CI(\xa_1_fu_338_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[24]_i_1_n_40 ,\xa_1_fu_338_reg[24]_i_1_n_41 ,\xa_1_fu_338_reg[24]_i_1_n_42 ,\xa_1_fu_338_reg[24]_i_1_n_43 ,\xa_1_fu_338_reg[24]_i_1_n_44 ,\xa_1_fu_338_reg[24]_i_1_n_45 ,\xa_1_fu_338_reg[24]_i_1_n_46 ,\xa_1_fu_338_reg[24]_i_1_n_47 }),
        .DI({\xa_1_fu_338[24]_i_2_n_40 ,\xa_1_fu_338[24]_i_3_n_40 ,\xa_1_fu_338[24]_i_4_n_40 ,\xa_1_fu_338[24]_i_5_n_40 ,\xa_1_fu_338[24]_i_6_n_40 ,\xa_1_fu_338[24]_i_7_n_40 ,\xa_1_fu_338[24]_i_8_n_40 ,\xa_1_fu_338[24]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_2 ),
        .S({\xa_1_fu_338[24]_i_10_n_40 ,\xa_1_fu_338[24]_i_11_n_40 ,\xa_1_fu_338[24]_i_12_n_40 ,\xa_1_fu_338[24]_i_13_n_40 ,\xa_1_fu_338[24]_i_14_n_40 ,\xa_1_fu_338[24]_i_15_n_40 ,\xa_1_fu_338[24]_i_16_n_40 ,\xa_1_fu_338[24]_i_17_n_40 }));
  CARRY8 \xa_1_fu_338_reg[32]_i_1 
       (.CI(\xa_1_fu_338_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[32]_i_1_n_40 ,\xa_1_fu_338_reg[32]_i_1_n_41 ,\xa_1_fu_338_reg[32]_i_1_n_42 ,\xa_1_fu_338_reg[32]_i_1_n_43 ,\xa_1_fu_338_reg[32]_i_1_n_44 ,\xa_1_fu_338_reg[32]_i_1_n_45 ,\xa_1_fu_338_reg[32]_i_1_n_46 ,\xa_1_fu_338_reg[32]_i_1_n_47 }),
        .DI({\xa_1_fu_338[32]_i_2_n_40 ,\xa_1_fu_338[32]_i_3_n_40 ,\xa_1_fu_338[32]_i_4_n_40 ,\xa_1_fu_338[32]_i_5_n_40 ,\xa_1_fu_338[32]_i_6_n_40 ,\xa_1_fu_338[32]_i_7_n_40 ,\xa_1_fu_338[32]_i_8_n_40 ,\xa_1_fu_338[32]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_3 ),
        .S({\xa_1_fu_338[32]_i_10_n_40 ,\xa_1_fu_338[32]_i_11_n_40 ,\xa_1_fu_338[32]_i_12_n_40 ,\xa_1_fu_338[32]_i_13_n_40 ,\xa_1_fu_338[32]_i_14_n_40 ,\xa_1_fu_338[32]_i_15_n_40 ,\xa_1_fu_338[32]_i_16_n_40 ,\xa_1_fu_338[32]_i_17_n_40 }));
  CARRY8 \xa_1_fu_338_reg[40]_i_1 
       (.CI(\xa_1_fu_338_reg[32]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xa_1_fu_338_reg[40]_i_1_CO_UNCONNECTED [7:6],\xa_1_fu_338_reg[40]_i_1_n_42 ,\xa_1_fu_338_reg[40]_i_1_n_43 ,\xa_1_fu_338_reg[40]_i_1_n_44 ,\xa_1_fu_338_reg[40]_i_1_n_45 ,\xa_1_fu_338_reg[40]_i_1_n_46 ,\xa_1_fu_338_reg[40]_i_1_n_47 }),
        .DI({1'b0,1'b0,\xa_1_fu_338[40]_i_2_n_40 ,\xa_1_fu_338[40]_i_3_n_40 ,\xa_1_fu_338[40]_i_4_n_40 ,\xa_1_fu_338[40]_i_5_n_40 ,\xa_1_fu_338[40]_i_6_n_40 ,\xa_1_fu_338[40]_i_7_n_40 }),
        .O({\NLW_xa_1_fu_338_reg[40]_i_1_O_UNCONNECTED [7],\ap_CS_fsm_reg[1]_4 }),
        .S({1'b0,\xa_1_fu_338[40]_i_8_n_40 ,\xa_1_fu_338[40]_i_9_n_40 ,\xa_1_fu_338[40]_i_10_n_40 ,\xa_1_fu_338[40]_i_11_n_40 ,\xa_1_fu_338[40]_i_12_n_40 ,\xa_1_fu_338[40]_i_13_n_40 ,\xa_1_fu_338[40]_i_14_n_40 }));
  CARRY8 \xa_1_fu_338_reg[8]_i_1 
       (.CI(\xa_1_fu_338_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[8]_i_1_n_40 ,\xa_1_fu_338_reg[8]_i_1_n_41 ,\xa_1_fu_338_reg[8]_i_1_n_42 ,\xa_1_fu_338_reg[8]_i_1_n_43 ,\xa_1_fu_338_reg[8]_i_1_n_44 ,\xa_1_fu_338_reg[8]_i_1_n_45 ,\xa_1_fu_338_reg[8]_i_1_n_46 ,\xa_1_fu_338_reg[8]_i_1_n_47 }),
        .DI({\xa_1_fu_338[8]_i_2_n_40 ,\xa_1_fu_338[8]_i_3_n_40 ,\xa_1_fu_338[8]_i_4_n_40 ,\xa_1_fu_338[8]_i_5_n_40 ,\xa_1_fu_338[8]_i_6_n_40 ,\xa_1_fu_338[8]_i_7_n_40 ,\xa_1_fu_338[8]_i_8_n_40 ,\xa_1_fu_338[8]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_0 ),
        .S({\xa_1_fu_338[8]_i_10_n_40 ,\xa_1_fu_338[8]_i_11_n_40 ,\xa_1_fu_338[8]_i_12_n_40 ,\xa_1_fu_338[8]_i_13_n_40 ,\xa_1_fu_338[8]_i_14_n_40 ,\xa_1_fu_338[8]_i_15_n_40 ,\xa_1_fu_338[8]_i_16_n_40 ,\xa_1_fu_338[8]_i_17_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11
   (grp_fu_643_p2,
    D,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    q0,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DI,
    \xa1_2_fu_338_reg[15] ,
    \xa1_2_fu_338_reg[23] ,
    \xa1_2_fu_338_reg[31] ,
    \xa1_2_fu_338_reg[39] ,
    \xa1_2_fu_338_reg[45] ,
    \xa1_2_fu_338_reg[45]_0 ,
    sext_ln333_fu_2450_p1);
  output [46:0]grp_fu_643_p2;
  output [45:0]D;
  input [11:0]DSP_A_B_DATA_INST;
  input [2:0]Q;
  input [14:0]DSP_A_B_DATA_INST_0;
  input [14:0]DSP_A_B_DATA_INST_1;
  input [31:0]q0;
  input [30:0]DSP_A_B_DATA_INST_2;
  input [30:0]DSP_A_B_DATA_INST_3;
  input [7:0]DI;
  input [7:0]\xa1_2_fu_338_reg[15] ;
  input [7:0]\xa1_2_fu_338_reg[23] ;
  input [7:0]\xa1_2_fu_338_reg[31] ;
  input [7:0]\xa1_2_fu_338_reg[39] ;
  input [4:0]\xa1_2_fu_338_reg[45] ;
  input [45:0]\xa1_2_fu_338_reg[45]_0 ;
  input [34:0]sext_ln333_fu_2450_p1;

  wire [45:0]D;
  wire [7:0]DI;
  wire [11:0]DSP_A_B_DATA_INST;
  wire [14:0]DSP_A_B_DATA_INST_0;
  wire [14:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [30:0]DSP_A_B_DATA_INST_3;
  wire [2:0]Q;
  wire [14:0]grp_fu_643_p0;
  wire [31:0]grp_fu_643_p1;
  wire [46:0]grp_fu_643_p2;
  wire [31:0]q0;
  wire [34:0]sext_ln333_fu_2450_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \xa1_2_fu_338[15]_i_10_n_40 ;
  wire \xa1_2_fu_338[15]_i_11_n_40 ;
  wire \xa1_2_fu_338[15]_i_12_n_40 ;
  wire \xa1_2_fu_338[15]_i_13_n_40 ;
  wire \xa1_2_fu_338[15]_i_14_n_40 ;
  wire \xa1_2_fu_338[15]_i_15_n_40 ;
  wire \xa1_2_fu_338[15]_i_16_n_40 ;
  wire \xa1_2_fu_338[15]_i_17_n_40 ;
  wire \xa1_2_fu_338[23]_i_10_n_40 ;
  wire \xa1_2_fu_338[23]_i_11_n_40 ;
  wire \xa1_2_fu_338[23]_i_12_n_40 ;
  wire \xa1_2_fu_338[23]_i_13_n_40 ;
  wire \xa1_2_fu_338[23]_i_14_n_40 ;
  wire \xa1_2_fu_338[23]_i_15_n_40 ;
  wire \xa1_2_fu_338[23]_i_16_n_40 ;
  wire \xa1_2_fu_338[23]_i_17_n_40 ;
  wire \xa1_2_fu_338[31]_i_10_n_40 ;
  wire \xa1_2_fu_338[31]_i_11_n_40 ;
  wire \xa1_2_fu_338[31]_i_12_n_40 ;
  wire \xa1_2_fu_338[31]_i_13_n_40 ;
  wire \xa1_2_fu_338[31]_i_14_n_40 ;
  wire \xa1_2_fu_338[31]_i_15_n_40 ;
  wire \xa1_2_fu_338[31]_i_16_n_40 ;
  wire \xa1_2_fu_338[31]_i_17_n_40 ;
  wire \xa1_2_fu_338[39]_i_10_n_40 ;
  wire \xa1_2_fu_338[39]_i_11_n_40 ;
  wire \xa1_2_fu_338[39]_i_12_n_40 ;
  wire \xa1_2_fu_338[39]_i_13_n_40 ;
  wire \xa1_2_fu_338[39]_i_14_n_40 ;
  wire \xa1_2_fu_338[39]_i_15_n_40 ;
  wire \xa1_2_fu_338[39]_i_16_n_40 ;
  wire \xa1_2_fu_338[39]_i_17_n_40 ;
  wire \xa1_2_fu_338[45]_i_10_n_40 ;
  wire \xa1_2_fu_338[45]_i_11_n_40 ;
  wire \xa1_2_fu_338[45]_i_12_n_40 ;
  wire \xa1_2_fu_338[45]_i_7_n_40 ;
  wire \xa1_2_fu_338[45]_i_8_n_40 ;
  wire \xa1_2_fu_338[45]_i_9_n_40 ;
  wire \xa1_2_fu_338[7]_i_10_n_40 ;
  wire \xa1_2_fu_338[7]_i_11_n_40 ;
  wire \xa1_2_fu_338[7]_i_12_n_40 ;
  wire \xa1_2_fu_338[7]_i_13_n_40 ;
  wire \xa1_2_fu_338[7]_i_14_n_40 ;
  wire \xa1_2_fu_338[7]_i_15_n_40 ;
  wire \xa1_2_fu_338[7]_i_16_n_40 ;
  wire \xa1_2_fu_338[7]_i_17_n_40 ;
  wire [7:0]\xa1_2_fu_338_reg[15] ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_40 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_41 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_42 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[15]_i_1_n_47 ;
  wire [7:0]\xa1_2_fu_338_reg[23] ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_40 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_41 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_42 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[23]_i_1_n_47 ;
  wire [7:0]\xa1_2_fu_338_reg[31] ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_40 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_41 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_42 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[31]_i_1_n_47 ;
  wire [7:0]\xa1_2_fu_338_reg[39] ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_40 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_41 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_42 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[39]_i_1_n_47 ;
  wire [4:0]\xa1_2_fu_338_reg[45] ;
  wire [45:0]\xa1_2_fu_338_reg[45]_0 ;
  wire \xa1_2_fu_338_reg[45]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[45]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[45]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[45]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[45]_i_1_n_47 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_40 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_41 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_42 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_43 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_44 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_45 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_46 ;
  wire \xa1_2_fu_338_reg[7]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_xa1_2_fu_338_reg[45]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_xa1_2_fu_338_reg[45]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_643_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,grp_fu_643_p2[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0[14],grp_fu_643_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_643_p1[31],grp_fu_643_p1[31],grp_fu_643_p1[31],grp_fu_643_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,grp_fu_643_p2[46:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_10__2
       (.I0(q0[22]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[21]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[21]),
        .O(grp_fu_643_p1[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_11__2
       (.I0(q0[21]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[20]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[20]),
        .O(grp_fu_643_p1[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_12__2
       (.I0(q0[20]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[19]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[19]),
        .O(grp_fu_643_p1[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_13__2
       (.I0(q0[19]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[18]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[18]),
        .O(grp_fu_643_p1[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_14__2
       (.I0(q0[18]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[17]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[17]),
        .O(grp_fu_643_p1[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_15__2
       (.I0(q0[17]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[16]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[16]),
        .O(grp_fu_643_p1[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_1__2
       (.I0(q0[31]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[30]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[30]),
        .O(grp_fu_643_p1[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_2__2
       (.I0(q0[30]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[29]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[29]),
        .O(grp_fu_643_p1[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_3__2
       (.I0(q0[29]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[28]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[28]),
        .O(grp_fu_643_p1[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_4__2
       (.I0(q0[28]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[27]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[27]),
        .O(grp_fu_643_p1[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_5__2
       (.I0(q0[27]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[26]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[26]),
        .O(grp_fu_643_p1[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_6__2
       (.I0(q0[26]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[25]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[25]),
        .O(grp_fu_643_p1[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_7__2
       (.I0(q0[25]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[24]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[24]),
        .O(grp_fu_643_p1[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_8__2
       (.I0(q0[24]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[23]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[23]),
        .O(grp_fu_643_p1[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product__0_i_9__2
       (.I0(q0[23]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[22]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[22]),
        .O(grp_fu_643_p1[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_10__4
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[5]),
        .O(grp_fu_643_p0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_11__4
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[4]),
        .O(grp_fu_643_p0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_12__4
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[3]),
        .O(grp_fu_643_p0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_13__4
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[2]),
        .O(grp_fu_643_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    tmp_product_i_14__4
       (.I0(DSP_A_B_DATA_INST_1[1]),
        .I1(Q[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(Q[2]),
        .O(grp_fu_643_p0[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    tmp_product_i_15__3
       (.I0(DSP_A_B_DATA_INST_1[0]),
        .I1(Q[0]),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(Q[2]),
        .O(grp_fu_643_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_16__2
       (.I0(q0[16]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[15]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[15]),
        .O(grp_fu_643_p1[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_17__2
       (.I0(q0[15]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[14]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[14]),
        .O(grp_fu_643_p1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_18__2
       (.I0(q0[14]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[13]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[13]),
        .O(grp_fu_643_p1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_19__2
       (.I0(q0[13]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[12]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[12]),
        .O(grp_fu_643_p1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_1__3
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[14]),
        .O(grp_fu_643_p0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_20__2
       (.I0(q0[12]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[11]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[11]),
        .O(grp_fu_643_p1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_21__2
       (.I0(q0[11]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[10]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[10]),
        .O(grp_fu_643_p1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_22__2
       (.I0(q0[10]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[9]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[9]),
        .O(grp_fu_643_p1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_23__2
       (.I0(q0[9]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[8]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[8]),
        .O(grp_fu_643_p1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_24__2
       (.I0(q0[8]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[7]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[7]),
        .O(grp_fu_643_p1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_25__2
       (.I0(q0[7]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[6]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[6]),
        .O(grp_fu_643_p1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_26__2
       (.I0(q0[6]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[5]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[5]),
        .O(grp_fu_643_p1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_27__2
       (.I0(q0[5]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[4]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[4]),
        .O(grp_fu_643_p1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_28__2
       (.I0(q0[4]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[3]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[3]),
        .O(grp_fu_643_p1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_29__2
       (.I0(q0[3]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[2]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[2]),
        .O(grp_fu_643_p1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_2__7
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[13]),
        .O(grp_fu_643_p0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_30__2
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[1]),
        .O(grp_fu_643_p1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_31__2
       (.I0(q0[1]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_3[0]),
        .O(grp_fu_643_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_32__2
       (.I0(Q[2]),
        .I1(q0[0]),
        .O(grp_fu_643_p1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_3__4
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[12]),
        .O(grp_fu_643_p0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_4__4
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[11]),
        .O(grp_fu_643_p0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_5__4
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[10]),
        .O(grp_fu_643_p0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_6__4
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[9]),
        .O(grp_fu_643_p0[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_7__4
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[8]),
        .O(grp_fu_643_p0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_8__4
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[7]),
        .O(grp_fu_643_p0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp_product_i_9__4
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q[2]),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(Q[0]),
        .I4(DSP_A_B_DATA_INST_1[6]),
        .O(grp_fu_643_p0[6]));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [15]),
        .I1(grp_fu_643_p2[15]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[13]),
        .O(\xa1_2_fu_338[15]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [14]),
        .I1(grp_fu_643_p2[14]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[12]),
        .O(\xa1_2_fu_338[15]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [13]),
        .I1(grp_fu_643_p2[13]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[11]),
        .O(\xa1_2_fu_338[15]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_13 
       (.I0(\xa1_2_fu_338_reg[45]_0 [12]),
        .I1(grp_fu_643_p2[12]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[10]),
        .O(\xa1_2_fu_338[15]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_14 
       (.I0(\xa1_2_fu_338_reg[45]_0 [11]),
        .I1(grp_fu_643_p2[11]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[9]),
        .O(\xa1_2_fu_338[15]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_15 
       (.I0(\xa1_2_fu_338_reg[45]_0 [10]),
        .I1(grp_fu_643_p2[10]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[8]),
        .O(\xa1_2_fu_338[15]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_16 
       (.I0(\xa1_2_fu_338_reg[45]_0 [9]),
        .I1(grp_fu_643_p2[9]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[7]),
        .O(\xa1_2_fu_338[15]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[15]_i_17 
       (.I0(\xa1_2_fu_338_reg[45]_0 [8]),
        .I1(grp_fu_643_p2[8]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[6]),
        .O(\xa1_2_fu_338[15]_i_17_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [23]),
        .I1(grp_fu_643_p2[23]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[21]),
        .O(\xa1_2_fu_338[23]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [22]),
        .I1(grp_fu_643_p2[22]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[20]),
        .O(\xa1_2_fu_338[23]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [21]),
        .I1(grp_fu_643_p2[21]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[19]),
        .O(\xa1_2_fu_338[23]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_13 
       (.I0(\xa1_2_fu_338_reg[45]_0 [20]),
        .I1(grp_fu_643_p2[20]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[18]),
        .O(\xa1_2_fu_338[23]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_14 
       (.I0(\xa1_2_fu_338_reg[45]_0 [19]),
        .I1(grp_fu_643_p2[19]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[17]),
        .O(\xa1_2_fu_338[23]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_15 
       (.I0(\xa1_2_fu_338_reg[45]_0 [18]),
        .I1(grp_fu_643_p2[18]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[16]),
        .O(\xa1_2_fu_338[23]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_16 
       (.I0(\xa1_2_fu_338_reg[45]_0 [17]),
        .I1(grp_fu_643_p2[17]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[15]),
        .O(\xa1_2_fu_338[23]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[23]_i_17 
       (.I0(\xa1_2_fu_338_reg[45]_0 [16]),
        .I1(grp_fu_643_p2[16]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[14]),
        .O(\xa1_2_fu_338[23]_i_17_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [31]),
        .I1(grp_fu_643_p2[31]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[29]),
        .O(\xa1_2_fu_338[31]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [30]),
        .I1(grp_fu_643_p2[30]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[28]),
        .O(\xa1_2_fu_338[31]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [29]),
        .I1(grp_fu_643_p2[29]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[27]),
        .O(\xa1_2_fu_338[31]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_13 
       (.I0(\xa1_2_fu_338_reg[45]_0 [28]),
        .I1(grp_fu_643_p2[28]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[26]),
        .O(\xa1_2_fu_338[31]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_14 
       (.I0(\xa1_2_fu_338_reg[45]_0 [27]),
        .I1(grp_fu_643_p2[27]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[25]),
        .O(\xa1_2_fu_338[31]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_15 
       (.I0(\xa1_2_fu_338_reg[45]_0 [26]),
        .I1(grp_fu_643_p2[26]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[24]),
        .O(\xa1_2_fu_338[31]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_16 
       (.I0(\xa1_2_fu_338_reg[45]_0 [25]),
        .I1(grp_fu_643_p2[25]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[23]),
        .O(\xa1_2_fu_338[31]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[31]_i_17 
       (.I0(\xa1_2_fu_338_reg[45]_0 [24]),
        .I1(grp_fu_643_p2[24]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[22]),
        .O(\xa1_2_fu_338[31]_i_17_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [39]),
        .I1(grp_fu_643_p2[39]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[39]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [38]),
        .I1(grp_fu_643_p2[38]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[39]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [37]),
        .I1(grp_fu_643_p2[37]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[39]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_13 
       (.I0(\xa1_2_fu_338_reg[45]_0 [36]),
        .I1(grp_fu_643_p2[36]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[39]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_14 
       (.I0(\xa1_2_fu_338_reg[45]_0 [35]),
        .I1(grp_fu_643_p2[35]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[33]),
        .O(\xa1_2_fu_338[39]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_15 
       (.I0(\xa1_2_fu_338_reg[45]_0 [34]),
        .I1(grp_fu_643_p2[34]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[32]),
        .O(\xa1_2_fu_338[39]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_16 
       (.I0(\xa1_2_fu_338_reg[45]_0 [33]),
        .I1(grp_fu_643_p2[33]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[31]),
        .O(\xa1_2_fu_338[39]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[39]_i_17 
       (.I0(\xa1_2_fu_338_reg[45]_0 [32]),
        .I1(grp_fu_643_p2[32]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[30]),
        .O(\xa1_2_fu_338[39]_i_17_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [42]),
        .I1(grp_fu_643_p2[42]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [41]),
        .I1(grp_fu_643_p2[41]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [40]),
        .I1(grp_fu_643_p2[40]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_7 
       (.I0(\xa1_2_fu_338_reg[45]_0 [45]),
        .I1(grp_fu_643_p2[45]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_8 
       (.I0(\xa1_2_fu_338_reg[45]_0 [44]),
        .I1(grp_fu_643_p2[44]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_8_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[45]_i_9 
       (.I0(\xa1_2_fu_338_reg[45]_0 [43]),
        .I1(grp_fu_643_p2[43]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[34]),
        .O(\xa1_2_fu_338[45]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_10 
       (.I0(\xa1_2_fu_338_reg[45]_0 [7]),
        .I1(grp_fu_643_p2[7]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[5]),
        .O(\xa1_2_fu_338[7]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_11 
       (.I0(\xa1_2_fu_338_reg[45]_0 [6]),
        .I1(grp_fu_643_p2[6]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[4]),
        .O(\xa1_2_fu_338[7]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_12 
       (.I0(\xa1_2_fu_338_reg[45]_0 [5]),
        .I1(grp_fu_643_p2[5]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[3]),
        .O(\xa1_2_fu_338[7]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_13 
       (.I0(\xa1_2_fu_338_reg[45]_0 [4]),
        .I1(grp_fu_643_p2[4]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[2]),
        .O(\xa1_2_fu_338[7]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_14 
       (.I0(\xa1_2_fu_338_reg[45]_0 [3]),
        .I1(grp_fu_643_p2[3]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[1]),
        .O(\xa1_2_fu_338[7]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa1_2_fu_338[7]_i_15 
       (.I0(\xa1_2_fu_338_reg[45]_0 [2]),
        .I1(grp_fu_643_p2[2]),
        .I2(Q[1]),
        .I3(sext_ln333_fu_2450_p1[0]),
        .O(\xa1_2_fu_338[7]_i_15_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa1_2_fu_338[7]_i_16 
       (.I0(\xa1_2_fu_338_reg[45]_0 [1]),
        .I1(Q[1]),
        .I2(grp_fu_643_p2[1]),
        .O(\xa1_2_fu_338[7]_i_16_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa1_2_fu_338[7]_i_17 
       (.I0(\xa1_2_fu_338_reg[45]_0 [0]),
        .I1(Q[1]),
        .I2(grp_fu_643_p2[0]),
        .O(\xa1_2_fu_338[7]_i_17_n_40 ));
  CARRY8 \xa1_2_fu_338_reg[15]_i_1 
       (.CI(\xa1_2_fu_338_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[15]_i_1_n_40 ,\xa1_2_fu_338_reg[15]_i_1_n_41 ,\xa1_2_fu_338_reg[15]_i_1_n_42 ,\xa1_2_fu_338_reg[15]_i_1_n_43 ,\xa1_2_fu_338_reg[15]_i_1_n_44 ,\xa1_2_fu_338_reg[15]_i_1_n_45 ,\xa1_2_fu_338_reg[15]_i_1_n_46 ,\xa1_2_fu_338_reg[15]_i_1_n_47 }),
        .DI(\xa1_2_fu_338_reg[15] ),
        .O(D[15:8]),
        .S({\xa1_2_fu_338[15]_i_10_n_40 ,\xa1_2_fu_338[15]_i_11_n_40 ,\xa1_2_fu_338[15]_i_12_n_40 ,\xa1_2_fu_338[15]_i_13_n_40 ,\xa1_2_fu_338[15]_i_14_n_40 ,\xa1_2_fu_338[15]_i_15_n_40 ,\xa1_2_fu_338[15]_i_16_n_40 ,\xa1_2_fu_338[15]_i_17_n_40 }));
  CARRY8 \xa1_2_fu_338_reg[23]_i_1 
       (.CI(\xa1_2_fu_338_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[23]_i_1_n_40 ,\xa1_2_fu_338_reg[23]_i_1_n_41 ,\xa1_2_fu_338_reg[23]_i_1_n_42 ,\xa1_2_fu_338_reg[23]_i_1_n_43 ,\xa1_2_fu_338_reg[23]_i_1_n_44 ,\xa1_2_fu_338_reg[23]_i_1_n_45 ,\xa1_2_fu_338_reg[23]_i_1_n_46 ,\xa1_2_fu_338_reg[23]_i_1_n_47 }),
        .DI(\xa1_2_fu_338_reg[23] ),
        .O(D[23:16]),
        .S({\xa1_2_fu_338[23]_i_10_n_40 ,\xa1_2_fu_338[23]_i_11_n_40 ,\xa1_2_fu_338[23]_i_12_n_40 ,\xa1_2_fu_338[23]_i_13_n_40 ,\xa1_2_fu_338[23]_i_14_n_40 ,\xa1_2_fu_338[23]_i_15_n_40 ,\xa1_2_fu_338[23]_i_16_n_40 ,\xa1_2_fu_338[23]_i_17_n_40 }));
  CARRY8 \xa1_2_fu_338_reg[31]_i_1 
       (.CI(\xa1_2_fu_338_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[31]_i_1_n_40 ,\xa1_2_fu_338_reg[31]_i_1_n_41 ,\xa1_2_fu_338_reg[31]_i_1_n_42 ,\xa1_2_fu_338_reg[31]_i_1_n_43 ,\xa1_2_fu_338_reg[31]_i_1_n_44 ,\xa1_2_fu_338_reg[31]_i_1_n_45 ,\xa1_2_fu_338_reg[31]_i_1_n_46 ,\xa1_2_fu_338_reg[31]_i_1_n_47 }),
        .DI(\xa1_2_fu_338_reg[31] ),
        .O(D[31:24]),
        .S({\xa1_2_fu_338[31]_i_10_n_40 ,\xa1_2_fu_338[31]_i_11_n_40 ,\xa1_2_fu_338[31]_i_12_n_40 ,\xa1_2_fu_338[31]_i_13_n_40 ,\xa1_2_fu_338[31]_i_14_n_40 ,\xa1_2_fu_338[31]_i_15_n_40 ,\xa1_2_fu_338[31]_i_16_n_40 ,\xa1_2_fu_338[31]_i_17_n_40 }));
  CARRY8 \xa1_2_fu_338_reg[39]_i_1 
       (.CI(\xa1_2_fu_338_reg[31]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[39]_i_1_n_40 ,\xa1_2_fu_338_reg[39]_i_1_n_41 ,\xa1_2_fu_338_reg[39]_i_1_n_42 ,\xa1_2_fu_338_reg[39]_i_1_n_43 ,\xa1_2_fu_338_reg[39]_i_1_n_44 ,\xa1_2_fu_338_reg[39]_i_1_n_45 ,\xa1_2_fu_338_reg[39]_i_1_n_46 ,\xa1_2_fu_338_reg[39]_i_1_n_47 }),
        .DI(\xa1_2_fu_338_reg[39] ),
        .O(D[39:32]),
        .S({\xa1_2_fu_338[39]_i_10_n_40 ,\xa1_2_fu_338[39]_i_11_n_40 ,\xa1_2_fu_338[39]_i_12_n_40 ,\xa1_2_fu_338[39]_i_13_n_40 ,\xa1_2_fu_338[39]_i_14_n_40 ,\xa1_2_fu_338[39]_i_15_n_40 ,\xa1_2_fu_338[39]_i_16_n_40 ,\xa1_2_fu_338[39]_i_17_n_40 }));
  CARRY8 \xa1_2_fu_338_reg[45]_i_1 
       (.CI(\xa1_2_fu_338_reg[39]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xa1_2_fu_338_reg[45]_i_1_CO_UNCONNECTED [7:5],\xa1_2_fu_338_reg[45]_i_1_n_43 ,\xa1_2_fu_338_reg[45]_i_1_n_44 ,\xa1_2_fu_338_reg[45]_i_1_n_45 ,\xa1_2_fu_338_reg[45]_i_1_n_46 ,\xa1_2_fu_338_reg[45]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,\xa1_2_fu_338_reg[45] }),
        .O({\NLW_xa1_2_fu_338_reg[45]_i_1_O_UNCONNECTED [7:6],D[45:40]}),
        .S({1'b0,1'b0,\xa1_2_fu_338[45]_i_7_n_40 ,\xa1_2_fu_338[45]_i_8_n_40 ,\xa1_2_fu_338[45]_i_9_n_40 ,\xa1_2_fu_338[45]_i_10_n_40 ,\xa1_2_fu_338[45]_i_11_n_40 ,\xa1_2_fu_338[45]_i_12_n_40 }));
  CARRY8 \xa1_2_fu_338_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xa1_2_fu_338_reg[7]_i_1_n_40 ,\xa1_2_fu_338_reg[7]_i_1_n_41 ,\xa1_2_fu_338_reg[7]_i_1_n_42 ,\xa1_2_fu_338_reg[7]_i_1_n_43 ,\xa1_2_fu_338_reg[7]_i_1_n_44 ,\xa1_2_fu_338_reg[7]_i_1_n_45 ,\xa1_2_fu_338_reg[7]_i_1_n_46 ,\xa1_2_fu_338_reg[7]_i_1_n_47 }),
        .DI(DI),
        .O(D[7:0]),
        .S({\xa1_2_fu_338[7]_i_10_n_40 ,\xa1_2_fu_338[7]_i_11_n_40 ,\xa1_2_fu_338[7]_i_12_n_40 ,\xa1_2_fu_338[7]_i_13_n_40 ,\xa1_2_fu_338[7]_i_14_n_40 ,\xa1_2_fu_338[7]_i_15_n_40 ,\xa1_2_fu_338[7]_i_16_n_40 ,\xa1_2_fu_338[7]_i_17_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12
   (P,
    B,
    O,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[22]_2 ,
    \ap_CS_fsm_reg[22]_3 ,
    h_address1,
    \idx204_fu_330_reg[3] ,
    \idx204_fu_330_reg[4] ,
    CEA2,
    DSP_ALU_INST,
    ap_clk,
    q00,
    Q,
    S,
    xa2_2_fu_334_reg_7_sp_1,
    \xa2_2_fu_334_reg[7]_0 ,
    \xa2_2_fu_334_reg[39] ,
    \xa2_2_fu_334_reg[7]_1 ,
    q0,
    sext_ln333_1_fu_2459_p1,
    xa2_2_fu_334_reg,
    \q1_reg[8] ,
    \q1_reg[8]_0 ,
    \q1_reg[8]_1 ,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0);
  output [0:0]P;
  output [11:0]B;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[22] ;
  output [7:0]\ap_CS_fsm_reg[22]_0 ;
  output [7:0]\ap_CS_fsm_reg[22]_1 ;
  output [7:0]\ap_CS_fsm_reg[22]_2 ;
  output [5:0]\ap_CS_fsm_reg[22]_3 ;
  output [1:0]h_address1;
  output \idx204_fu_330_reg[3] ;
  output \idx204_fu_330_reg[4] ;
  input CEA2;
  input DSP_ALU_INST;
  input ap_clk;
  input [31:0]q00;
  input [1:0]Q;
  input [0:0]S;
  input xa2_2_fu_334_reg_7_sp_1;
  input \xa2_2_fu_334_reg[7]_0 ;
  input [33:0]\xa2_2_fu_334_reg[39] ;
  input [1:0]\xa2_2_fu_334_reg[7]_1 ;
  input [1:0]q0;
  input [34:0]sext_ln333_1_fu_2459_p1;
  input [8:0]xa2_2_fu_334_reg;
  input [3:0]\q1_reg[8] ;
  input [0:0]\q1_reg[8]_0 ;
  input [1:0]\q1_reg[8]_1 ;
  input [0:0]DSP_A_B_DATA_INST;
  input [0:0]DSP_A_B_DATA_INST_0;

  wire [11:0]B;
  wire CEA2;
  wire DSP_ALU_INST;
  wire [0:0]DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire [7:0]O;
  wire [0:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:0]\ap_CS_fsm_reg[22] ;
  wire [7:0]\ap_CS_fsm_reg[22]_0 ;
  wire [7:0]\ap_CS_fsm_reg[22]_1 ;
  wire [7:0]\ap_CS_fsm_reg[22]_2 ;
  wire [5:0]\ap_CS_fsm_reg[22]_3 ;
  wire ap_clk;
  wire [1:0]h_address1;
  wire \idx204_fu_330_reg[3] ;
  wire \idx204_fu_330_reg[4] ;
  wire [1:0]q0;
  wire [31:0]q00;
  wire [3:0]\q1_reg[8] ;
  wire [0:0]\q1_reg[8]_0 ;
  wire [1:0]\q1_reg[8]_1 ;
  wire [34:0]sext_ln333_1_fu_2459_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [44:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \xa2_2_fu_334[0]_i_10_n_40 ;
  wire \xa2_2_fu_334[0]_i_11_n_40 ;
  wire \xa2_2_fu_334[0]_i_12_n_40 ;
  wire \xa2_2_fu_334[0]_i_13_n_40 ;
  wire \xa2_2_fu_334[0]_i_14_n_40 ;
  wire \xa2_2_fu_334[0]_i_15_n_40 ;
  wire \xa2_2_fu_334[0]_i_16_n_40 ;
  wire \xa2_2_fu_334[0]_i_17_n_40 ;
  wire \xa2_2_fu_334[0]_i_2_n_40 ;
  wire \xa2_2_fu_334[0]_i_3_n_40 ;
  wire \xa2_2_fu_334[0]_i_4_n_40 ;
  wire \xa2_2_fu_334[0]_i_5_n_40 ;
  wire \xa2_2_fu_334[0]_i_6_n_40 ;
  wire \xa2_2_fu_334[0]_i_7_n_40 ;
  wire \xa2_2_fu_334[0]_i_8_n_40 ;
  wire \xa2_2_fu_334[0]_i_9_n_40 ;
  wire \xa2_2_fu_334[16]_i_10_n_40 ;
  wire \xa2_2_fu_334[16]_i_11_n_40 ;
  wire \xa2_2_fu_334[16]_i_12_n_40 ;
  wire \xa2_2_fu_334[16]_i_13_n_40 ;
  wire \xa2_2_fu_334[16]_i_14_n_40 ;
  wire \xa2_2_fu_334[16]_i_15_n_40 ;
  wire \xa2_2_fu_334[16]_i_16_n_40 ;
  wire \xa2_2_fu_334[16]_i_17_n_40 ;
  wire \xa2_2_fu_334[16]_i_2_n_40 ;
  wire \xa2_2_fu_334[16]_i_3_n_40 ;
  wire \xa2_2_fu_334[16]_i_4_n_40 ;
  wire \xa2_2_fu_334[16]_i_5_n_40 ;
  wire \xa2_2_fu_334[16]_i_6_n_40 ;
  wire \xa2_2_fu_334[16]_i_7_n_40 ;
  wire \xa2_2_fu_334[16]_i_8_n_40 ;
  wire \xa2_2_fu_334[16]_i_9_n_40 ;
  wire \xa2_2_fu_334[24]_i_10_n_40 ;
  wire \xa2_2_fu_334[24]_i_11_n_40 ;
  wire \xa2_2_fu_334[24]_i_12_n_40 ;
  wire \xa2_2_fu_334[24]_i_13_n_40 ;
  wire \xa2_2_fu_334[24]_i_14_n_40 ;
  wire \xa2_2_fu_334[24]_i_15_n_40 ;
  wire \xa2_2_fu_334[24]_i_16_n_40 ;
  wire \xa2_2_fu_334[24]_i_17_n_40 ;
  wire \xa2_2_fu_334[24]_i_2_n_40 ;
  wire \xa2_2_fu_334[24]_i_3_n_40 ;
  wire \xa2_2_fu_334[24]_i_4_n_40 ;
  wire \xa2_2_fu_334[24]_i_5_n_40 ;
  wire \xa2_2_fu_334[24]_i_6_n_40 ;
  wire \xa2_2_fu_334[24]_i_7_n_40 ;
  wire \xa2_2_fu_334[24]_i_8_n_40 ;
  wire \xa2_2_fu_334[24]_i_9_n_40 ;
  wire \xa2_2_fu_334[32]_i_10_n_40 ;
  wire \xa2_2_fu_334[32]_i_11_n_40 ;
  wire \xa2_2_fu_334[32]_i_12_n_40 ;
  wire \xa2_2_fu_334[32]_i_13_n_40 ;
  wire \xa2_2_fu_334[32]_i_14_n_40 ;
  wire \xa2_2_fu_334[32]_i_15_n_40 ;
  wire \xa2_2_fu_334[32]_i_16_n_40 ;
  wire \xa2_2_fu_334[32]_i_17_n_40 ;
  wire \xa2_2_fu_334[32]_i_2_n_40 ;
  wire \xa2_2_fu_334[32]_i_3_n_40 ;
  wire \xa2_2_fu_334[32]_i_4_n_40 ;
  wire \xa2_2_fu_334[32]_i_5_n_40 ;
  wire \xa2_2_fu_334[32]_i_6_n_40 ;
  wire \xa2_2_fu_334[32]_i_7_n_40 ;
  wire \xa2_2_fu_334[32]_i_8_n_40 ;
  wire \xa2_2_fu_334[32]_i_9_n_40 ;
  wire \xa2_2_fu_334[40]_i_10_n_40 ;
  wire \xa2_2_fu_334[40]_i_11_n_40 ;
  wire \xa2_2_fu_334[40]_i_12_n_40 ;
  wire \xa2_2_fu_334[40]_i_2_n_40 ;
  wire \xa2_2_fu_334[40]_i_3_n_40 ;
  wire \xa2_2_fu_334[40]_i_4_n_40 ;
  wire \xa2_2_fu_334[40]_i_5_n_40 ;
  wire \xa2_2_fu_334[40]_i_6_n_40 ;
  wire \xa2_2_fu_334[40]_i_8_n_40 ;
  wire \xa2_2_fu_334[40]_i_9_n_40 ;
  wire \xa2_2_fu_334[8]_i_10_n_40 ;
  wire \xa2_2_fu_334[8]_i_11_n_40 ;
  wire \xa2_2_fu_334[8]_i_12_n_40 ;
  wire \xa2_2_fu_334[8]_i_13_n_40 ;
  wire \xa2_2_fu_334[8]_i_14_n_40 ;
  wire \xa2_2_fu_334[8]_i_15_n_40 ;
  wire \xa2_2_fu_334[8]_i_16_n_40 ;
  wire \xa2_2_fu_334[8]_i_17_n_40 ;
  wire \xa2_2_fu_334[8]_i_2_n_40 ;
  wire \xa2_2_fu_334[8]_i_3_n_40 ;
  wire \xa2_2_fu_334[8]_i_4_n_40 ;
  wire \xa2_2_fu_334[8]_i_5_n_40 ;
  wire \xa2_2_fu_334[8]_i_6_n_40 ;
  wire \xa2_2_fu_334[8]_i_7_n_40 ;
  wire \xa2_2_fu_334[8]_i_8_n_40 ;
  wire \xa2_2_fu_334[8]_i_9_n_40 ;
  wire [8:0]xa2_2_fu_334_reg;
  wire \xa2_2_fu_334_reg[0]_i_1_n_40 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_41 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_42 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[0]_i_1_n_47 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_40 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_41 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_42 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[16]_i_1_n_47 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_40 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_41 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_42 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[24]_i_1_n_47 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_40 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_41 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_42 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[32]_i_1_n_47 ;
  wire [33:0]\xa2_2_fu_334_reg[39] ;
  wire \xa2_2_fu_334_reg[40]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[40]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[40]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[40]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[40]_i_1_n_47 ;
  wire \xa2_2_fu_334_reg[7]_0 ;
  wire [1:0]\xa2_2_fu_334_reg[7]_1 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_40 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_41 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_42 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_43 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_44 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_45 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_46 ;
  wire \xa2_2_fu_334_reg[8]_i_1_n_47 ;
  wire xa2_2_fu_334_reg_7_sn_1;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_xa2_2_fu_334_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_xa2_2_fu_334_reg[40]_i_1_O_UNCONNECTED ;

  assign xa2_2_fu_334_reg_7_sn_1 = xa2_2_fu_334_reg_7_sp_1;
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11:10],B[10:0],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11],B[11:10],B[10:0],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,P,tmp_product__1[44:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h00001015656A202A)) 
    tmp_product_i_10__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(\q1_reg[8] [0]),
        .I2(\q1_reg[8]_0 ),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(h_address1[0]),
        .I5(h_address1[1]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'h0000BABF9A95DFD5)) 
    tmp_product_i_11__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(\q1_reg[8] [0]),
        .I2(\q1_reg[8]_0 ),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(h_address1[1]),
        .I5(h_address1[0]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hF0F0F0888888F088)) 
    tmp_product_i_12__8
       (.I0(\idx204_fu_330_reg[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(\idx204_fu_330_reg[3] ),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(\q1_reg[8]_0 ),
        .I5(\q1_reg[8] [0]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h22222222D1DDD111)) 
    tmp_product_i_13__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(h_address1[0]),
        .I2(\q1_reg[8] [0]),
        .I3(\q1_reg[8]_0 ),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(h_address1[1]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    tmp_product_i_14__8
       (.I0(\q1_reg[8] [2]),
        .I1(\q1_reg[8] [0]),
        .I2(\q1_reg[8] [1]),
        .I3(\q1_reg[8]_0 ),
        .I4(\q1_reg[8]_1 [0]),
        .O(h_address1[0]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    tmp_product_i_16__6
       (.I0(\q1_reg[8] [3]),
        .I1(\q1_reg[8] [1]),
        .I2(\q1_reg[8] [0]),
        .I3(\q1_reg[8] [2]),
        .I4(\q1_reg[8]_0 ),
        .I5(\q1_reg[8]_1 [1]),
        .O(h_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product_i_17__6
       (.I0(h_address1[1]),
        .I1(h_address1[0]),
        .O(\idx204_fu_330_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_18__6
       (.I0(h_address1[0]),
        .I1(h_address1[1]),
        .O(\idx204_fu_330_reg[3] ));
  LUT6 #(
    .INIT(64'h4440004077788878)) 
    tmp_product_i_2__11
       (.I0(h_address1[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(\q1_reg[8]_0 ),
        .I4(\q1_reg[8] [0]),
        .I5(h_address1[1]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'h202220007C777CCC)) 
    tmp_product_i_3__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(h_address1[0]),
        .I2(\q1_reg[8] [0]),
        .I3(\q1_reg[8]_0 ),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(h_address1[1]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'h0000BABF8A80CFC0)) 
    tmp_product_i_4__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(\q1_reg[8] [0]),
        .I2(\q1_reg[8]_0 ),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(h_address1[1]),
        .I5(h_address1[0]),
        .O(B[9]));
  LUT6 #(
    .INIT(64'h0000BABF8A80EFEA)) 
    tmp_product_i_5__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(\q1_reg[8] [0]),
        .I2(\q1_reg[8]_0 ),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(h_address1[1]),
        .I5(h_address1[0]),
        .O(B[8]));
  LUT6 #(
    .INIT(64'h6363630000006300)) 
    tmp_product_i_6__8
       (.I0(h_address1[0]),
        .I1(h_address1[1]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(\q1_reg[8]_0 ),
        .I5(\q1_reg[8] [0]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'h4440004077744474)) 
    tmp_product_i_7__8
       (.I0(h_address1[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(\q1_reg[8]_0 ),
        .I4(\q1_reg[8] [0]),
        .I5(h_address1[1]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h23222333F3FFF333)) 
    tmp_product_i_8__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(h_address1[1]),
        .I2(\q1_reg[8] [0]),
        .I3(\q1_reg[8]_0 ),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(h_address1[0]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h20222000D1DDD111)) 
    tmp_product_i_9__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(h_address1[0]),
        .I2(\q1_reg[8] [0]),
        .I3(\q1_reg[8]_0 ),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(h_address1[1]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[0]_i_10 
       (.I0(tmp_product__1[7]),
        .I1(\xa2_2_fu_334_reg[39] [5]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[3]),
        .O(\xa2_2_fu_334[0]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[0]_i_11 
       (.I0(tmp_product__1[6]),
        .I1(\xa2_2_fu_334_reg[39] [4]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[2]),
        .O(\xa2_2_fu_334[0]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[0]_i_12 
       (.I0(tmp_product__1[5]),
        .I1(\xa2_2_fu_334_reg[39] [3]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[1]),
        .O(\xa2_2_fu_334[0]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[0]_i_13 
       (.I0(tmp_product__1[4]),
        .I1(\xa2_2_fu_334_reg[39] [2]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[0]),
        .O(\xa2_2_fu_334[0]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \xa2_2_fu_334[0]_i_14 
       (.I0(tmp_product__1[3]),
        .I1(\xa2_2_fu_334_reg[39] [1]),
        .I2(Q[0]),
        .I3(\xa2_2_fu_334_reg[7]_1 [1]),
        .I4(Q[1]),
        .I5(q0[1]),
        .O(\xa2_2_fu_334[0]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \xa2_2_fu_334[0]_i_15 
       (.I0(tmp_product__1[2]),
        .I1(\xa2_2_fu_334_reg[39] [0]),
        .I2(Q[0]),
        .I3(\xa2_2_fu_334_reg[7]_1 [0]),
        .I4(Q[1]),
        .I5(q0[0]),
        .O(\xa2_2_fu_334[0]_i_15_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa2_2_fu_334[0]_i_16 
       (.I0(tmp_product__1[1]),
        .I1(Q[0]),
        .I2(\xa2_2_fu_334_reg[7]_0 ),
        .O(\xa2_2_fu_334[0]_i_16_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xa2_2_fu_334[0]_i_17 
       (.I0(tmp_product__1[0]),
        .I1(Q[0]),
        .I2(xa2_2_fu_334_reg_7_sn_1),
        .O(\xa2_2_fu_334[0]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_2 
       (.I0(tmp_product__1[7]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_3 
       (.I0(tmp_product__1[6]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_4 
       (.I0(tmp_product__1[5]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_5 
       (.I0(tmp_product__1[4]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_6 
       (.I0(tmp_product__1[3]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_7 
       (.I0(tmp_product__1[2]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_8 
       (.I0(tmp_product__1[1]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[0]_i_9 
       (.I0(tmp_product__1[0]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[0]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_10 
       (.I0(tmp_product__1[23]),
        .I1(\xa2_2_fu_334_reg[39] [21]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[19]),
        .O(\xa2_2_fu_334[16]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_11 
       (.I0(tmp_product__1[22]),
        .I1(\xa2_2_fu_334_reg[39] [20]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[18]),
        .O(\xa2_2_fu_334[16]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_12 
       (.I0(tmp_product__1[21]),
        .I1(\xa2_2_fu_334_reg[39] [19]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[17]),
        .O(\xa2_2_fu_334[16]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_13 
       (.I0(tmp_product__1[20]),
        .I1(\xa2_2_fu_334_reg[39] [18]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[16]),
        .O(\xa2_2_fu_334[16]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_14 
       (.I0(tmp_product__1[19]),
        .I1(\xa2_2_fu_334_reg[39] [17]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[15]),
        .O(\xa2_2_fu_334[16]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_15 
       (.I0(tmp_product__1[18]),
        .I1(\xa2_2_fu_334_reg[39] [16]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[14]),
        .O(\xa2_2_fu_334[16]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_16 
       (.I0(tmp_product__1[17]),
        .I1(\xa2_2_fu_334_reg[39] [15]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[13]),
        .O(\xa2_2_fu_334[16]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[16]_i_17 
       (.I0(tmp_product__1[16]),
        .I1(\xa2_2_fu_334_reg[39] [14]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[12]),
        .O(\xa2_2_fu_334[16]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_2 
       (.I0(tmp_product__1[23]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_3 
       (.I0(tmp_product__1[22]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_4 
       (.I0(tmp_product__1[21]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_5 
       (.I0(tmp_product__1[20]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_6 
       (.I0(tmp_product__1[19]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_7 
       (.I0(tmp_product__1[18]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_8 
       (.I0(tmp_product__1[17]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[16]_i_9 
       (.I0(tmp_product__1[16]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[16]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_10 
       (.I0(tmp_product__1[31]),
        .I1(\xa2_2_fu_334_reg[39] [29]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[27]),
        .O(\xa2_2_fu_334[24]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_11 
       (.I0(tmp_product__1[30]),
        .I1(\xa2_2_fu_334_reg[39] [28]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[26]),
        .O(\xa2_2_fu_334[24]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_12 
       (.I0(tmp_product__1[29]),
        .I1(\xa2_2_fu_334_reg[39] [27]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[25]),
        .O(\xa2_2_fu_334[24]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_13 
       (.I0(tmp_product__1[28]),
        .I1(\xa2_2_fu_334_reg[39] [26]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[24]),
        .O(\xa2_2_fu_334[24]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_14 
       (.I0(tmp_product__1[27]),
        .I1(\xa2_2_fu_334_reg[39] [25]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[23]),
        .O(\xa2_2_fu_334[24]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_15 
       (.I0(tmp_product__1[26]),
        .I1(\xa2_2_fu_334_reg[39] [24]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[22]),
        .O(\xa2_2_fu_334[24]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_16 
       (.I0(tmp_product__1[25]),
        .I1(\xa2_2_fu_334_reg[39] [23]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[21]),
        .O(\xa2_2_fu_334[24]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[24]_i_17 
       (.I0(tmp_product__1[24]),
        .I1(\xa2_2_fu_334_reg[39] [22]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[20]),
        .O(\xa2_2_fu_334[24]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_2 
       (.I0(tmp_product__1[31]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_3 
       (.I0(tmp_product__1[30]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_4 
       (.I0(tmp_product__1[29]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_5 
       (.I0(tmp_product__1[28]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_6 
       (.I0(tmp_product__1[27]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_7 
       (.I0(tmp_product__1[26]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_8 
       (.I0(tmp_product__1[25]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[24]_i_9 
       (.I0(tmp_product__1[24]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[24]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_10 
       (.I0(tmp_product__1[39]),
        .I1(xa2_2_fu_334_reg[3]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[32]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_11 
       (.I0(tmp_product__1[38]),
        .I1(xa2_2_fu_334_reg[2]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[32]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_12 
       (.I0(tmp_product__1[37]),
        .I1(xa2_2_fu_334_reg[1]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[33]),
        .O(\xa2_2_fu_334[32]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_13 
       (.I0(tmp_product__1[36]),
        .I1(xa2_2_fu_334_reg[0]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[32]),
        .O(\xa2_2_fu_334[32]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_14 
       (.I0(tmp_product__1[35]),
        .I1(\xa2_2_fu_334_reg[39] [33]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[31]),
        .O(\xa2_2_fu_334[32]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_15 
       (.I0(tmp_product__1[34]),
        .I1(\xa2_2_fu_334_reg[39] [32]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[30]),
        .O(\xa2_2_fu_334[32]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_16 
       (.I0(tmp_product__1[33]),
        .I1(\xa2_2_fu_334_reg[39] [31]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[29]),
        .O(\xa2_2_fu_334[32]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[32]_i_17 
       (.I0(tmp_product__1[32]),
        .I1(\xa2_2_fu_334_reg[39] [30]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[28]),
        .O(\xa2_2_fu_334[32]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_2 
       (.I0(tmp_product__1[39]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_3 
       (.I0(tmp_product__1[38]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_4 
       (.I0(tmp_product__1[37]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_5 
       (.I0(tmp_product__1[36]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_6 
       (.I0(tmp_product__1[35]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_7 
       (.I0(tmp_product__1[34]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_8 
       (.I0(tmp_product__1[33]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[32]_i_9 
       (.I0(tmp_product__1[32]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[32]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[40]_i_10 
       (.I0(tmp_product__1[42]),
        .I1(xa2_2_fu_334_reg[6]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[40]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[40]_i_11 
       (.I0(tmp_product__1[41]),
        .I1(xa2_2_fu_334_reg[5]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[40]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[40]_i_12 
       (.I0(tmp_product__1[40]),
        .I1(xa2_2_fu_334_reg[4]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[40]_i_12_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[40]_i_2 
       (.I0(tmp_product__1[44]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[40]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[40]_i_3 
       (.I0(tmp_product__1[43]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[40]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[40]_i_4 
       (.I0(tmp_product__1[42]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[40]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[40]_i_5 
       (.I0(tmp_product__1[41]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[40]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[40]_i_6 
       (.I0(tmp_product__1[40]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[40]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[40]_i_8 
       (.I0(tmp_product__1[44]),
        .I1(xa2_2_fu_334_reg[8]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[40]_i_8_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[40]_i_9 
       (.I0(tmp_product__1[43]),
        .I1(xa2_2_fu_334_reg[7]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[34]),
        .O(\xa2_2_fu_334[40]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_10 
       (.I0(tmp_product__1[15]),
        .I1(\xa2_2_fu_334_reg[39] [13]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[11]),
        .O(\xa2_2_fu_334[8]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_11 
       (.I0(tmp_product__1[14]),
        .I1(\xa2_2_fu_334_reg[39] [12]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[10]),
        .O(\xa2_2_fu_334[8]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_12 
       (.I0(tmp_product__1[13]),
        .I1(\xa2_2_fu_334_reg[39] [11]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[9]),
        .O(\xa2_2_fu_334[8]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_13 
       (.I0(tmp_product__1[12]),
        .I1(\xa2_2_fu_334_reg[39] [10]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[8]),
        .O(\xa2_2_fu_334[8]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_14 
       (.I0(tmp_product__1[11]),
        .I1(\xa2_2_fu_334_reg[39] [9]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[7]),
        .O(\xa2_2_fu_334[8]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_15 
       (.I0(tmp_product__1[10]),
        .I1(\xa2_2_fu_334_reg[39] [8]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[6]),
        .O(\xa2_2_fu_334[8]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_16 
       (.I0(tmp_product__1[9]),
        .I1(\xa2_2_fu_334_reg[39] [7]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[5]),
        .O(\xa2_2_fu_334[8]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xa2_2_fu_334[8]_i_17 
       (.I0(tmp_product__1[8]),
        .I1(\xa2_2_fu_334_reg[39] [6]),
        .I2(Q[0]),
        .I3(sext_ln333_1_fu_2459_p1[4]),
        .O(\xa2_2_fu_334[8]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_2 
       (.I0(tmp_product__1[15]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_3 
       (.I0(tmp_product__1[14]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_4 
       (.I0(tmp_product__1[13]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_5 
       (.I0(tmp_product__1[12]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_6 
       (.I0(tmp_product__1[11]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_7 
       (.I0(tmp_product__1[10]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_8 
       (.I0(tmp_product__1[9]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xa2_2_fu_334[8]_i_9 
       (.I0(tmp_product__1[8]),
        .I1(Q[0]),
        .O(\xa2_2_fu_334[8]_i_9_n_40 ));
  CARRY8 \xa2_2_fu_334_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xa2_2_fu_334_reg[0]_i_1_n_40 ,\xa2_2_fu_334_reg[0]_i_1_n_41 ,\xa2_2_fu_334_reg[0]_i_1_n_42 ,\xa2_2_fu_334_reg[0]_i_1_n_43 ,\xa2_2_fu_334_reg[0]_i_1_n_44 ,\xa2_2_fu_334_reg[0]_i_1_n_45 ,\xa2_2_fu_334_reg[0]_i_1_n_46 ,\xa2_2_fu_334_reg[0]_i_1_n_47 }),
        .DI({\xa2_2_fu_334[0]_i_2_n_40 ,\xa2_2_fu_334[0]_i_3_n_40 ,\xa2_2_fu_334[0]_i_4_n_40 ,\xa2_2_fu_334[0]_i_5_n_40 ,\xa2_2_fu_334[0]_i_6_n_40 ,\xa2_2_fu_334[0]_i_7_n_40 ,\xa2_2_fu_334[0]_i_8_n_40 ,\xa2_2_fu_334[0]_i_9_n_40 }),
        .O(O),
        .S({\xa2_2_fu_334[0]_i_10_n_40 ,\xa2_2_fu_334[0]_i_11_n_40 ,\xa2_2_fu_334[0]_i_12_n_40 ,\xa2_2_fu_334[0]_i_13_n_40 ,\xa2_2_fu_334[0]_i_14_n_40 ,\xa2_2_fu_334[0]_i_15_n_40 ,\xa2_2_fu_334[0]_i_16_n_40 ,\xa2_2_fu_334[0]_i_17_n_40 }));
  CARRY8 \xa2_2_fu_334_reg[16]_i_1 
       (.CI(\xa2_2_fu_334_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa2_2_fu_334_reg[16]_i_1_n_40 ,\xa2_2_fu_334_reg[16]_i_1_n_41 ,\xa2_2_fu_334_reg[16]_i_1_n_42 ,\xa2_2_fu_334_reg[16]_i_1_n_43 ,\xa2_2_fu_334_reg[16]_i_1_n_44 ,\xa2_2_fu_334_reg[16]_i_1_n_45 ,\xa2_2_fu_334_reg[16]_i_1_n_46 ,\xa2_2_fu_334_reg[16]_i_1_n_47 }),
        .DI({\xa2_2_fu_334[16]_i_2_n_40 ,\xa2_2_fu_334[16]_i_3_n_40 ,\xa2_2_fu_334[16]_i_4_n_40 ,\xa2_2_fu_334[16]_i_5_n_40 ,\xa2_2_fu_334[16]_i_6_n_40 ,\xa2_2_fu_334[16]_i_7_n_40 ,\xa2_2_fu_334[16]_i_8_n_40 ,\xa2_2_fu_334[16]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[22]_0 ),
        .S({\xa2_2_fu_334[16]_i_10_n_40 ,\xa2_2_fu_334[16]_i_11_n_40 ,\xa2_2_fu_334[16]_i_12_n_40 ,\xa2_2_fu_334[16]_i_13_n_40 ,\xa2_2_fu_334[16]_i_14_n_40 ,\xa2_2_fu_334[16]_i_15_n_40 ,\xa2_2_fu_334[16]_i_16_n_40 ,\xa2_2_fu_334[16]_i_17_n_40 }));
  CARRY8 \xa2_2_fu_334_reg[24]_i_1 
       (.CI(\xa2_2_fu_334_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa2_2_fu_334_reg[24]_i_1_n_40 ,\xa2_2_fu_334_reg[24]_i_1_n_41 ,\xa2_2_fu_334_reg[24]_i_1_n_42 ,\xa2_2_fu_334_reg[24]_i_1_n_43 ,\xa2_2_fu_334_reg[24]_i_1_n_44 ,\xa2_2_fu_334_reg[24]_i_1_n_45 ,\xa2_2_fu_334_reg[24]_i_1_n_46 ,\xa2_2_fu_334_reg[24]_i_1_n_47 }),
        .DI({\xa2_2_fu_334[24]_i_2_n_40 ,\xa2_2_fu_334[24]_i_3_n_40 ,\xa2_2_fu_334[24]_i_4_n_40 ,\xa2_2_fu_334[24]_i_5_n_40 ,\xa2_2_fu_334[24]_i_6_n_40 ,\xa2_2_fu_334[24]_i_7_n_40 ,\xa2_2_fu_334[24]_i_8_n_40 ,\xa2_2_fu_334[24]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[22]_1 ),
        .S({\xa2_2_fu_334[24]_i_10_n_40 ,\xa2_2_fu_334[24]_i_11_n_40 ,\xa2_2_fu_334[24]_i_12_n_40 ,\xa2_2_fu_334[24]_i_13_n_40 ,\xa2_2_fu_334[24]_i_14_n_40 ,\xa2_2_fu_334[24]_i_15_n_40 ,\xa2_2_fu_334[24]_i_16_n_40 ,\xa2_2_fu_334[24]_i_17_n_40 }));
  CARRY8 \xa2_2_fu_334_reg[32]_i_1 
       (.CI(\xa2_2_fu_334_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa2_2_fu_334_reg[32]_i_1_n_40 ,\xa2_2_fu_334_reg[32]_i_1_n_41 ,\xa2_2_fu_334_reg[32]_i_1_n_42 ,\xa2_2_fu_334_reg[32]_i_1_n_43 ,\xa2_2_fu_334_reg[32]_i_1_n_44 ,\xa2_2_fu_334_reg[32]_i_1_n_45 ,\xa2_2_fu_334_reg[32]_i_1_n_46 ,\xa2_2_fu_334_reg[32]_i_1_n_47 }),
        .DI({\xa2_2_fu_334[32]_i_2_n_40 ,\xa2_2_fu_334[32]_i_3_n_40 ,\xa2_2_fu_334[32]_i_4_n_40 ,\xa2_2_fu_334[32]_i_5_n_40 ,\xa2_2_fu_334[32]_i_6_n_40 ,\xa2_2_fu_334[32]_i_7_n_40 ,\xa2_2_fu_334[32]_i_8_n_40 ,\xa2_2_fu_334[32]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[22]_2 ),
        .S({\xa2_2_fu_334[32]_i_10_n_40 ,\xa2_2_fu_334[32]_i_11_n_40 ,\xa2_2_fu_334[32]_i_12_n_40 ,\xa2_2_fu_334[32]_i_13_n_40 ,\xa2_2_fu_334[32]_i_14_n_40 ,\xa2_2_fu_334[32]_i_15_n_40 ,\xa2_2_fu_334[32]_i_16_n_40 ,\xa2_2_fu_334[32]_i_17_n_40 }));
  CARRY8 \xa2_2_fu_334_reg[40]_i_1 
       (.CI(\xa2_2_fu_334_reg[32]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xa2_2_fu_334_reg[40]_i_1_CO_UNCONNECTED [7:5],\xa2_2_fu_334_reg[40]_i_1_n_43 ,\xa2_2_fu_334_reg[40]_i_1_n_44 ,\xa2_2_fu_334_reg[40]_i_1_n_45 ,\xa2_2_fu_334_reg[40]_i_1_n_46 ,\xa2_2_fu_334_reg[40]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,\xa2_2_fu_334[40]_i_2_n_40 ,\xa2_2_fu_334[40]_i_3_n_40 ,\xa2_2_fu_334[40]_i_4_n_40 ,\xa2_2_fu_334[40]_i_5_n_40 ,\xa2_2_fu_334[40]_i_6_n_40 }),
        .O({\NLW_xa2_2_fu_334_reg[40]_i_1_O_UNCONNECTED [7:6],\ap_CS_fsm_reg[22]_3 }),
        .S({1'b0,1'b0,S,\xa2_2_fu_334[40]_i_8_n_40 ,\xa2_2_fu_334[40]_i_9_n_40 ,\xa2_2_fu_334[40]_i_10_n_40 ,\xa2_2_fu_334[40]_i_11_n_40 ,\xa2_2_fu_334[40]_i_12_n_40 }));
  CARRY8 \xa2_2_fu_334_reg[8]_i_1 
       (.CI(\xa2_2_fu_334_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa2_2_fu_334_reg[8]_i_1_n_40 ,\xa2_2_fu_334_reg[8]_i_1_n_41 ,\xa2_2_fu_334_reg[8]_i_1_n_42 ,\xa2_2_fu_334_reg[8]_i_1_n_43 ,\xa2_2_fu_334_reg[8]_i_1_n_44 ,\xa2_2_fu_334_reg[8]_i_1_n_45 ,\xa2_2_fu_334_reg[8]_i_1_n_46 ,\xa2_2_fu_334_reg[8]_i_1_n_47 }),
        .DI({\xa2_2_fu_334[8]_i_2_n_40 ,\xa2_2_fu_334[8]_i_3_n_40 ,\xa2_2_fu_334[8]_i_4_n_40 ,\xa2_2_fu_334[8]_i_5_n_40 ,\xa2_2_fu_334[8]_i_6_n_40 ,\xa2_2_fu_334[8]_i_7_n_40 ,\xa2_2_fu_334[8]_i_8_n_40 ,\xa2_2_fu_334[8]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[22] ),
        .S({\xa2_2_fu_334[8]_i_10_n_40 ,\xa2_2_fu_334[8]_i_11_n_40 ,\xa2_2_fu_334[8]_i_12_n_40 ,\xa2_2_fu_334[8]_i_13_n_40 ,\xa2_2_fu_334[8]_i_14_n_40 ,\xa2_2_fu_334[8]_i_15_n_40 ,\xa2_2_fu_334[8]_i_16_n_40 ,\xa2_2_fu_334[8]_i_17_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_15s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6
   (P,
    O,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    E,
    ap_clk,
    DSP_ALU_INST,
    DOUTBDOUT,
    Q,
    S,
    D,
    \xb_1_fu_342_reg[7] ,
    sext_ln244_1_fu_884_p1);
  output [0:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[1] ;
  output [7:0]\ap_CS_fsm_reg[1]_0 ;
  output [7:0]\ap_CS_fsm_reg[1]_1 ;
  output [7:0]\ap_CS_fsm_reg[1]_2 ;
  output [6:0]\ap_CS_fsm_reg[1]_3 ;
  input [0:0]E;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [31:0]DOUTBDOUT;
  input [1:0]Q;
  input [0:0]S;
  input [45:0]D;
  input [1:0]\xb_1_fu_342_reg[7] ;
  input [34:0]sext_ln244_1_fu_884_p1;

  wire [45:0]D;
  wire [31:0]DOUTBDOUT;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [0:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:0]\ap_CS_fsm_reg[1] ;
  wire [7:0]\ap_CS_fsm_reg[1]_0 ;
  wire [7:0]\ap_CS_fsm_reg[1]_1 ;
  wire [7:0]\ap_CS_fsm_reg[1]_2 ;
  wire [6:0]\ap_CS_fsm_reg[1]_3 ;
  wire ap_clk;
  wire [34:0]sext_ln244_1_fu_884_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \xb_1_fu_342[0]_i_10_n_40 ;
  wire \xb_1_fu_342[0]_i_11_n_40 ;
  wire \xb_1_fu_342[0]_i_12_n_40 ;
  wire \xb_1_fu_342[0]_i_13_n_40 ;
  wire \xb_1_fu_342[0]_i_14_n_40 ;
  wire \xb_1_fu_342[0]_i_15_n_40 ;
  wire \xb_1_fu_342[0]_i_16_n_40 ;
  wire \xb_1_fu_342[0]_i_17_n_40 ;
  wire \xb_1_fu_342[0]_i_2_n_40 ;
  wire \xb_1_fu_342[0]_i_3_n_40 ;
  wire \xb_1_fu_342[0]_i_4_n_40 ;
  wire \xb_1_fu_342[0]_i_5_n_40 ;
  wire \xb_1_fu_342[0]_i_6_n_40 ;
  wire \xb_1_fu_342[0]_i_7_n_40 ;
  wire \xb_1_fu_342[0]_i_8_n_40 ;
  wire \xb_1_fu_342[0]_i_9_n_40 ;
  wire \xb_1_fu_342[16]_i_10_n_40 ;
  wire \xb_1_fu_342[16]_i_11_n_40 ;
  wire \xb_1_fu_342[16]_i_12_n_40 ;
  wire \xb_1_fu_342[16]_i_13_n_40 ;
  wire \xb_1_fu_342[16]_i_14_n_40 ;
  wire \xb_1_fu_342[16]_i_15_n_40 ;
  wire \xb_1_fu_342[16]_i_16_n_40 ;
  wire \xb_1_fu_342[16]_i_17_n_40 ;
  wire \xb_1_fu_342[16]_i_2_n_40 ;
  wire \xb_1_fu_342[16]_i_3_n_40 ;
  wire \xb_1_fu_342[16]_i_4_n_40 ;
  wire \xb_1_fu_342[16]_i_5_n_40 ;
  wire \xb_1_fu_342[16]_i_6_n_40 ;
  wire \xb_1_fu_342[16]_i_7_n_40 ;
  wire \xb_1_fu_342[16]_i_8_n_40 ;
  wire \xb_1_fu_342[16]_i_9_n_40 ;
  wire \xb_1_fu_342[24]_i_10_n_40 ;
  wire \xb_1_fu_342[24]_i_11_n_40 ;
  wire \xb_1_fu_342[24]_i_12_n_40 ;
  wire \xb_1_fu_342[24]_i_13_n_40 ;
  wire \xb_1_fu_342[24]_i_14_n_40 ;
  wire \xb_1_fu_342[24]_i_15_n_40 ;
  wire \xb_1_fu_342[24]_i_16_n_40 ;
  wire \xb_1_fu_342[24]_i_17_n_40 ;
  wire \xb_1_fu_342[24]_i_2_n_40 ;
  wire \xb_1_fu_342[24]_i_3_n_40 ;
  wire \xb_1_fu_342[24]_i_4_n_40 ;
  wire \xb_1_fu_342[24]_i_5_n_40 ;
  wire \xb_1_fu_342[24]_i_6_n_40 ;
  wire \xb_1_fu_342[24]_i_7_n_40 ;
  wire \xb_1_fu_342[24]_i_8_n_40 ;
  wire \xb_1_fu_342[24]_i_9_n_40 ;
  wire \xb_1_fu_342[32]_i_10_n_40 ;
  wire \xb_1_fu_342[32]_i_11_n_40 ;
  wire \xb_1_fu_342[32]_i_12_n_40 ;
  wire \xb_1_fu_342[32]_i_13_n_40 ;
  wire \xb_1_fu_342[32]_i_14_n_40 ;
  wire \xb_1_fu_342[32]_i_15_n_40 ;
  wire \xb_1_fu_342[32]_i_16_n_40 ;
  wire \xb_1_fu_342[32]_i_17_n_40 ;
  wire \xb_1_fu_342[32]_i_2_n_40 ;
  wire \xb_1_fu_342[32]_i_3_n_40 ;
  wire \xb_1_fu_342[32]_i_4_n_40 ;
  wire \xb_1_fu_342[32]_i_5_n_40 ;
  wire \xb_1_fu_342[32]_i_6_n_40 ;
  wire \xb_1_fu_342[32]_i_7_n_40 ;
  wire \xb_1_fu_342[32]_i_8_n_40 ;
  wire \xb_1_fu_342[32]_i_9_n_40 ;
  wire \xb_1_fu_342[40]_i_10_n_40 ;
  wire \xb_1_fu_342[40]_i_11_n_40 ;
  wire \xb_1_fu_342[40]_i_12_n_40 ;
  wire \xb_1_fu_342[40]_i_13_n_40 ;
  wire \xb_1_fu_342[40]_i_14_n_40 ;
  wire \xb_1_fu_342[40]_i_2_n_40 ;
  wire \xb_1_fu_342[40]_i_3_n_40 ;
  wire \xb_1_fu_342[40]_i_4_n_40 ;
  wire \xb_1_fu_342[40]_i_5_n_40 ;
  wire \xb_1_fu_342[40]_i_6_n_40 ;
  wire \xb_1_fu_342[40]_i_7_n_40 ;
  wire \xb_1_fu_342[40]_i_9_n_40 ;
  wire \xb_1_fu_342[8]_i_10_n_40 ;
  wire \xb_1_fu_342[8]_i_11_n_40 ;
  wire \xb_1_fu_342[8]_i_12_n_40 ;
  wire \xb_1_fu_342[8]_i_13_n_40 ;
  wire \xb_1_fu_342[8]_i_14_n_40 ;
  wire \xb_1_fu_342[8]_i_15_n_40 ;
  wire \xb_1_fu_342[8]_i_16_n_40 ;
  wire \xb_1_fu_342[8]_i_17_n_40 ;
  wire \xb_1_fu_342[8]_i_2_n_40 ;
  wire \xb_1_fu_342[8]_i_3_n_40 ;
  wire \xb_1_fu_342[8]_i_4_n_40 ;
  wire \xb_1_fu_342[8]_i_5_n_40 ;
  wire \xb_1_fu_342[8]_i_6_n_40 ;
  wire \xb_1_fu_342[8]_i_7_n_40 ;
  wire \xb_1_fu_342[8]_i_8_n_40 ;
  wire \xb_1_fu_342[8]_i_9_n_40 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_40 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_41 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[0]_i_1_n_47 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_40 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_41 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[16]_i_1_n_47 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_40 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_41 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[24]_i_1_n_47 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_40 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_41 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[32]_i_1_n_47 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[40]_i_1_n_47 ;
  wire [1:0]\xb_1_fu_342_reg[7] ;
  wire \xb_1_fu_342_reg[8]_i_1_n_40 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_41 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_42 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_43 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_44 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_45 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_46 ;
  wire \xb_1_fu_342_reg[8]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:6]\NLW_xb_1_fu_342_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_xb_1_fu_342_reg[40]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOUTBDOUT[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11:10],DSP_ALU_INST[10:0],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11],DSP_ALU_INST[11:10],DSP_ALU_INST[10:0],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOUTBDOUT[31],DOUTBDOUT[31],DOUTBDOUT[31],DOUTBDOUT[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,P,tmp_product__1[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[0]_i_10 
       (.I0(tmp_product__1[7]),
        .I1(D[7]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[3]),
        .O(\xb_1_fu_342[0]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[0]_i_11 
       (.I0(tmp_product__1[6]),
        .I1(D[6]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[2]),
        .O(\xb_1_fu_342[0]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[0]_i_12 
       (.I0(tmp_product__1[5]),
        .I1(D[5]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[1]),
        .O(\xb_1_fu_342[0]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[0]_i_13 
       (.I0(tmp_product__1[4]),
        .I1(D[4]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[0]),
        .O(\xb_1_fu_342[0]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \xb_1_fu_342[0]_i_14 
       (.I0(tmp_product__1[3]),
        .I1(D[3]),
        .I2(Q[0]),
        .I3(DOUTBDOUT[1]),
        .I4(Q[1]),
        .I5(\xb_1_fu_342_reg[7] [1]),
        .O(\xb_1_fu_342[0]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'hF6F6F6060606F606)) 
    \xb_1_fu_342[0]_i_15 
       (.I0(tmp_product__1[2]),
        .I1(D[2]),
        .I2(Q[0]),
        .I3(DOUTBDOUT[0]),
        .I4(Q[1]),
        .I5(\xb_1_fu_342_reg[7] [0]),
        .O(\xb_1_fu_342[0]_i_15_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xb_1_fu_342[0]_i_16 
       (.I0(tmp_product__1[1]),
        .I1(Q[0]),
        .I2(D[1]),
        .O(\xb_1_fu_342[0]_i_16_n_40 ));
  LUT3 #(
    .INIT(8'h12)) 
    \xb_1_fu_342[0]_i_17 
       (.I0(tmp_product__1[0]),
        .I1(Q[0]),
        .I2(D[0]),
        .O(\xb_1_fu_342[0]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_2 
       (.I0(tmp_product__1[7]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_3 
       (.I0(tmp_product__1[6]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_4 
       (.I0(tmp_product__1[5]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_5 
       (.I0(tmp_product__1[4]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_6 
       (.I0(tmp_product__1[3]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_7 
       (.I0(tmp_product__1[2]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_8 
       (.I0(tmp_product__1[1]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[0]_i_9 
       (.I0(tmp_product__1[0]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[0]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_10 
       (.I0(tmp_product__1[23]),
        .I1(D[23]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[19]),
        .O(\xb_1_fu_342[16]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_11 
       (.I0(tmp_product__1[22]),
        .I1(D[22]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[18]),
        .O(\xb_1_fu_342[16]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_12 
       (.I0(tmp_product__1[21]),
        .I1(D[21]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[17]),
        .O(\xb_1_fu_342[16]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_13 
       (.I0(tmp_product__1[20]),
        .I1(D[20]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[16]),
        .O(\xb_1_fu_342[16]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_14 
       (.I0(tmp_product__1[19]),
        .I1(D[19]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[15]),
        .O(\xb_1_fu_342[16]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_15 
       (.I0(tmp_product__1[18]),
        .I1(D[18]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[14]),
        .O(\xb_1_fu_342[16]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_16 
       (.I0(tmp_product__1[17]),
        .I1(D[17]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[13]),
        .O(\xb_1_fu_342[16]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[16]_i_17 
       (.I0(tmp_product__1[16]),
        .I1(D[16]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[12]),
        .O(\xb_1_fu_342[16]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_2 
       (.I0(tmp_product__1[23]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_3 
       (.I0(tmp_product__1[22]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_4 
       (.I0(tmp_product__1[21]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_5 
       (.I0(tmp_product__1[20]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_6 
       (.I0(tmp_product__1[19]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_7 
       (.I0(tmp_product__1[18]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_8 
       (.I0(tmp_product__1[17]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[16]_i_9 
       (.I0(tmp_product__1[16]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[16]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_10 
       (.I0(tmp_product__1[31]),
        .I1(D[31]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[27]),
        .O(\xb_1_fu_342[24]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_11 
       (.I0(tmp_product__1[30]),
        .I1(D[30]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[26]),
        .O(\xb_1_fu_342[24]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_12 
       (.I0(tmp_product__1[29]),
        .I1(D[29]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[25]),
        .O(\xb_1_fu_342[24]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_13 
       (.I0(tmp_product__1[28]),
        .I1(D[28]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[24]),
        .O(\xb_1_fu_342[24]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_14 
       (.I0(tmp_product__1[27]),
        .I1(D[27]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[23]),
        .O(\xb_1_fu_342[24]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_15 
       (.I0(tmp_product__1[26]),
        .I1(D[26]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[22]),
        .O(\xb_1_fu_342[24]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_16 
       (.I0(tmp_product__1[25]),
        .I1(D[25]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[21]),
        .O(\xb_1_fu_342[24]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[24]_i_17 
       (.I0(tmp_product__1[24]),
        .I1(D[24]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[20]),
        .O(\xb_1_fu_342[24]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_2 
       (.I0(tmp_product__1[31]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_3 
       (.I0(tmp_product__1[30]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_4 
       (.I0(tmp_product__1[29]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_5 
       (.I0(tmp_product__1[28]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_6 
       (.I0(tmp_product__1[27]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_7 
       (.I0(tmp_product__1[26]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_8 
       (.I0(tmp_product__1[25]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[24]_i_9 
       (.I0(tmp_product__1[24]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[24]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_10 
       (.I0(tmp_product__1[39]),
        .I1(D[39]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[32]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_11 
       (.I0(tmp_product__1[38]),
        .I1(D[38]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[32]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_12 
       (.I0(tmp_product__1[37]),
        .I1(D[37]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[33]),
        .O(\xb_1_fu_342[32]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_13 
       (.I0(tmp_product__1[36]),
        .I1(D[36]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[32]),
        .O(\xb_1_fu_342[32]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_14 
       (.I0(tmp_product__1[35]),
        .I1(D[35]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[31]),
        .O(\xb_1_fu_342[32]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_15 
       (.I0(tmp_product__1[34]),
        .I1(D[34]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[30]),
        .O(\xb_1_fu_342[32]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_16 
       (.I0(tmp_product__1[33]),
        .I1(D[33]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[29]),
        .O(\xb_1_fu_342[32]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[32]_i_17 
       (.I0(tmp_product__1[32]),
        .I1(D[32]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[28]),
        .O(\xb_1_fu_342[32]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_2 
       (.I0(tmp_product__1[39]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_3 
       (.I0(tmp_product__1[38]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_4 
       (.I0(tmp_product__1[37]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_5 
       (.I0(tmp_product__1[36]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_6 
       (.I0(tmp_product__1[35]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_7 
       (.I0(tmp_product__1[34]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_8 
       (.I0(tmp_product__1[33]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[32]_i_9 
       (.I0(tmp_product__1[32]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[32]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_10 
       (.I0(tmp_product__1[44]),
        .I1(D[44]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_11 
       (.I0(tmp_product__1[43]),
        .I1(D[43]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_12 
       (.I0(tmp_product__1[42]),
        .I1(D[42]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_13 
       (.I0(tmp_product__1[41]),
        .I1(D[41]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_14 
       (.I0(tmp_product__1[40]),
        .I1(D[40]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_2 
       (.I0(tmp_product__1[45]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_3 
       (.I0(tmp_product__1[44]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_4 
       (.I0(tmp_product__1[43]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_5 
       (.I0(tmp_product__1[42]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_6 
       (.I0(tmp_product__1[41]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[40]_i_7 
       (.I0(tmp_product__1[40]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[40]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[40]_i_9 
       (.I0(tmp_product__1[45]),
        .I1(D[45]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[34]),
        .O(\xb_1_fu_342[40]_i_9_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_10 
       (.I0(tmp_product__1[15]),
        .I1(D[15]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[11]),
        .O(\xb_1_fu_342[8]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_11 
       (.I0(tmp_product__1[14]),
        .I1(D[14]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[10]),
        .O(\xb_1_fu_342[8]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_12 
       (.I0(tmp_product__1[13]),
        .I1(D[13]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[9]),
        .O(\xb_1_fu_342[8]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_13 
       (.I0(tmp_product__1[12]),
        .I1(D[12]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[8]),
        .O(\xb_1_fu_342[8]_i_13_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_14 
       (.I0(tmp_product__1[11]),
        .I1(D[11]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[7]),
        .O(\xb_1_fu_342[8]_i_14_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_15 
       (.I0(tmp_product__1[10]),
        .I1(D[10]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[6]),
        .O(\xb_1_fu_342[8]_i_15_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_16 
       (.I0(tmp_product__1[9]),
        .I1(D[9]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[5]),
        .O(\xb_1_fu_342[8]_i_16_n_40 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \xb_1_fu_342[8]_i_17 
       (.I0(tmp_product__1[8]),
        .I1(D[8]),
        .I2(Q[0]),
        .I3(sext_ln244_1_fu_884_p1[4]),
        .O(\xb_1_fu_342[8]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_2 
       (.I0(tmp_product__1[15]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_3 
       (.I0(tmp_product__1[14]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_4 
       (.I0(tmp_product__1[13]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_5 
       (.I0(tmp_product__1[12]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_6 
       (.I0(tmp_product__1[11]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_7 
       (.I0(tmp_product__1[10]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_8 
       (.I0(tmp_product__1[9]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xb_1_fu_342[8]_i_9 
       (.I0(tmp_product__1[8]),
        .I1(Q[0]),
        .O(\xb_1_fu_342[8]_i_9_n_40 ));
  CARRY8 \xb_1_fu_342_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xb_1_fu_342_reg[0]_i_1_n_40 ,\xb_1_fu_342_reg[0]_i_1_n_41 ,\xb_1_fu_342_reg[0]_i_1_n_42 ,\xb_1_fu_342_reg[0]_i_1_n_43 ,\xb_1_fu_342_reg[0]_i_1_n_44 ,\xb_1_fu_342_reg[0]_i_1_n_45 ,\xb_1_fu_342_reg[0]_i_1_n_46 ,\xb_1_fu_342_reg[0]_i_1_n_47 }),
        .DI({\xb_1_fu_342[0]_i_2_n_40 ,\xb_1_fu_342[0]_i_3_n_40 ,\xb_1_fu_342[0]_i_4_n_40 ,\xb_1_fu_342[0]_i_5_n_40 ,\xb_1_fu_342[0]_i_6_n_40 ,\xb_1_fu_342[0]_i_7_n_40 ,\xb_1_fu_342[0]_i_8_n_40 ,\xb_1_fu_342[0]_i_9_n_40 }),
        .O(O),
        .S({\xb_1_fu_342[0]_i_10_n_40 ,\xb_1_fu_342[0]_i_11_n_40 ,\xb_1_fu_342[0]_i_12_n_40 ,\xb_1_fu_342[0]_i_13_n_40 ,\xb_1_fu_342[0]_i_14_n_40 ,\xb_1_fu_342[0]_i_15_n_40 ,\xb_1_fu_342[0]_i_16_n_40 ,\xb_1_fu_342[0]_i_17_n_40 }));
  CARRY8 \xb_1_fu_342_reg[16]_i_1 
       (.CI(\xb_1_fu_342_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xb_1_fu_342_reg[16]_i_1_n_40 ,\xb_1_fu_342_reg[16]_i_1_n_41 ,\xb_1_fu_342_reg[16]_i_1_n_42 ,\xb_1_fu_342_reg[16]_i_1_n_43 ,\xb_1_fu_342_reg[16]_i_1_n_44 ,\xb_1_fu_342_reg[16]_i_1_n_45 ,\xb_1_fu_342_reg[16]_i_1_n_46 ,\xb_1_fu_342_reg[16]_i_1_n_47 }),
        .DI({\xb_1_fu_342[16]_i_2_n_40 ,\xb_1_fu_342[16]_i_3_n_40 ,\xb_1_fu_342[16]_i_4_n_40 ,\xb_1_fu_342[16]_i_5_n_40 ,\xb_1_fu_342[16]_i_6_n_40 ,\xb_1_fu_342[16]_i_7_n_40 ,\xb_1_fu_342[16]_i_8_n_40 ,\xb_1_fu_342[16]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_0 ),
        .S({\xb_1_fu_342[16]_i_10_n_40 ,\xb_1_fu_342[16]_i_11_n_40 ,\xb_1_fu_342[16]_i_12_n_40 ,\xb_1_fu_342[16]_i_13_n_40 ,\xb_1_fu_342[16]_i_14_n_40 ,\xb_1_fu_342[16]_i_15_n_40 ,\xb_1_fu_342[16]_i_16_n_40 ,\xb_1_fu_342[16]_i_17_n_40 }));
  CARRY8 \xb_1_fu_342_reg[24]_i_1 
       (.CI(\xb_1_fu_342_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xb_1_fu_342_reg[24]_i_1_n_40 ,\xb_1_fu_342_reg[24]_i_1_n_41 ,\xb_1_fu_342_reg[24]_i_1_n_42 ,\xb_1_fu_342_reg[24]_i_1_n_43 ,\xb_1_fu_342_reg[24]_i_1_n_44 ,\xb_1_fu_342_reg[24]_i_1_n_45 ,\xb_1_fu_342_reg[24]_i_1_n_46 ,\xb_1_fu_342_reg[24]_i_1_n_47 }),
        .DI({\xb_1_fu_342[24]_i_2_n_40 ,\xb_1_fu_342[24]_i_3_n_40 ,\xb_1_fu_342[24]_i_4_n_40 ,\xb_1_fu_342[24]_i_5_n_40 ,\xb_1_fu_342[24]_i_6_n_40 ,\xb_1_fu_342[24]_i_7_n_40 ,\xb_1_fu_342[24]_i_8_n_40 ,\xb_1_fu_342[24]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_1 ),
        .S({\xb_1_fu_342[24]_i_10_n_40 ,\xb_1_fu_342[24]_i_11_n_40 ,\xb_1_fu_342[24]_i_12_n_40 ,\xb_1_fu_342[24]_i_13_n_40 ,\xb_1_fu_342[24]_i_14_n_40 ,\xb_1_fu_342[24]_i_15_n_40 ,\xb_1_fu_342[24]_i_16_n_40 ,\xb_1_fu_342[24]_i_17_n_40 }));
  CARRY8 \xb_1_fu_342_reg[32]_i_1 
       (.CI(\xb_1_fu_342_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xb_1_fu_342_reg[32]_i_1_n_40 ,\xb_1_fu_342_reg[32]_i_1_n_41 ,\xb_1_fu_342_reg[32]_i_1_n_42 ,\xb_1_fu_342_reg[32]_i_1_n_43 ,\xb_1_fu_342_reg[32]_i_1_n_44 ,\xb_1_fu_342_reg[32]_i_1_n_45 ,\xb_1_fu_342_reg[32]_i_1_n_46 ,\xb_1_fu_342_reg[32]_i_1_n_47 }),
        .DI({\xb_1_fu_342[32]_i_2_n_40 ,\xb_1_fu_342[32]_i_3_n_40 ,\xb_1_fu_342[32]_i_4_n_40 ,\xb_1_fu_342[32]_i_5_n_40 ,\xb_1_fu_342[32]_i_6_n_40 ,\xb_1_fu_342[32]_i_7_n_40 ,\xb_1_fu_342[32]_i_8_n_40 ,\xb_1_fu_342[32]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1]_2 ),
        .S({\xb_1_fu_342[32]_i_10_n_40 ,\xb_1_fu_342[32]_i_11_n_40 ,\xb_1_fu_342[32]_i_12_n_40 ,\xb_1_fu_342[32]_i_13_n_40 ,\xb_1_fu_342[32]_i_14_n_40 ,\xb_1_fu_342[32]_i_15_n_40 ,\xb_1_fu_342[32]_i_16_n_40 ,\xb_1_fu_342[32]_i_17_n_40 }));
  CARRY8 \xb_1_fu_342_reg[40]_i_1 
       (.CI(\xb_1_fu_342_reg[32]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xb_1_fu_342_reg[40]_i_1_CO_UNCONNECTED [7:6],\xb_1_fu_342_reg[40]_i_1_n_42 ,\xb_1_fu_342_reg[40]_i_1_n_43 ,\xb_1_fu_342_reg[40]_i_1_n_44 ,\xb_1_fu_342_reg[40]_i_1_n_45 ,\xb_1_fu_342_reg[40]_i_1_n_46 ,\xb_1_fu_342_reg[40]_i_1_n_47 }),
        .DI({1'b0,1'b0,\xb_1_fu_342[40]_i_2_n_40 ,\xb_1_fu_342[40]_i_3_n_40 ,\xb_1_fu_342[40]_i_4_n_40 ,\xb_1_fu_342[40]_i_5_n_40 ,\xb_1_fu_342[40]_i_6_n_40 ,\xb_1_fu_342[40]_i_7_n_40 }),
        .O({\NLW_xb_1_fu_342_reg[40]_i_1_O_UNCONNECTED [7],\ap_CS_fsm_reg[1]_3 }),
        .S({1'b0,S,\xb_1_fu_342[40]_i_9_n_40 ,\xb_1_fu_342[40]_i_10_n_40 ,\xb_1_fu_342[40]_i_11_n_40 ,\xb_1_fu_342[40]_i_12_n_40 ,\xb_1_fu_342[40]_i_13_n_40 ,\xb_1_fu_342[40]_i_14_n_40 }));
  CARRY8 \xb_1_fu_342_reg[8]_i_1 
       (.CI(\xb_1_fu_342_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xb_1_fu_342_reg[8]_i_1_n_40 ,\xb_1_fu_342_reg[8]_i_1_n_41 ,\xb_1_fu_342_reg[8]_i_1_n_42 ,\xb_1_fu_342_reg[8]_i_1_n_43 ,\xb_1_fu_342_reg[8]_i_1_n_44 ,\xb_1_fu_342_reg[8]_i_1_n_45 ,\xb_1_fu_342_reg[8]_i_1_n_46 ,\xb_1_fu_342_reg[8]_i_1_n_47 }),
        .DI({\xb_1_fu_342[8]_i_2_n_40 ,\xb_1_fu_342[8]_i_3_n_40 ,\xb_1_fu_342[8]_i_4_n_40 ,\xb_1_fu_342[8]_i_5_n_40 ,\xb_1_fu_342[8]_i_6_n_40 ,\xb_1_fu_342[8]_i_7_n_40 ,\xb_1_fu_342[8]_i_8_n_40 ,\xb_1_fu_342[8]_i_9_n_40 }),
        .O(\ap_CS_fsm_reg[1] ),
        .S({\xb_1_fu_342[8]_i_10_n_40 ,\xb_1_fu_342[8]_i_11_n_40 ,\xb_1_fu_342[8]_i_12_n_40 ,\xb_1_fu_342[8]_i_13_n_40 ,\xb_1_fu_342[8]_i_14_n_40 ,\xb_1_fu_342[8]_i_15_n_40 ,\xb_1_fu_342[8]_i_16_n_40 ,\xb_1_fu_342[8]_i_17_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1
   (D,
    DSP_ALU_INST,
    Q,
    ap_clk,
    DSP_ALU_INST_0,
    A);
  output [15:0]D;
  input [0:0]DSP_ALU_INST;
  input [0:0]Q;
  input ap_clk;
  input [11:0]DSP_ALU_INST_0;
  input [12:0]A;

  wire [12:0]A;
  wire [15:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [11:0]DSP_ALU_INST_0;
  wire [0:0]Q;
  wire ap_clk;
  wire tmp_product_n_114;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,DSP_ALU_INST_0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_114,D,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13
   (P,
    \icmp_ln535_reg_2880_reg[0] ,
    D,
    E,
    Q,
    ap_clk,
    DSP_ALU_INST,
    A,
    \icmp_ln535_reg_2880_reg[0]_0 ,
    DI,
    \add_ln350_reg_2874_reg[31] ,
    S,
    \add_ln350_reg_2874_reg[31]_0 );
  output [15:0]P;
  output \icmp_ln535_reg_2880_reg[0] ;
  output [31:0]D;
  input [0:0]E;
  input [1:0]Q;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [12:0]A;
  input \icmp_ln535_reg_2880_reg[0]_0 ;
  input [0:0]DI;
  input [29:0]\add_ln350_reg_2874_reg[31] ;
  input [7:0]S;
  input [7:0]\add_ln350_reg_2874_reg[31]_0 ;

  wire [12:0]A;
  wire [31:0]D;
  wire [0:0]DI;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire \add_ln350_reg_2874[15]_i_10_n_40 ;
  wire \add_ln350_reg_2874[15]_i_3_n_40 ;
  wire \add_ln350_reg_2874[15]_i_4_n_40 ;
  wire \add_ln350_reg_2874[15]_i_5_n_40 ;
  wire \add_ln350_reg_2874[15]_i_6_n_40 ;
  wire \add_ln350_reg_2874[15]_i_7_n_40 ;
  wire \add_ln350_reg_2874[15]_i_8_n_40 ;
  wire \add_ln350_reg_2874[15]_i_9_n_40 ;
  wire \add_ln350_reg_2874[7]_i_2_n_40 ;
  wire \add_ln350_reg_2874[7]_i_3_n_40 ;
  wire \add_ln350_reg_2874[7]_i_4_n_40 ;
  wire \add_ln350_reg_2874[7]_i_5_n_40 ;
  wire \add_ln350_reg_2874[7]_i_6_n_40 ;
  wire \add_ln350_reg_2874[7]_i_7_n_40 ;
  wire \add_ln350_reg_2874[7]_i_8_n_40 ;
  wire \add_ln350_reg_2874[7]_i_9_n_40 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_40 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_41 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_42 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_43 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_44 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_45 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_46 ;
  wire \add_ln350_reg_2874_reg[15]_i_1_n_47 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_40 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_41 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_42 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_43 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_44 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_45 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_46 ;
  wire \add_ln350_reg_2874_reg[23]_i_1_n_47 ;
  wire [29:0]\add_ln350_reg_2874_reg[31] ;
  wire [7:0]\add_ln350_reg_2874_reg[31]_0 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_41 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_42 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_43 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_44 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_45 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_46 ;
  wire \add_ln350_reg_2874_reg[31]_i_1_n_47 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_40 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_41 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_42 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_43 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_44 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_45 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_46 ;
  wire \add_ln350_reg_2874_reg[7]_i_1_n_47 ;
  wire ap_clk;
  wire \icmp_ln535_reg_2880[0]_i_2_n_40 ;
  wire \icmp_ln535_reg_2880[0]_i_3_n_40 ;
  wire \icmp_ln535_reg_2880[0]_i_4_n_40 ;
  wire \icmp_ln535_reg_2880_reg[0] ;
  wire \icmp_ln535_reg_2880_reg[0]_0 ;
  wire tmp_product_n_114;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire [7:7]\NLW_add_ln350_reg_2874_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_10 
       (.I0(P[8]),
        .I1(\add_ln350_reg_2874_reg[31] [8]),
        .O(\add_ln350_reg_2874[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_3 
       (.I0(\add_ln350_reg_2874_reg[31] [15]),
        .I1(P[15]),
        .O(\add_ln350_reg_2874[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_4 
       (.I0(P[14]),
        .I1(\add_ln350_reg_2874_reg[31] [14]),
        .O(\add_ln350_reg_2874[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_5 
       (.I0(P[13]),
        .I1(\add_ln350_reg_2874_reg[31] [13]),
        .O(\add_ln350_reg_2874[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_6 
       (.I0(P[12]),
        .I1(\add_ln350_reg_2874_reg[31] [12]),
        .O(\add_ln350_reg_2874[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_7 
       (.I0(P[11]),
        .I1(\add_ln350_reg_2874_reg[31] [11]),
        .O(\add_ln350_reg_2874[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_8 
       (.I0(P[10]),
        .I1(\add_ln350_reg_2874_reg[31] [10]),
        .O(\add_ln350_reg_2874[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[15]_i_9 
       (.I0(P[9]),
        .I1(\add_ln350_reg_2874_reg[31] [9]),
        .O(\add_ln350_reg_2874[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_2 
       (.I0(P[7]),
        .I1(\add_ln350_reg_2874_reg[31] [7]),
        .O(\add_ln350_reg_2874[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_3 
       (.I0(P[6]),
        .I1(\add_ln350_reg_2874_reg[31] [6]),
        .O(\add_ln350_reg_2874[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_4 
       (.I0(P[5]),
        .I1(\add_ln350_reg_2874_reg[31] [5]),
        .O(\add_ln350_reg_2874[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_5 
       (.I0(P[4]),
        .I1(\add_ln350_reg_2874_reg[31] [4]),
        .O(\add_ln350_reg_2874[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_6 
       (.I0(P[3]),
        .I1(\add_ln350_reg_2874_reg[31] [3]),
        .O(\add_ln350_reg_2874[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_7 
       (.I0(P[2]),
        .I1(\add_ln350_reg_2874_reg[31] [2]),
        .O(\add_ln350_reg_2874[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_8 
       (.I0(P[1]),
        .I1(\add_ln350_reg_2874_reg[31] [1]),
        .O(\add_ln350_reg_2874[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln350_reg_2874[7]_i_9 
       (.I0(P[0]),
        .I1(\add_ln350_reg_2874_reg[31] [0]),
        .O(\add_ln350_reg_2874[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln350_reg_2874_reg[15]_i_1 
       (.CI(\add_ln350_reg_2874_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln350_reg_2874_reg[15]_i_1_n_40 ,\add_ln350_reg_2874_reg[15]_i_1_n_41 ,\add_ln350_reg_2874_reg[15]_i_1_n_42 ,\add_ln350_reg_2874_reg[15]_i_1_n_43 ,\add_ln350_reg_2874_reg[15]_i_1_n_44 ,\add_ln350_reg_2874_reg[15]_i_1_n_45 ,\add_ln350_reg_2874_reg[15]_i_1_n_46 ,\add_ln350_reg_2874_reg[15]_i_1_n_47 }),
        .DI({DI,P[14:8]}),
        .O(D[15:8]),
        .S({\add_ln350_reg_2874[15]_i_3_n_40 ,\add_ln350_reg_2874[15]_i_4_n_40 ,\add_ln350_reg_2874[15]_i_5_n_40 ,\add_ln350_reg_2874[15]_i_6_n_40 ,\add_ln350_reg_2874[15]_i_7_n_40 ,\add_ln350_reg_2874[15]_i_8_n_40 ,\add_ln350_reg_2874[15]_i_9_n_40 ,\add_ln350_reg_2874[15]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln350_reg_2874_reg[23]_i_1 
       (.CI(\add_ln350_reg_2874_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln350_reg_2874_reg[23]_i_1_n_40 ,\add_ln350_reg_2874_reg[23]_i_1_n_41 ,\add_ln350_reg_2874_reg[23]_i_1_n_42 ,\add_ln350_reg_2874_reg[23]_i_1_n_43 ,\add_ln350_reg_2874_reg[23]_i_1_n_44 ,\add_ln350_reg_2874_reg[23]_i_1_n_45 ,\add_ln350_reg_2874_reg[23]_i_1_n_46 ,\add_ln350_reg_2874_reg[23]_i_1_n_47 }),
        .DI(\add_ln350_reg_2874_reg[31] [22:15]),
        .O(D[23:16]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln350_reg_2874_reg[31]_i_1 
       (.CI(\add_ln350_reg_2874_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln350_reg_2874_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln350_reg_2874_reg[31]_i_1_n_41 ,\add_ln350_reg_2874_reg[31]_i_1_n_42 ,\add_ln350_reg_2874_reg[31]_i_1_n_43 ,\add_ln350_reg_2874_reg[31]_i_1_n_44 ,\add_ln350_reg_2874_reg[31]_i_1_n_45 ,\add_ln350_reg_2874_reg[31]_i_1_n_46 ,\add_ln350_reg_2874_reg[31]_i_1_n_47 }),
        .DI({1'b0,\add_ln350_reg_2874_reg[31] [29:23]}),
        .O(D[31:24]),
        .S(\add_ln350_reg_2874_reg[31]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln350_reg_2874_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln350_reg_2874_reg[7]_i_1_n_40 ,\add_ln350_reg_2874_reg[7]_i_1_n_41 ,\add_ln350_reg_2874_reg[7]_i_1_n_42 ,\add_ln350_reg_2874_reg[7]_i_1_n_43 ,\add_ln350_reg_2874_reg[7]_i_1_n_44 ,\add_ln350_reg_2874_reg[7]_i_1_n_45 ,\add_ln350_reg_2874_reg[7]_i_1_n_46 ,\add_ln350_reg_2874_reg[7]_i_1_n_47 }),
        .DI(P[7:0]),
        .O(D[7:0]),
        .S({\add_ln350_reg_2874[7]_i_2_n_40 ,\add_ln350_reg_2874[7]_i_3_n_40 ,\add_ln350_reg_2874[7]_i_4_n_40 ,\add_ln350_reg_2874[7]_i_5_n_40 ,\add_ln350_reg_2874[7]_i_6_n_40 ,\add_ln350_reg_2874[7]_i_7_n_40 ,\add_ln350_reg_2874[7]_i_8_n_40 ,\add_ln350_reg_2874[7]_i_9_n_40 }));
  LUT6 #(
    .INIT(64'h0A0A0A3A0A0A0A0A)) 
    \icmp_ln535_reg_2880[0]_i_1 
       (.I0(\icmp_ln535_reg_2880_reg[0]_0 ),
        .I1(P[13]),
        .I2(Q[1]),
        .I3(P[1]),
        .I4(\icmp_ln535_reg_2880[0]_i_2_n_40 ),
        .I5(\icmp_ln535_reg_2880[0]_i_3_n_40 ),
        .O(\icmp_ln535_reg_2880_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln535_reg_2880[0]_i_2 
       (.I0(P[15]),
        .I1(P[6]),
        .I2(P[4]),
        .I3(P[8]),
        .I4(\icmp_ln535_reg_2880[0]_i_4_n_40 ),
        .O(\icmp_ln535_reg_2880[0]_i_2_n_40 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln535_reg_2880[0]_i_3 
       (.I0(P[14]),
        .I1(P[5]),
        .I2(P[11]),
        .I3(P[12]),
        .I4(P[2]),
        .I5(P[9]),
        .O(\icmp_ln535_reg_2880[0]_i_3_n_40 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln535_reg_2880[0]_i_4 
       (.I0(P[10]),
        .I1(P[0]),
        .I2(P[7]),
        .I3(P[3]),
        .O(\icmp_ln535_reg_2880[0]_i_4_n_40 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_114,P,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14
   (D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    A,
    DI,
    trunc_ln345_fu_1097_p1,
    S,
    \add_ln347_reg_2868_reg[31] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [11:0]DSP_ALU_INST;
  input [12:0]A;
  input [0:0]DI;
  input [29:0]trunc_ln345_fu_1097_p1;
  input [7:0]S;
  input [7:0]\add_ln347_reg_2868_reg[31] ;

  wire [12:0]A;
  wire [31:0]D;
  wire [0:0]DI;
  wire [11:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire [7:0]S;
  wire \add_ln347_reg_2868[15]_i_10_n_40 ;
  wire \add_ln347_reg_2868[15]_i_3_n_40 ;
  wire \add_ln347_reg_2868[15]_i_4_n_40 ;
  wire \add_ln347_reg_2868[15]_i_5_n_40 ;
  wire \add_ln347_reg_2868[15]_i_6_n_40 ;
  wire \add_ln347_reg_2868[15]_i_7_n_40 ;
  wire \add_ln347_reg_2868[15]_i_8_n_40 ;
  wire \add_ln347_reg_2868[15]_i_9_n_40 ;
  wire \add_ln347_reg_2868[7]_i_2_n_40 ;
  wire \add_ln347_reg_2868[7]_i_3_n_40 ;
  wire \add_ln347_reg_2868[7]_i_4_n_40 ;
  wire \add_ln347_reg_2868[7]_i_5_n_40 ;
  wire \add_ln347_reg_2868[7]_i_6_n_40 ;
  wire \add_ln347_reg_2868[7]_i_7_n_40 ;
  wire \add_ln347_reg_2868[7]_i_8_n_40 ;
  wire \add_ln347_reg_2868[7]_i_9_n_40 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_40 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_41 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_42 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_43 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_44 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_45 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_46 ;
  wire \add_ln347_reg_2868_reg[15]_i_1_n_47 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_40 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_41 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_42 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_43 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_44 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_45 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_46 ;
  wire \add_ln347_reg_2868_reg[23]_i_1_n_47 ;
  wire [7:0]\add_ln347_reg_2868_reg[31] ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_41 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_42 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_43 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_44 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_45 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_46 ;
  wire \add_ln347_reg_2868_reg[31]_i_1_n_47 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_40 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_41 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_42 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_43 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_44 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_45 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_46 ;
  wire \add_ln347_reg_2868_reg[7]_i_1_n_47 ;
  wire ap_clk;
  wire [15:0]sext_ln346_2_fu_1156_p1;
  wire tmp_product_n_114;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire [29:0]trunc_ln345_fu_1097_p1;
  wire [7:7]\NLW_add_ln347_reg_2868_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_10 
       (.I0(sext_ln346_2_fu_1156_p1[8]),
        .I1(trunc_ln345_fu_1097_p1[8]),
        .O(\add_ln347_reg_2868[15]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_3 
       (.I0(trunc_ln345_fu_1097_p1[15]),
        .I1(sext_ln346_2_fu_1156_p1[15]),
        .O(\add_ln347_reg_2868[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_4 
       (.I0(sext_ln346_2_fu_1156_p1[14]),
        .I1(trunc_ln345_fu_1097_p1[14]),
        .O(\add_ln347_reg_2868[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_5 
       (.I0(sext_ln346_2_fu_1156_p1[13]),
        .I1(trunc_ln345_fu_1097_p1[13]),
        .O(\add_ln347_reg_2868[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_6 
       (.I0(sext_ln346_2_fu_1156_p1[12]),
        .I1(trunc_ln345_fu_1097_p1[12]),
        .O(\add_ln347_reg_2868[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_7 
       (.I0(sext_ln346_2_fu_1156_p1[11]),
        .I1(trunc_ln345_fu_1097_p1[11]),
        .O(\add_ln347_reg_2868[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_8 
       (.I0(sext_ln346_2_fu_1156_p1[10]),
        .I1(trunc_ln345_fu_1097_p1[10]),
        .O(\add_ln347_reg_2868[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[15]_i_9 
       (.I0(sext_ln346_2_fu_1156_p1[9]),
        .I1(trunc_ln345_fu_1097_p1[9]),
        .O(\add_ln347_reg_2868[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_2 
       (.I0(sext_ln346_2_fu_1156_p1[7]),
        .I1(trunc_ln345_fu_1097_p1[7]),
        .O(\add_ln347_reg_2868[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_3 
       (.I0(sext_ln346_2_fu_1156_p1[6]),
        .I1(trunc_ln345_fu_1097_p1[6]),
        .O(\add_ln347_reg_2868[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_4 
       (.I0(sext_ln346_2_fu_1156_p1[5]),
        .I1(trunc_ln345_fu_1097_p1[5]),
        .O(\add_ln347_reg_2868[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_5 
       (.I0(sext_ln346_2_fu_1156_p1[4]),
        .I1(trunc_ln345_fu_1097_p1[4]),
        .O(\add_ln347_reg_2868[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_6 
       (.I0(sext_ln346_2_fu_1156_p1[3]),
        .I1(trunc_ln345_fu_1097_p1[3]),
        .O(\add_ln347_reg_2868[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_7 
       (.I0(sext_ln346_2_fu_1156_p1[2]),
        .I1(trunc_ln345_fu_1097_p1[2]),
        .O(\add_ln347_reg_2868[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_8 
       (.I0(sext_ln346_2_fu_1156_p1[1]),
        .I1(trunc_ln345_fu_1097_p1[1]),
        .O(\add_ln347_reg_2868[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln347_reg_2868[7]_i_9 
       (.I0(sext_ln346_2_fu_1156_p1[0]),
        .I1(trunc_ln345_fu_1097_p1[0]),
        .O(\add_ln347_reg_2868[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln347_reg_2868_reg[15]_i_1 
       (.CI(\add_ln347_reg_2868_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln347_reg_2868_reg[15]_i_1_n_40 ,\add_ln347_reg_2868_reg[15]_i_1_n_41 ,\add_ln347_reg_2868_reg[15]_i_1_n_42 ,\add_ln347_reg_2868_reg[15]_i_1_n_43 ,\add_ln347_reg_2868_reg[15]_i_1_n_44 ,\add_ln347_reg_2868_reg[15]_i_1_n_45 ,\add_ln347_reg_2868_reg[15]_i_1_n_46 ,\add_ln347_reg_2868_reg[15]_i_1_n_47 }),
        .DI({DI,sext_ln346_2_fu_1156_p1[14:8]}),
        .O(D[15:8]),
        .S({\add_ln347_reg_2868[15]_i_3_n_40 ,\add_ln347_reg_2868[15]_i_4_n_40 ,\add_ln347_reg_2868[15]_i_5_n_40 ,\add_ln347_reg_2868[15]_i_6_n_40 ,\add_ln347_reg_2868[15]_i_7_n_40 ,\add_ln347_reg_2868[15]_i_8_n_40 ,\add_ln347_reg_2868[15]_i_9_n_40 ,\add_ln347_reg_2868[15]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln347_reg_2868_reg[23]_i_1 
       (.CI(\add_ln347_reg_2868_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln347_reg_2868_reg[23]_i_1_n_40 ,\add_ln347_reg_2868_reg[23]_i_1_n_41 ,\add_ln347_reg_2868_reg[23]_i_1_n_42 ,\add_ln347_reg_2868_reg[23]_i_1_n_43 ,\add_ln347_reg_2868_reg[23]_i_1_n_44 ,\add_ln347_reg_2868_reg[23]_i_1_n_45 ,\add_ln347_reg_2868_reg[23]_i_1_n_46 ,\add_ln347_reg_2868_reg[23]_i_1_n_47 }),
        .DI(trunc_ln345_fu_1097_p1[22:15]),
        .O(D[23:16]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln347_reg_2868_reg[31]_i_1 
       (.CI(\add_ln347_reg_2868_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln347_reg_2868_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln347_reg_2868_reg[31]_i_1_n_41 ,\add_ln347_reg_2868_reg[31]_i_1_n_42 ,\add_ln347_reg_2868_reg[31]_i_1_n_43 ,\add_ln347_reg_2868_reg[31]_i_1_n_44 ,\add_ln347_reg_2868_reg[31]_i_1_n_45 ,\add_ln347_reg_2868_reg[31]_i_1_n_46 ,\add_ln347_reg_2868_reg[31]_i_1_n_47 }),
        .DI({1'b0,trunc_ln345_fu_1097_p1[29:23]}),
        .O(D[31:24]),
        .S(\add_ln347_reg_2868_reg[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln347_reg_2868_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln347_reg_2868_reg[7]_i_1_n_40 ,\add_ln347_reg_2868_reg[7]_i_1_n_41 ,\add_ln347_reg_2868_reg[7]_i_1_n_42 ,\add_ln347_reg_2868_reg[7]_i_1_n_43 ,\add_ln347_reg_2868_reg[7]_i_1_n_44 ,\add_ln347_reg_2868_reg[7]_i_1_n_45 ,\add_ln347_reg_2868_reg[7]_i_1_n_46 ,\add_ln347_reg_2868_reg[7]_i_1_n_47 }),
        .DI(sext_ln346_2_fu_1156_p1[7:0]),
        .O(D[7:0]),
        .S({\add_ln347_reg_2868[7]_i_2_n_40 ,\add_ln347_reg_2868[7]_i_3_n_40 ,\add_ln347_reg_2868[7]_i_4_n_40 ,\add_ln347_reg_2868[7]_i_5_n_40 ,\add_ln347_reg_2868[7]_i_6_n_40 ,\add_ln347_reg_2868[7]_i_7_n_40 ,\add_ln347_reg_2868[7]_i_8_n_40 ,\add_ln347_reg_2868[7]_i_9_n_40 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A[12],A,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_114,sext_ln346_2_fu_1156_p1,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1
   (\ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[18]_0 ,
    \ap_CS_fsm_reg[18]_1 ,
    \ap_CS_fsm_reg[18]_2 ,
    Q,
    ap_clk,
    D,
    A,
    ram_reg_0_7_30_30_i_2);
  output [1:0]\ap_CS_fsm_reg[18] ;
  output [5:0]\ap_CS_fsm_reg[18]_0 ;
  output [7:0]\ap_CS_fsm_reg[18]_1 ;
  output [7:0]\ap_CS_fsm_reg[18]_2 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [15:0]A;
  input [23:0]ram_reg_0_7_30_30_i_2;

  wire [15:0]A;
  wire [15:0]D;
  wire [2:0]Q;
  wire [1:0]\ap_CS_fsm_reg[18] ;
  wire [5:0]\ap_CS_fsm_reg[18]_0 ;
  wire [7:0]\ap_CS_fsm_reg[18]_1 ;
  wire [7:0]\ap_CS_fsm_reg[18]_2 ;
  wire ap_clk;
  wire [23:0]ram_reg_0_7_30_30_i_2;
  wire sel;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_10
       (.I0(ram_reg_0_7_30_30_i_2[7]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_11
       (.I0(ram_reg_0_7_30_30_i_2[6]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_4
       (.I0(ram_reg_0_7_30_30_i_2[13]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_5
       (.I0(ram_reg_0_7_30_30_i_2[12]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_6
       (.I0(ram_reg_0_7_30_30_i_2[11]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_7
       (.I0(ram_reg_0_7_30_30_i_2[10]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_8
       (.I0(ram_reg_0_7_30_30_i_2[9]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_9
       (.I0(ram_reg_0_7_30_30_i_2[8]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_1 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_10
       (.I0(ram_reg_0_7_30_30_i_2[15]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_11
       (.I0(ram_reg_0_7_30_30_i_2[14]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_4
       (.I0(ram_reg_0_7_30_30_i_2[21]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_5
       (.I0(ram_reg_0_7_30_30_i_2[20]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_6
       (.I0(ram_reg_0_7_30_30_i_2[19]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_7
       (.I0(ram_reg_0_7_30_30_i_2[18]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_8
       (.I0(ram_reg_0_7_30_30_i_2[17]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_9
       (.I0(ram_reg_0_7_30_30_i_2[16]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_2 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_3
       (.I0(ram_reg_0_7_30_30_i_2[23]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_4
       (.I0(ram_reg_0_7_30_30_i_2[22]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_4
       (.I0(ram_reg_0_7_30_30_i_2[5]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_5
       (.I0(ram_reg_0_7_30_30_i_2[4]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_6
       (.I0(ram_reg_0_7_30_30_i_2[3]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_7
       (.I0(ram_reg_0_7_30_30_i_2[2]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_8
       (.I0(ram_reg_0_7_30_30_i_2[1]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_9
       (.I0(ram_reg_0_7_30_30_i_2[0]),
        .I1(Q[2]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[18]_0 [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],sel,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    Q,
    ap_clk,
    P,
    DSP_ALU_INST,
    ram_reg_0_7_30_30_i_2__1);
  output [1:0]\ap_CS_fsm_reg[8] ;
  output [5:0]\ap_CS_fsm_reg[8]_0 ;
  output [7:0]\ap_CS_fsm_reg[8]_1 ;
  output [7:0]\ap_CS_fsm_reg[8]_2 ;
  input [1:0]Q;
  input ap_clk;
  input [15:0]P;
  input [15:0]DSP_ALU_INST;
  input [23:0]ram_reg_0_7_30_30_i_2__1;

  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [1:0]Q;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire [5:0]\ap_CS_fsm_reg[8]_0 ;
  wire [7:0]\ap_CS_fsm_reg[8]_1 ;
  wire [7:0]\ap_CS_fsm_reg[8]_2 ;
  wire ap_clk;
  wire [23:0]ram_reg_0_7_30_30_i_2__1;
  wire sel;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_10__1
       (.I0(ram_reg_0_7_30_30_i_2__1[7]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_11__1
       (.I0(ram_reg_0_7_30_30_i_2__1[6]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_4__1
       (.I0(ram_reg_0_7_30_30_i_2__1[13]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_5__1
       (.I0(ram_reg_0_7_30_30_i_2__1[12]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_6__1
       (.I0(ram_reg_0_7_30_30_i_2__1[11]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_7__1
       (.I0(ram_reg_0_7_30_30_i_2__1[10]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_8__1
       (.I0(ram_reg_0_7_30_30_i_2__1[9]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_14_14_i_9__1
       (.I0(ram_reg_0_7_30_30_i_2__1[8]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_1 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_10__1
       (.I0(ram_reg_0_7_30_30_i_2__1[15]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_11__1
       (.I0(ram_reg_0_7_30_30_i_2__1[14]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_4__1
       (.I0(ram_reg_0_7_30_30_i_2__1[21]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [7]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_5__1
       (.I0(ram_reg_0_7_30_30_i_2__1[20]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [6]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_6__1
       (.I0(ram_reg_0_7_30_30_i_2__1[19]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_7__1
       (.I0(ram_reg_0_7_30_30_i_2__1[18]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_8__1
       (.I0(ram_reg_0_7_30_30_i_2__1[17]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_22_22_i_9__1
       (.I0(ram_reg_0_7_30_30_i_2__1[16]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_2 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_3__1
       (.I0(ram_reg_0_7_30_30_i_2__1[23]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8] [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_30_30_i_4__1
       (.I0(ram_reg_0_7_30_30_i_2__1[22]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_4__1
       (.I0(ram_reg_0_7_30_30_i_2__1[5]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [5]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_5__1
       (.I0(ram_reg_0_7_30_30_i_2__1[4]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [4]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_6__1
       (.I0(ram_reg_0_7_30_30_i_2__1[3]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [3]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_7__1
       (.I0(ram_reg_0_7_30_30_i_2__1[2]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_8__1
       (.I0(ram_reg_0_7_30_30_i_2__1[1]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  LUT3 #(
    .INIT(8'h9A)) 
    ram_reg_0_7_6_6_i_9__1
       (.I0(ram_reg_0_7_30_30_i_2__1[0]),
        .I1(Q[1]),
        .I2(sel),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({P[15],P[15],P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],sel,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1
   (DSP_ALU_INST,
    S,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    P);
  output [45:0]DSP_ALU_INST;
  output [0:0]S;
  input [15:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [15:0]DSP_A_B_DATA_INST_0;
  input [30:0]DSP_A_B_DATA_INST_1;
  input [30:0]DSP_A_B_DATA_INST_2;
  input [0:0]P;

  wire [45:0]DSP_ALU_INST;
  wire [15:0]DSP_A_B_DATA_INST;
  wire [15:0]DSP_A_B_DATA_INST_0;
  wire [30:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [0:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]grp_fu_714_p0;
  wire [31:1]grp_fu_714_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [46:46]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \reg_824[31]_i_3 
       (.I0(tmp_product__1),
        .I1(P),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_714_p1[16:1],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,DSP_ALU_INST[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0[15],grp_fu_714_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_714_p1[31],grp_fu_714_p1[31],grp_fu_714_p1[31],grp_fu_714_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__1,DSP_ALU_INST[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(DSP_A_B_DATA_INST_1[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[30]),
        .O(grp_fu_714_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(DSP_A_B_DATA_INST_1[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[21]),
        .O(grp_fu_714_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(DSP_A_B_DATA_INST_1[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[20]),
        .O(grp_fu_714_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(DSP_A_B_DATA_INST_1[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[19]),
        .O(grp_fu_714_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(DSP_A_B_DATA_INST_1[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[18]),
        .O(grp_fu_714_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(DSP_A_B_DATA_INST_1[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[17]),
        .O(grp_fu_714_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(DSP_A_B_DATA_INST_1[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[16]),
        .O(grp_fu_714_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(DSP_A_B_DATA_INST_1[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[29]),
        .O(grp_fu_714_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(DSP_A_B_DATA_INST_1[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[28]),
        .O(grp_fu_714_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(DSP_A_B_DATA_INST_1[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[27]),
        .O(grp_fu_714_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(DSP_A_B_DATA_INST_1[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[26]),
        .O(grp_fu_714_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(DSP_A_B_DATA_INST_1[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[25]),
        .O(grp_fu_714_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(DSP_A_B_DATA_INST_1[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[24]),
        .O(grp_fu_714_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(DSP_A_B_DATA_INST_1[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[23]),
        .O(grp_fu_714_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(DSP_A_B_DATA_INST_1[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[22]),
        .O(grp_fu_714_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_714_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__0
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_714_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__0
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_714_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__0
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_714_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__0
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_714_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__1
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_714_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__0
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_714_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_714_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(DSP_A_B_DATA_INST_1[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[15]),
        .O(grp_fu_714_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(DSP_A_B_DATA_INST_1[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[14]),
        .O(grp_fu_714_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(DSP_A_B_DATA_INST_1[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[13]),
        .O(grp_fu_714_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(DSP_A_B_DATA_INST_1[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[12]),
        .O(grp_fu_714_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(DSP_A_B_DATA_INST_1[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[11]),
        .O(grp_fu_714_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(DSP_A_B_DATA_INST_1[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[10]),
        .O(grp_fu_714_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(DSP_A_B_DATA_INST_1[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[9]),
        .O(grp_fu_714_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(DSP_A_B_DATA_INST_1[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[8]),
        .O(grp_fu_714_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(DSP_A_B_DATA_INST_1[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[7]),
        .O(grp_fu_714_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(DSP_A_B_DATA_INST_1[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[6]),
        .O(grp_fu_714_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(DSP_A_B_DATA_INST_1[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[5]),
        .O(grp_fu_714_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(DSP_A_B_DATA_INST_1[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[4]),
        .O(grp_fu_714_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(DSP_A_B_DATA_INST_1[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[3]),
        .O(grp_fu_714_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__1
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_714_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(DSP_A_B_DATA_INST_1[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[2]),
        .O(grp_fu_714_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(DSP_A_B_DATA_INST_1[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .O(grp_fu_714_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__0
       (.I0(DSP_A_B_DATA_INST_1[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .O(grp_fu_714_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_714_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_714_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_714_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_714_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_714_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__0
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_714_p0[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__0
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_714_p0[7]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_32s_47_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16
   (tmp_product__1,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [46:0]tmp_product__1;
  input [15:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [15:0]DSP_A_B_DATA_INST_0;
  input [30:0]DSP_A_B_DATA_INST_1;
  input [30:0]DSP_A_B_DATA_INST_2;

  wire [15:0]DSP_A_B_DATA_INST;
  wire [15:0]DSP_A_B_DATA_INST_0;
  wire [30:0]DSP_A_B_DATA_INST_1;
  wire [30:0]DSP_A_B_DATA_INST_2;
  wire [0:0]Q;
  wire [15:0]grp_fu_651_p0;
  wire [31:1]grp_fu_651_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [46:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_651_p1[16:1],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0[15],grp_fu_651_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_651_p1[31],grp_fu_651_p1[31],grp_fu_651_p1[31],grp_fu_651_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__1[46:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__3
       (.I0(DSP_A_B_DATA_INST_1[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[21]),
        .O(grp_fu_651_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__3
       (.I0(DSP_A_B_DATA_INST_1[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[20]),
        .O(grp_fu_651_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__3
       (.I0(DSP_A_B_DATA_INST_1[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[19]),
        .O(grp_fu_651_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__3
       (.I0(DSP_A_B_DATA_INST_1[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[18]),
        .O(grp_fu_651_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__3
       (.I0(DSP_A_B_DATA_INST_1[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[17]),
        .O(grp_fu_651_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__3
       (.I0(DSP_A_B_DATA_INST_1[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[16]),
        .O(grp_fu_651_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__3
       (.I0(DSP_A_B_DATA_INST_1[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[30]),
        .O(grp_fu_651_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__3
       (.I0(DSP_A_B_DATA_INST_1[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[29]),
        .O(grp_fu_651_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__3
       (.I0(DSP_A_B_DATA_INST_1[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[28]),
        .O(grp_fu_651_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__3
       (.I0(DSP_A_B_DATA_INST_1[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[27]),
        .O(grp_fu_651_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__3
       (.I0(DSP_A_B_DATA_INST_1[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[26]),
        .O(grp_fu_651_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__3
       (.I0(DSP_A_B_DATA_INST_1[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[25]),
        .O(grp_fu_651_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__3
       (.I0(DSP_A_B_DATA_INST_1[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[24]),
        .O(grp_fu_651_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__3
       (.I0(DSP_A_B_DATA_INST_1[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[23]),
        .O(grp_fu_651_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__3
       (.I0(DSP_A_B_DATA_INST_1[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[22]),
        .O(grp_fu_651_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__5
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_651_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__5
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_651_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__5
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_651_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__5
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_651_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__5
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_651_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__4
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_651_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__3
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_651_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__3
       (.I0(DSP_A_B_DATA_INST_1[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[15]),
        .O(grp_fu_651_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__3
       (.I0(DSP_A_B_DATA_INST_1[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[14]),
        .O(grp_fu_651_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__3
       (.I0(DSP_A_B_DATA_INST_1[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[13]),
        .O(grp_fu_651_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__4
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_651_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__3
       (.I0(DSP_A_B_DATA_INST_1[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[12]),
        .O(grp_fu_651_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__3
       (.I0(DSP_A_B_DATA_INST_1[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[11]),
        .O(grp_fu_651_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__3
       (.I0(DSP_A_B_DATA_INST_1[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[10]),
        .O(grp_fu_651_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__3
       (.I0(DSP_A_B_DATA_INST_1[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[9]),
        .O(grp_fu_651_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__3
       (.I0(DSP_A_B_DATA_INST_1[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[8]),
        .O(grp_fu_651_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__3
       (.I0(DSP_A_B_DATA_INST_1[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[7]),
        .O(grp_fu_651_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__3
       (.I0(DSP_A_B_DATA_INST_1[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[6]),
        .O(grp_fu_651_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__3
       (.I0(DSP_A_B_DATA_INST_1[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[5]),
        .O(grp_fu_651_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__3
       (.I0(DSP_A_B_DATA_INST_1[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[4]),
        .O(grp_fu_651_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__3
       (.I0(DSP_A_B_DATA_INST_1[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[3]),
        .O(grp_fu_651_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__8
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_651_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__3
       (.I0(DSP_A_B_DATA_INST_1[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[2]),
        .O(grp_fu_651_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__3
       (.I0(DSP_A_B_DATA_INST_1[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .O(grp_fu_651_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__3
       (.I0(DSP_A_B_DATA_INST_1[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .O(grp_fu_651_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__5
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_651_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__5
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_651_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__5
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_651_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__5
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_651_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__5
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_651_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__5
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_651_p0[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__5
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_651_p0[7]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_32s_48_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1
   (out,
    CEA2,
    ap_clk,
    A,
    D,
    Q,
    \zl_1_fu_358_reg[45] );
  output [45:0]out;
  input CEA2;
  input ap_clk;
  input [15:0]A;
  input [31:0]D;
  input [0:0]Q;
  input [45:0]\zl_1_fu_358_reg[45] ;

  wire [15:0]A;
  wire CEA2;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [45:0]out;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \zl_1_fu_358[15]_i_2_n_40 ;
  wire \zl_1_fu_358[15]_i_3_n_40 ;
  wire \zl_1_fu_358[15]_i_4_n_40 ;
  wire \zl_1_fu_358[15]_i_5_n_40 ;
  wire \zl_1_fu_358[15]_i_6_n_40 ;
  wire \zl_1_fu_358[15]_i_7_n_40 ;
  wire \zl_1_fu_358[15]_i_8_n_40 ;
  wire \zl_1_fu_358[15]_i_9_n_40 ;
  wire \zl_1_fu_358[23]_i_2_n_40 ;
  wire \zl_1_fu_358[23]_i_3_n_40 ;
  wire \zl_1_fu_358[23]_i_4_n_40 ;
  wire \zl_1_fu_358[23]_i_5_n_40 ;
  wire \zl_1_fu_358[23]_i_6_n_40 ;
  wire \zl_1_fu_358[23]_i_7_n_40 ;
  wire \zl_1_fu_358[23]_i_8_n_40 ;
  wire \zl_1_fu_358[23]_i_9_n_40 ;
  wire \zl_1_fu_358[31]_i_2_n_40 ;
  wire \zl_1_fu_358[31]_i_3_n_40 ;
  wire \zl_1_fu_358[31]_i_4_n_40 ;
  wire \zl_1_fu_358[31]_i_5_n_40 ;
  wire \zl_1_fu_358[31]_i_6_n_40 ;
  wire \zl_1_fu_358[31]_i_7_n_40 ;
  wire \zl_1_fu_358[31]_i_8_n_40 ;
  wire \zl_1_fu_358[31]_i_9_n_40 ;
  wire \zl_1_fu_358[39]_i_2_n_40 ;
  wire \zl_1_fu_358[39]_i_3_n_40 ;
  wire \zl_1_fu_358[39]_i_4_n_40 ;
  wire \zl_1_fu_358[39]_i_5_n_40 ;
  wire \zl_1_fu_358[39]_i_6_n_40 ;
  wire \zl_1_fu_358[39]_i_7_n_40 ;
  wire \zl_1_fu_358[39]_i_8_n_40 ;
  wire \zl_1_fu_358[39]_i_9_n_40 ;
  wire \zl_1_fu_358[45]_i_2_n_40 ;
  wire \zl_1_fu_358[45]_i_3_n_40 ;
  wire \zl_1_fu_358[45]_i_4_n_40 ;
  wire \zl_1_fu_358[45]_i_5_n_40 ;
  wire \zl_1_fu_358[45]_i_6_n_40 ;
  wire \zl_1_fu_358[45]_i_7_n_40 ;
  wire \zl_1_fu_358[7]_i_2_n_40 ;
  wire \zl_1_fu_358[7]_i_3_n_40 ;
  wire \zl_1_fu_358[7]_i_4_n_40 ;
  wire \zl_1_fu_358[7]_i_5_n_40 ;
  wire \zl_1_fu_358[7]_i_6_n_40 ;
  wire \zl_1_fu_358[7]_i_7_n_40 ;
  wire \zl_1_fu_358[7]_i_8_n_40 ;
  wire \zl_1_fu_358[7]_i_9_n_40 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_40 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_41 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_42 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[15]_i_1_n_47 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_40 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_41 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_42 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[23]_i_1_n_47 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_40 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_41 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_42 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[31]_i_1_n_47 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_40 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_41 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_42 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[39]_i_1_n_47 ;
  wire [45:0]\zl_1_fu_358_reg[45] ;
  wire \zl_1_fu_358_reg[45]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[45]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[45]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[45]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[45]_i_1_n_47 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_40 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_41 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_42 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_43 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_44 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_45 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_46 ;
  wire \zl_1_fu_358_reg[7]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_zl_1_fu_358_reg[45]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_zl_1_fu_358_reg[45]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__1[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [15]),
        .I2(tmp_product__1[15]),
        .O(\zl_1_fu_358[15]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [14]),
        .I2(tmp_product__1[14]),
        .O(\zl_1_fu_358[15]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [13]),
        .I2(tmp_product__1[13]),
        .O(\zl_1_fu_358[15]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [12]),
        .I2(tmp_product__1[12]),
        .O(\zl_1_fu_358[15]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [11]),
        .I2(tmp_product__1[11]),
        .O(\zl_1_fu_358[15]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [10]),
        .I2(tmp_product__1[10]),
        .O(\zl_1_fu_358[15]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_8 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [9]),
        .I2(tmp_product__1[9]),
        .O(\zl_1_fu_358[15]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[15]_i_9 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [8]),
        .I2(tmp_product__1[8]),
        .O(\zl_1_fu_358[15]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [23]),
        .I2(tmp_product__1[23]),
        .O(\zl_1_fu_358[23]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [22]),
        .I2(tmp_product__1[22]),
        .O(\zl_1_fu_358[23]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [21]),
        .I2(tmp_product__1[21]),
        .O(\zl_1_fu_358[23]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [20]),
        .I2(tmp_product__1[20]),
        .O(\zl_1_fu_358[23]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [19]),
        .I2(tmp_product__1[19]),
        .O(\zl_1_fu_358[23]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [18]),
        .I2(tmp_product__1[18]),
        .O(\zl_1_fu_358[23]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_8 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [17]),
        .I2(tmp_product__1[17]),
        .O(\zl_1_fu_358[23]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[23]_i_9 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [16]),
        .I2(tmp_product__1[16]),
        .O(\zl_1_fu_358[23]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [31]),
        .I2(tmp_product__1[31]),
        .O(\zl_1_fu_358[31]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [30]),
        .I2(tmp_product__1[30]),
        .O(\zl_1_fu_358[31]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [29]),
        .I2(tmp_product__1[29]),
        .O(\zl_1_fu_358[31]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [28]),
        .I2(tmp_product__1[28]),
        .O(\zl_1_fu_358[31]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [27]),
        .I2(tmp_product__1[27]),
        .O(\zl_1_fu_358[31]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [26]),
        .I2(tmp_product__1[26]),
        .O(\zl_1_fu_358[31]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_8 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [25]),
        .I2(tmp_product__1[25]),
        .O(\zl_1_fu_358[31]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[31]_i_9 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [24]),
        .I2(tmp_product__1[24]),
        .O(\zl_1_fu_358[31]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [39]),
        .I2(tmp_product__1[39]),
        .O(\zl_1_fu_358[39]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [38]),
        .I2(tmp_product__1[38]),
        .O(\zl_1_fu_358[39]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [37]),
        .I2(tmp_product__1[37]),
        .O(\zl_1_fu_358[39]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [36]),
        .I2(tmp_product__1[36]),
        .O(\zl_1_fu_358[39]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [35]),
        .I2(tmp_product__1[35]),
        .O(\zl_1_fu_358[39]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [34]),
        .I2(tmp_product__1[34]),
        .O(\zl_1_fu_358[39]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_8 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [33]),
        .I2(tmp_product__1[33]),
        .O(\zl_1_fu_358[39]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[39]_i_9 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [32]),
        .I2(tmp_product__1[32]),
        .O(\zl_1_fu_358[39]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [45]),
        .I2(tmp_product__1[45]),
        .O(\zl_1_fu_358[45]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [44]),
        .I2(tmp_product__1[44]),
        .O(\zl_1_fu_358[45]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [43]),
        .I2(tmp_product__1[43]),
        .O(\zl_1_fu_358[45]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [42]),
        .I2(tmp_product__1[42]),
        .O(\zl_1_fu_358[45]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [41]),
        .I2(tmp_product__1[41]),
        .O(\zl_1_fu_358[45]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[45]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [40]),
        .I2(tmp_product__1[40]),
        .O(\zl_1_fu_358[45]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_2 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [7]),
        .I2(tmp_product__1[7]),
        .O(\zl_1_fu_358[7]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_3 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [6]),
        .I2(tmp_product__1[6]),
        .O(\zl_1_fu_358[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_4 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [5]),
        .I2(tmp_product__1[5]),
        .O(\zl_1_fu_358[7]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_5 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [4]),
        .I2(tmp_product__1[4]),
        .O(\zl_1_fu_358[7]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_6 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [3]),
        .I2(tmp_product__1[3]),
        .O(\zl_1_fu_358[7]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_7 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [2]),
        .I2(tmp_product__1[2]),
        .O(\zl_1_fu_358[7]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_8 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [1]),
        .I2(tmp_product__1[1]),
        .O(\zl_1_fu_358[7]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_1_fu_358[7]_i_9 
       (.I0(Q),
        .I1(\zl_1_fu_358_reg[45] [0]),
        .I2(tmp_product__1[0]),
        .O(\zl_1_fu_358[7]_i_9_n_40 ));
  CARRY8 \zl_1_fu_358_reg[15]_i_1 
       (.CI(\zl_1_fu_358_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_1_fu_358_reg[15]_i_1_n_40 ,\zl_1_fu_358_reg[15]_i_1_n_41 ,\zl_1_fu_358_reg[15]_i_1_n_42 ,\zl_1_fu_358_reg[15]_i_1_n_43 ,\zl_1_fu_358_reg[15]_i_1_n_44 ,\zl_1_fu_358_reg[15]_i_1_n_45 ,\zl_1_fu_358_reg[15]_i_1_n_46 ,\zl_1_fu_358_reg[15]_i_1_n_47 }),
        .DI(tmp_product__1[15:8]),
        .O(out[15:8]),
        .S({\zl_1_fu_358[15]_i_2_n_40 ,\zl_1_fu_358[15]_i_3_n_40 ,\zl_1_fu_358[15]_i_4_n_40 ,\zl_1_fu_358[15]_i_5_n_40 ,\zl_1_fu_358[15]_i_6_n_40 ,\zl_1_fu_358[15]_i_7_n_40 ,\zl_1_fu_358[15]_i_8_n_40 ,\zl_1_fu_358[15]_i_9_n_40 }));
  CARRY8 \zl_1_fu_358_reg[23]_i_1 
       (.CI(\zl_1_fu_358_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_1_fu_358_reg[23]_i_1_n_40 ,\zl_1_fu_358_reg[23]_i_1_n_41 ,\zl_1_fu_358_reg[23]_i_1_n_42 ,\zl_1_fu_358_reg[23]_i_1_n_43 ,\zl_1_fu_358_reg[23]_i_1_n_44 ,\zl_1_fu_358_reg[23]_i_1_n_45 ,\zl_1_fu_358_reg[23]_i_1_n_46 ,\zl_1_fu_358_reg[23]_i_1_n_47 }),
        .DI(tmp_product__1[23:16]),
        .O(out[23:16]),
        .S({\zl_1_fu_358[23]_i_2_n_40 ,\zl_1_fu_358[23]_i_3_n_40 ,\zl_1_fu_358[23]_i_4_n_40 ,\zl_1_fu_358[23]_i_5_n_40 ,\zl_1_fu_358[23]_i_6_n_40 ,\zl_1_fu_358[23]_i_7_n_40 ,\zl_1_fu_358[23]_i_8_n_40 ,\zl_1_fu_358[23]_i_9_n_40 }));
  CARRY8 \zl_1_fu_358_reg[31]_i_1 
       (.CI(\zl_1_fu_358_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_1_fu_358_reg[31]_i_1_n_40 ,\zl_1_fu_358_reg[31]_i_1_n_41 ,\zl_1_fu_358_reg[31]_i_1_n_42 ,\zl_1_fu_358_reg[31]_i_1_n_43 ,\zl_1_fu_358_reg[31]_i_1_n_44 ,\zl_1_fu_358_reg[31]_i_1_n_45 ,\zl_1_fu_358_reg[31]_i_1_n_46 ,\zl_1_fu_358_reg[31]_i_1_n_47 }),
        .DI(tmp_product__1[31:24]),
        .O(out[31:24]),
        .S({\zl_1_fu_358[31]_i_2_n_40 ,\zl_1_fu_358[31]_i_3_n_40 ,\zl_1_fu_358[31]_i_4_n_40 ,\zl_1_fu_358[31]_i_5_n_40 ,\zl_1_fu_358[31]_i_6_n_40 ,\zl_1_fu_358[31]_i_7_n_40 ,\zl_1_fu_358[31]_i_8_n_40 ,\zl_1_fu_358[31]_i_9_n_40 }));
  CARRY8 \zl_1_fu_358_reg[39]_i_1 
       (.CI(\zl_1_fu_358_reg[31]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_1_fu_358_reg[39]_i_1_n_40 ,\zl_1_fu_358_reg[39]_i_1_n_41 ,\zl_1_fu_358_reg[39]_i_1_n_42 ,\zl_1_fu_358_reg[39]_i_1_n_43 ,\zl_1_fu_358_reg[39]_i_1_n_44 ,\zl_1_fu_358_reg[39]_i_1_n_45 ,\zl_1_fu_358_reg[39]_i_1_n_46 ,\zl_1_fu_358_reg[39]_i_1_n_47 }),
        .DI(tmp_product__1[39:32]),
        .O(out[39:32]),
        .S({\zl_1_fu_358[39]_i_2_n_40 ,\zl_1_fu_358[39]_i_3_n_40 ,\zl_1_fu_358[39]_i_4_n_40 ,\zl_1_fu_358[39]_i_5_n_40 ,\zl_1_fu_358[39]_i_6_n_40 ,\zl_1_fu_358[39]_i_7_n_40 ,\zl_1_fu_358[39]_i_8_n_40 ,\zl_1_fu_358[39]_i_9_n_40 }));
  CARRY8 \zl_1_fu_358_reg[45]_i_1 
       (.CI(\zl_1_fu_358_reg[39]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zl_1_fu_358_reg[45]_i_1_CO_UNCONNECTED [7:5],\zl_1_fu_358_reg[45]_i_1_n_43 ,\zl_1_fu_358_reg[45]_i_1_n_44 ,\zl_1_fu_358_reg[45]_i_1_n_45 ,\zl_1_fu_358_reg[45]_i_1_n_46 ,\zl_1_fu_358_reg[45]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,tmp_product__1[44:40]}),
        .O({\NLW_zl_1_fu_358_reg[45]_i_1_O_UNCONNECTED [7:6],out[45:40]}),
        .S({1'b0,1'b0,\zl_1_fu_358[45]_i_2_n_40 ,\zl_1_fu_358[45]_i_3_n_40 ,\zl_1_fu_358[45]_i_4_n_40 ,\zl_1_fu_358[45]_i_5_n_40 ,\zl_1_fu_358[45]_i_6_n_40 ,\zl_1_fu_358[45]_i_7_n_40 }));
  CARRY8 \zl_1_fu_358_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zl_1_fu_358_reg[7]_i_1_n_40 ,\zl_1_fu_358_reg[7]_i_1_n_41 ,\zl_1_fu_358_reg[7]_i_1_n_42 ,\zl_1_fu_358_reg[7]_i_1_n_43 ,\zl_1_fu_358_reg[7]_i_1_n_44 ,\zl_1_fu_358_reg[7]_i_1_n_45 ,\zl_1_fu_358_reg[7]_i_1_n_46 ,\zl_1_fu_358_reg[7]_i_1_n_47 }),
        .DI(tmp_product__1[7:0]),
        .O(out[7:0]),
        .S({\zl_1_fu_358[7]_i_2_n_40 ,\zl_1_fu_358[7]_i_3_n_40 ,\zl_1_fu_358[7]_i_4_n_40 ,\zl_1_fu_358[7]_i_5_n_40 ,\zl_1_fu_358[7]_i_6_n_40 ,\zl_1_fu_358[7]_i_7_n_40 ,\zl_1_fu_358[7]_i_8_n_40 ,\zl_1_fu_358[7]_i_9_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_16s_32s_48_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17
   (ap_clk_0,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    D,
    Q,
    \zl_6_fu_302_reg[45] );
  output [45:0]ap_clk_0;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [31:0]D;
  input [0:0]Q;
  input [45:0]\zl_6_fu_302_reg[45] ;

  wire CEA2;
  wire [31:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire ap_clk;
  wire [45:0]ap_clk_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire [45:0]tmp_product__1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \zl_6_fu_302[15]_i_2_n_40 ;
  wire \zl_6_fu_302[15]_i_3_n_40 ;
  wire \zl_6_fu_302[15]_i_4_n_40 ;
  wire \zl_6_fu_302[15]_i_5_n_40 ;
  wire \zl_6_fu_302[15]_i_6_n_40 ;
  wire \zl_6_fu_302[15]_i_7_n_40 ;
  wire \zl_6_fu_302[15]_i_8_n_40 ;
  wire \zl_6_fu_302[15]_i_9_n_40 ;
  wire \zl_6_fu_302[23]_i_2_n_40 ;
  wire \zl_6_fu_302[23]_i_3_n_40 ;
  wire \zl_6_fu_302[23]_i_4_n_40 ;
  wire \zl_6_fu_302[23]_i_5_n_40 ;
  wire \zl_6_fu_302[23]_i_6_n_40 ;
  wire \zl_6_fu_302[23]_i_7_n_40 ;
  wire \zl_6_fu_302[23]_i_8_n_40 ;
  wire \zl_6_fu_302[23]_i_9_n_40 ;
  wire \zl_6_fu_302[31]_i_2_n_40 ;
  wire \zl_6_fu_302[31]_i_3_n_40 ;
  wire \zl_6_fu_302[31]_i_4_n_40 ;
  wire \zl_6_fu_302[31]_i_5_n_40 ;
  wire \zl_6_fu_302[31]_i_6_n_40 ;
  wire \zl_6_fu_302[31]_i_7_n_40 ;
  wire \zl_6_fu_302[31]_i_8_n_40 ;
  wire \zl_6_fu_302[31]_i_9_n_40 ;
  wire \zl_6_fu_302[39]_i_2_n_40 ;
  wire \zl_6_fu_302[39]_i_3_n_40 ;
  wire \zl_6_fu_302[39]_i_4_n_40 ;
  wire \zl_6_fu_302[39]_i_5_n_40 ;
  wire \zl_6_fu_302[39]_i_6_n_40 ;
  wire \zl_6_fu_302[39]_i_7_n_40 ;
  wire \zl_6_fu_302[39]_i_8_n_40 ;
  wire \zl_6_fu_302[39]_i_9_n_40 ;
  wire \zl_6_fu_302[45]_i_2_n_40 ;
  wire \zl_6_fu_302[45]_i_3_n_40 ;
  wire \zl_6_fu_302[45]_i_4_n_40 ;
  wire \zl_6_fu_302[45]_i_5_n_40 ;
  wire \zl_6_fu_302[45]_i_6_n_40 ;
  wire \zl_6_fu_302[45]_i_7_n_40 ;
  wire \zl_6_fu_302[7]_i_2_n_40 ;
  wire \zl_6_fu_302[7]_i_3_n_40 ;
  wire \zl_6_fu_302[7]_i_4_n_40 ;
  wire \zl_6_fu_302[7]_i_5_n_40 ;
  wire \zl_6_fu_302[7]_i_6_n_40 ;
  wire \zl_6_fu_302[7]_i_7_n_40 ;
  wire \zl_6_fu_302[7]_i_8_n_40 ;
  wire \zl_6_fu_302[7]_i_9_n_40 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_40 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_41 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_42 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[15]_i_1_n_47 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_40 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_41 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_42 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[23]_i_1_n_47 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_40 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_41 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_42 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[31]_i_1_n_47 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_40 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_41 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_42 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[39]_i_1_n_47 ;
  wire [45:0]\zl_6_fu_302_reg[45] ;
  wire \zl_6_fu_302_reg[45]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[45]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[45]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[45]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[45]_i_1_n_47 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_40 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_41 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_42 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_43 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_44 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_45 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_46 ;
  wire \zl_6_fu_302_reg[7]_i_1_n_47 ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire [7:5]\NLW_zl_6_fu_302_reg[45]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_zl_6_fu_302_reg[45]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product__1[16:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__1[45:17]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [15]),
        .I2(tmp_product__1[15]),
        .O(\zl_6_fu_302[15]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [14]),
        .I2(tmp_product__1[14]),
        .O(\zl_6_fu_302[15]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [13]),
        .I2(tmp_product__1[13]),
        .O(\zl_6_fu_302[15]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [12]),
        .I2(tmp_product__1[12]),
        .O(\zl_6_fu_302[15]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [11]),
        .I2(tmp_product__1[11]),
        .O(\zl_6_fu_302[15]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [10]),
        .I2(tmp_product__1[10]),
        .O(\zl_6_fu_302[15]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_8 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [9]),
        .I2(tmp_product__1[9]),
        .O(\zl_6_fu_302[15]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[15]_i_9 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [8]),
        .I2(tmp_product__1[8]),
        .O(\zl_6_fu_302[15]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [23]),
        .I2(tmp_product__1[23]),
        .O(\zl_6_fu_302[23]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [22]),
        .I2(tmp_product__1[22]),
        .O(\zl_6_fu_302[23]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [21]),
        .I2(tmp_product__1[21]),
        .O(\zl_6_fu_302[23]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [20]),
        .I2(tmp_product__1[20]),
        .O(\zl_6_fu_302[23]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [19]),
        .I2(tmp_product__1[19]),
        .O(\zl_6_fu_302[23]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [18]),
        .I2(tmp_product__1[18]),
        .O(\zl_6_fu_302[23]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_8 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [17]),
        .I2(tmp_product__1[17]),
        .O(\zl_6_fu_302[23]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[23]_i_9 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [16]),
        .I2(tmp_product__1[16]),
        .O(\zl_6_fu_302[23]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [31]),
        .I2(tmp_product__1[31]),
        .O(\zl_6_fu_302[31]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [30]),
        .I2(tmp_product__1[30]),
        .O(\zl_6_fu_302[31]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [29]),
        .I2(tmp_product__1[29]),
        .O(\zl_6_fu_302[31]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [28]),
        .I2(tmp_product__1[28]),
        .O(\zl_6_fu_302[31]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [27]),
        .I2(tmp_product__1[27]),
        .O(\zl_6_fu_302[31]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [26]),
        .I2(tmp_product__1[26]),
        .O(\zl_6_fu_302[31]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_8 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [25]),
        .I2(tmp_product__1[25]),
        .O(\zl_6_fu_302[31]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[31]_i_9 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [24]),
        .I2(tmp_product__1[24]),
        .O(\zl_6_fu_302[31]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [39]),
        .I2(tmp_product__1[39]),
        .O(\zl_6_fu_302[39]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [38]),
        .I2(tmp_product__1[38]),
        .O(\zl_6_fu_302[39]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [37]),
        .I2(tmp_product__1[37]),
        .O(\zl_6_fu_302[39]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [36]),
        .I2(tmp_product__1[36]),
        .O(\zl_6_fu_302[39]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [35]),
        .I2(tmp_product__1[35]),
        .O(\zl_6_fu_302[39]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [34]),
        .I2(tmp_product__1[34]),
        .O(\zl_6_fu_302[39]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_8 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [33]),
        .I2(tmp_product__1[33]),
        .O(\zl_6_fu_302[39]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[39]_i_9 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [32]),
        .I2(tmp_product__1[32]),
        .O(\zl_6_fu_302[39]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [45]),
        .I2(tmp_product__1[45]),
        .O(\zl_6_fu_302[45]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [44]),
        .I2(tmp_product__1[44]),
        .O(\zl_6_fu_302[45]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [43]),
        .I2(tmp_product__1[43]),
        .O(\zl_6_fu_302[45]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [42]),
        .I2(tmp_product__1[42]),
        .O(\zl_6_fu_302[45]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [41]),
        .I2(tmp_product__1[41]),
        .O(\zl_6_fu_302[45]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[45]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [40]),
        .I2(tmp_product__1[40]),
        .O(\zl_6_fu_302[45]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_2 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [7]),
        .I2(tmp_product__1[7]),
        .O(\zl_6_fu_302[7]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_3 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [6]),
        .I2(tmp_product__1[6]),
        .O(\zl_6_fu_302[7]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_4 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [5]),
        .I2(tmp_product__1[5]),
        .O(\zl_6_fu_302[7]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_5 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [4]),
        .I2(tmp_product__1[4]),
        .O(\zl_6_fu_302[7]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_6 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [3]),
        .I2(tmp_product__1[3]),
        .O(\zl_6_fu_302[7]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_7 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [2]),
        .I2(tmp_product__1[2]),
        .O(\zl_6_fu_302[7]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_8 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [1]),
        .I2(tmp_product__1[1]),
        .O(\zl_6_fu_302[7]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \zl_6_fu_302[7]_i_9 
       (.I0(Q),
        .I1(\zl_6_fu_302_reg[45] [0]),
        .I2(tmp_product__1[0]),
        .O(\zl_6_fu_302[7]_i_9_n_40 ));
  CARRY8 \zl_6_fu_302_reg[15]_i_1 
       (.CI(\zl_6_fu_302_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_6_fu_302_reg[15]_i_1_n_40 ,\zl_6_fu_302_reg[15]_i_1_n_41 ,\zl_6_fu_302_reg[15]_i_1_n_42 ,\zl_6_fu_302_reg[15]_i_1_n_43 ,\zl_6_fu_302_reg[15]_i_1_n_44 ,\zl_6_fu_302_reg[15]_i_1_n_45 ,\zl_6_fu_302_reg[15]_i_1_n_46 ,\zl_6_fu_302_reg[15]_i_1_n_47 }),
        .DI(tmp_product__1[15:8]),
        .O(ap_clk_0[15:8]),
        .S({\zl_6_fu_302[15]_i_2_n_40 ,\zl_6_fu_302[15]_i_3_n_40 ,\zl_6_fu_302[15]_i_4_n_40 ,\zl_6_fu_302[15]_i_5_n_40 ,\zl_6_fu_302[15]_i_6_n_40 ,\zl_6_fu_302[15]_i_7_n_40 ,\zl_6_fu_302[15]_i_8_n_40 ,\zl_6_fu_302[15]_i_9_n_40 }));
  CARRY8 \zl_6_fu_302_reg[23]_i_1 
       (.CI(\zl_6_fu_302_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_6_fu_302_reg[23]_i_1_n_40 ,\zl_6_fu_302_reg[23]_i_1_n_41 ,\zl_6_fu_302_reg[23]_i_1_n_42 ,\zl_6_fu_302_reg[23]_i_1_n_43 ,\zl_6_fu_302_reg[23]_i_1_n_44 ,\zl_6_fu_302_reg[23]_i_1_n_45 ,\zl_6_fu_302_reg[23]_i_1_n_46 ,\zl_6_fu_302_reg[23]_i_1_n_47 }),
        .DI(tmp_product__1[23:16]),
        .O(ap_clk_0[23:16]),
        .S({\zl_6_fu_302[23]_i_2_n_40 ,\zl_6_fu_302[23]_i_3_n_40 ,\zl_6_fu_302[23]_i_4_n_40 ,\zl_6_fu_302[23]_i_5_n_40 ,\zl_6_fu_302[23]_i_6_n_40 ,\zl_6_fu_302[23]_i_7_n_40 ,\zl_6_fu_302[23]_i_8_n_40 ,\zl_6_fu_302[23]_i_9_n_40 }));
  CARRY8 \zl_6_fu_302_reg[31]_i_1 
       (.CI(\zl_6_fu_302_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_6_fu_302_reg[31]_i_1_n_40 ,\zl_6_fu_302_reg[31]_i_1_n_41 ,\zl_6_fu_302_reg[31]_i_1_n_42 ,\zl_6_fu_302_reg[31]_i_1_n_43 ,\zl_6_fu_302_reg[31]_i_1_n_44 ,\zl_6_fu_302_reg[31]_i_1_n_45 ,\zl_6_fu_302_reg[31]_i_1_n_46 ,\zl_6_fu_302_reg[31]_i_1_n_47 }),
        .DI(tmp_product__1[31:24]),
        .O(ap_clk_0[31:24]),
        .S({\zl_6_fu_302[31]_i_2_n_40 ,\zl_6_fu_302[31]_i_3_n_40 ,\zl_6_fu_302[31]_i_4_n_40 ,\zl_6_fu_302[31]_i_5_n_40 ,\zl_6_fu_302[31]_i_6_n_40 ,\zl_6_fu_302[31]_i_7_n_40 ,\zl_6_fu_302[31]_i_8_n_40 ,\zl_6_fu_302[31]_i_9_n_40 }));
  CARRY8 \zl_6_fu_302_reg[39]_i_1 
       (.CI(\zl_6_fu_302_reg[31]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\zl_6_fu_302_reg[39]_i_1_n_40 ,\zl_6_fu_302_reg[39]_i_1_n_41 ,\zl_6_fu_302_reg[39]_i_1_n_42 ,\zl_6_fu_302_reg[39]_i_1_n_43 ,\zl_6_fu_302_reg[39]_i_1_n_44 ,\zl_6_fu_302_reg[39]_i_1_n_45 ,\zl_6_fu_302_reg[39]_i_1_n_46 ,\zl_6_fu_302_reg[39]_i_1_n_47 }),
        .DI(tmp_product__1[39:32]),
        .O(ap_clk_0[39:32]),
        .S({\zl_6_fu_302[39]_i_2_n_40 ,\zl_6_fu_302[39]_i_3_n_40 ,\zl_6_fu_302[39]_i_4_n_40 ,\zl_6_fu_302[39]_i_5_n_40 ,\zl_6_fu_302[39]_i_6_n_40 ,\zl_6_fu_302[39]_i_7_n_40 ,\zl_6_fu_302[39]_i_8_n_40 ,\zl_6_fu_302[39]_i_9_n_40 }));
  CARRY8 \zl_6_fu_302_reg[45]_i_1 
       (.CI(\zl_6_fu_302_reg[39]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zl_6_fu_302_reg[45]_i_1_CO_UNCONNECTED [7:5],\zl_6_fu_302_reg[45]_i_1_n_43 ,\zl_6_fu_302_reg[45]_i_1_n_44 ,\zl_6_fu_302_reg[45]_i_1_n_45 ,\zl_6_fu_302_reg[45]_i_1_n_46 ,\zl_6_fu_302_reg[45]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,tmp_product__1[44:40]}),
        .O({\NLW_zl_6_fu_302_reg[45]_i_1_O_UNCONNECTED [7:6],ap_clk_0[45:40]}),
        .S({1'b0,1'b0,\zl_6_fu_302[45]_i_2_n_40 ,\zl_6_fu_302[45]_i_3_n_40 ,\zl_6_fu_302[45]_i_4_n_40 ,\zl_6_fu_302[45]_i_5_n_40 ,\zl_6_fu_302[45]_i_6_n_40 ,\zl_6_fu_302[45]_i_7_n_40 }));
  CARRY8 \zl_6_fu_302_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zl_6_fu_302_reg[7]_i_1_n_40 ,\zl_6_fu_302_reg[7]_i_1_n_41 ,\zl_6_fu_302_reg[7]_i_1_n_42 ,\zl_6_fu_302_reg[7]_i_1_n_43 ,\zl_6_fu_302_reg[7]_i_1_n_44 ,\zl_6_fu_302_reg[7]_i_1_n_45 ,\zl_6_fu_302_reg[7]_i_1_n_46 ,\zl_6_fu_302_reg[7]_i_1_n_47 }),
        .DI(tmp_product__1[7:0]),
        .O(ap_clk_0[7:0]),
        .S({\zl_6_fu_302[7]_i_2_n_40 ,\zl_6_fu_302[7]_i_3_n_40 ,\zl_6_fu_302[7]_i_4_n_40 ,\zl_6_fu_302[7]_i_5_n_40 ,\zl_6_fu_302[7]_i_6_n_40 ,\zl_6_fu_302[7]_i_7_n_40 ,\zl_6_fu_302[7]_i_8_n_40 ,\zl_6_fu_302[7]_i_9_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_32s_64_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1
   (grp_fu_722_p1,
    O,
    D,
    \al1_reg[14] ,
    \apl2_3_reg_3416_reg[15]_i_1_0 ,
    \ah1_reg[14] ,
    sext_ln580_1_fu_1771_p1,
    \apl2_reg_3273_reg[15] ,
    \apl2_reg_3273_reg[15]_0 ,
    \apl2_reg_3273_reg[15]_1 ,
    sext_ln580_3_fu_2649_p1,
    \apl2_3_reg_3416_reg[15] ,
    \apl2_3_reg_3416_reg[15]_0 ,
    \apl2_3_reg_3416_reg[15]_1 ,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    S,
    sext_ln599_fu_1813_p1,
    \apl1_reg_3279_reg[12] ,
    \apl1_reg_3279_reg[17] ,
    \apl2_3_reg_3416_reg[15]_2 ,
    sext_ln599_1_fu_2691_p1,
    \apl1_4_reg_3422_reg[12] ,
    \apl1_4_reg_3422_reg[17] ,
    \apl2_reg_3273_reg[15]_2 ,
    \apl2_reg_3273_reg[7] ,
    \apl2_reg_3273_reg[7]_0 ,
    \apl2_reg_3273_reg[7]_1 ,
    \apl2_reg_3273_reg[7]_2 ,
    \apl2_3_reg_3416_reg[7] ,
    \apl2_3_reg_3416_reg[7]_0 ,
    \apl2_3_reg_3416_reg[7]_1 ,
    \apl2_3_reg_3416_reg[7]_2 );
  output [31:0]grp_fu_722_p1;
  output [0:0]O;
  output [16:0]D;
  output [12:0]\al1_reg[14] ;
  output [16:0]\apl2_3_reg_3416_reg[15]_i_1_0 ;
  output [12:0]\ah1_reg[14] ;
  input [14:0]sext_ln580_1_fu_1771_p1;
  input [10:0]\apl2_reg_3273_reg[15] ;
  input \apl2_reg_3273_reg[15]_0 ;
  input \apl2_reg_3273_reg[15]_1 ;
  input [14:0]sext_ln580_3_fu_2649_p1;
  input [10:0]\apl2_3_reg_3416_reg[15] ;
  input \apl2_3_reg_3416_reg[15]_0 ;
  input \apl2_3_reg_3416_reg[15]_1 ;
  input [31:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [31:0]DSP_A_B_DATA_INST_0;
  input [31:0]DSP_A_B_DATA_INST_1;
  input [31:0]DSP_A_B_DATA_INST_2;
  input [3:0]S;
  input [10:0]sext_ln599_fu_1813_p1;
  input [4:0]\apl1_reg_3279_reg[12] ;
  input [3:0]\apl1_reg_3279_reg[17] ;
  input [3:0]\apl2_3_reg_3416_reg[15]_2 ;
  input [10:0]sext_ln599_1_fu_2691_p1;
  input [4:0]\apl1_4_reg_3422_reg[12] ;
  input [3:0]\apl1_4_reg_3422_reg[17] ;
  input [0:0]\apl2_reg_3273_reg[15]_2 ;
  input \apl2_reg_3273_reg[7] ;
  input \apl2_reg_3273_reg[7]_0 ;
  input \apl2_reg_3273_reg[7]_1 ;
  input \apl2_reg_3273_reg[7]_2 ;
  input \apl2_3_reg_3416_reg[7] ;
  input \apl2_3_reg_3416_reg[7]_0 ;
  input \apl2_3_reg_3416_reg[7]_1 ;
  input \apl2_3_reg_3416_reg[7]_2 ;

  wire [16:0]D;
  wire [31:0]DSP_A_B_DATA_INST;
  wire [31:0]DSP_A_B_DATA_INST_0;
  wire [31:0]DSP_A_B_DATA_INST_1;
  wire [31:0]DSP_A_B_DATA_INST_2;
  wire [0:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [12:0]\ah1_reg[14] ;
  wire [12:0]\al1_reg[14] ;
  wire \apl1_4_reg_3422[12]_i_2_n_40 ;
  wire \apl1_4_reg_3422[12]_i_3_n_40 ;
  wire \apl1_4_reg_3422[12]_i_8_n_40 ;
  wire \apl1_4_reg_3422[12]_i_9_n_40 ;
  wire [4:0]\apl1_4_reg_3422_reg[12] ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_40 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_41 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_42 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_43 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_44 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_45 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_46 ;
  wire \apl1_4_reg_3422_reg[12]_i_1_n_47 ;
  wire [3:0]\apl1_4_reg_3422_reg[17] ;
  wire \apl1_4_reg_3422_reg[17]_i_1_n_44 ;
  wire \apl1_4_reg_3422_reg[17]_i_1_n_45 ;
  wire \apl1_4_reg_3422_reg[17]_i_1_n_46 ;
  wire \apl1_4_reg_3422_reg[17]_i_1_n_47 ;
  wire \apl1_reg_3279[12]_i_2_n_40 ;
  wire \apl1_reg_3279[12]_i_3_n_40 ;
  wire \apl1_reg_3279[12]_i_8_n_40 ;
  wire \apl1_reg_3279[12]_i_9_n_40 ;
  wire [4:0]\apl1_reg_3279_reg[12] ;
  wire \apl1_reg_3279_reg[12]_i_1_n_40 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_41 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_42 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_43 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_44 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_45 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_46 ;
  wire \apl1_reg_3279_reg[12]_i_1_n_47 ;
  wire [3:0]\apl1_reg_3279_reg[17] ;
  wire \apl1_reg_3279_reg[17]_i_1_n_44 ;
  wire \apl1_reg_3279_reg[17]_i_1_n_45 ;
  wire \apl1_reg_3279_reg[17]_i_1_n_46 ;
  wire \apl1_reg_3279_reg[17]_i_1_n_47 ;
  wire \apl2_3_reg_3416[15]_i_11_n_40 ;
  wire \apl2_3_reg_3416[15]_i_12_n_40 ;
  wire \apl2_3_reg_3416[15]_i_13_n_40 ;
  wire \apl2_3_reg_3416[15]_i_14_n_40 ;
  wire \apl2_3_reg_3416[15]_i_21_n_40 ;
  wire \apl2_3_reg_3416[15]_i_23_n_40 ;
  wire \apl2_3_reg_3416[15]_i_3_n_40 ;
  wire \apl2_3_reg_3416[15]_i_4_n_40 ;
  wire \apl2_3_reg_3416[15]_i_5_n_40 ;
  wire \apl2_3_reg_3416[15]_i_6_n_40 ;
  wire \apl2_3_reg_3416[15]_i_7_n_40 ;
  wire \apl2_3_reg_3416[7]_i_10_n_40 ;
  wire \apl2_3_reg_3416[7]_i_11_n_40 ;
  wire \apl2_3_reg_3416[7]_i_12_n_40 ;
  wire \apl2_3_reg_3416[7]_i_2_n_40 ;
  wire \apl2_3_reg_3416[7]_i_5_n_40 ;
  wire \apl2_3_reg_3416[7]_i_6_n_40 ;
  wire \apl2_3_reg_3416[7]_i_7_n_40 ;
  wire \apl2_3_reg_3416[7]_i_8_n_40 ;
  wire \apl2_3_reg_3416[7]_i_9_n_40 ;
  wire [10:0]\apl2_3_reg_3416_reg[15] ;
  wire \apl2_3_reg_3416_reg[15]_0 ;
  wire \apl2_3_reg_3416_reg[15]_1 ;
  wire [3:0]\apl2_3_reg_3416_reg[15]_2 ;
  wire [16:0]\apl2_3_reg_3416_reg[15]_i_1_0 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_40 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_41 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_42 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_43 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_44 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_45 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_46 ;
  wire \apl2_3_reg_3416_reg[15]_i_1_n_47 ;
  wire \apl2_3_reg_3416_reg[7] ;
  wire \apl2_3_reg_3416_reg[7]_0 ;
  wire \apl2_3_reg_3416_reg[7]_1 ;
  wire \apl2_3_reg_3416_reg[7]_2 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_40 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_41 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_42 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_43 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_44 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_45 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_46 ;
  wire \apl2_3_reg_3416_reg[7]_i_1_n_47 ;
  wire \apl2_reg_3273[15]_i_11_n_40 ;
  wire \apl2_reg_3273[15]_i_12_n_40 ;
  wire \apl2_reg_3273[15]_i_13_n_40 ;
  wire \apl2_reg_3273[15]_i_14_n_40 ;
  wire \apl2_reg_3273[15]_i_21_n_40 ;
  wire \apl2_reg_3273[15]_i_23_n_40 ;
  wire \apl2_reg_3273[15]_i_3_n_40 ;
  wire \apl2_reg_3273[15]_i_4_n_40 ;
  wire \apl2_reg_3273[15]_i_5_n_40 ;
  wire \apl2_reg_3273[15]_i_6_n_40 ;
  wire \apl2_reg_3273[15]_i_7_n_40 ;
  wire \apl2_reg_3273[7]_i_10_n_40 ;
  wire \apl2_reg_3273[7]_i_11_n_40 ;
  wire \apl2_reg_3273[7]_i_12_n_40 ;
  wire \apl2_reg_3273[7]_i_2_n_40 ;
  wire \apl2_reg_3273[7]_i_5_n_40 ;
  wire \apl2_reg_3273[7]_i_6_n_40 ;
  wire \apl2_reg_3273[7]_i_7_n_40 ;
  wire \apl2_reg_3273[7]_i_8_n_40 ;
  wire \apl2_reg_3273[7]_i_9_n_40 ;
  wire [10:0]\apl2_reg_3273_reg[15] ;
  wire \apl2_reg_3273_reg[15]_0 ;
  wire \apl2_reg_3273_reg[15]_1 ;
  wire [0:0]\apl2_reg_3273_reg[15]_2 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_40 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_41 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_42 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_43 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_44 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_45 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_46 ;
  wire \apl2_reg_3273_reg[15]_i_1_n_47 ;
  wire \apl2_reg_3273_reg[7] ;
  wire \apl2_reg_3273_reg[7]_0 ;
  wire \apl2_reg_3273_reg[7]_1 ;
  wire \apl2_reg_3273_reg[7]_2 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_40 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_41 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_42 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_43 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_44 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_45 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_46 ;
  wire \apl2_reg_3273_reg[7]_i_1_n_47 ;
  wire [31:0]grp_fu_722_p0;
  wire [31:0]grp_fu_722_p1;
  wire [8:8]sext_ln574_2_fu_1736_p1;
  wire [8:8]sext_ln574_3_fu_2614_p1;
  wire [14:0]sext_ln580_1_fu_1771_p1;
  wire [14:0]sext_ln580_3_fu_2649_p1;
  wire [10:0]sext_ln599_1_fu_2691_p1;
  wire [10:0]sext_ln599_fu_1813_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product__1_n_161;
  wire tmp_product__1_n_162;
  wire tmp_product__1_n_163;
  wire tmp_product__1_n_164;
  wire tmp_product__1_n_165;
  wire tmp_product__1_n_166;
  wire tmp_product__1_n_167;
  wire tmp_product__1_n_168;
  wire tmp_product__1_n_169;
  wire tmp_product__1_n_170;
  wire tmp_product__1_n_171;
  wire tmp_product__1_n_172;
  wire tmp_product__1_n_173;
  wire tmp_product__1_n_174;
  wire tmp_product__1_n_175;
  wire tmp_product__1_n_176;
  wire tmp_product__1_n_177;
  wire tmp_product__1_n_178;
  wire tmp_product__1_n_179;
  wire tmp_product__1_n_180;
  wire tmp_product__1_n_181;
  wire tmp_product__1_n_182;
  wire tmp_product__1_n_183;
  wire tmp_product__1_n_184;
  wire tmp_product__1_n_185;
  wire tmp_product__1_n_186;
  wire tmp_product__1_n_187;
  wire tmp_product__1_n_188;
  wire tmp_product__1_n_189;
  wire tmp_product__1_n_190;
  wire tmp_product__1_n_191;
  wire tmp_product__1_n_192;
  wire tmp_product__1_n_193;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_100;
  wire tmp_product__2_n_101;
  wire tmp_product__2_n_102;
  wire tmp_product__2_n_103;
  wire tmp_product__2_n_104;
  wire tmp_product__2_n_105;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_98;
  wire tmp_product__2_n_99;
  wire tmp_product_carry__0_i_1__0_n_40;
  wire tmp_product_carry__0_i_2__0_n_40;
  wire tmp_product_carry__0_i_3__0_n_40;
  wire tmp_product_carry__0_i_4__0_n_40;
  wire tmp_product_carry__0_i_5__0_n_40;
  wire tmp_product_carry__0_i_6__0_n_40;
  wire tmp_product_carry__0_i_7__0_n_40;
  wire tmp_product_carry__0_i_8__0_n_40;
  wire tmp_product_carry__0_n_40;
  wire tmp_product_carry__0_n_41;
  wire tmp_product_carry__0_n_42;
  wire tmp_product_carry__0_n_43;
  wire tmp_product_carry__0_n_44;
  wire tmp_product_carry__0_n_45;
  wire tmp_product_carry__0_n_46;
  wire tmp_product_carry__0_n_47;
  wire tmp_product_carry__1_i_1__0_n_40;
  wire tmp_product_carry__1_i_2__0_n_40;
  wire tmp_product_carry__1_i_3__0_n_40;
  wire tmp_product_carry__1_i_4__0_n_40;
  wire tmp_product_carry__1_i_5__0_n_40;
  wire tmp_product_carry__1_i_6__0_n_40;
  wire tmp_product_carry__1_i_7__0_n_40;
  wire tmp_product_carry__1_i_8__0_n_40;
  wire tmp_product_carry__1_n_40;
  wire tmp_product_carry__1_n_41;
  wire tmp_product_carry__1_n_42;
  wire tmp_product_carry__1_n_43;
  wire tmp_product_carry__1_n_44;
  wire tmp_product_carry__1_n_45;
  wire tmp_product_carry__1_n_46;
  wire tmp_product_carry__1_n_47;
  wire tmp_product_carry__2_i_1__0_n_40;
  wire tmp_product_carry__2_i_2__0_n_40;
  wire tmp_product_carry__2_i_3__0_n_40;
  wire tmp_product_carry__2_i_4__0_n_40;
  wire tmp_product_carry__2_i_5__0_n_40;
  wire tmp_product_carry__2_i_6__0_n_40;
  wire tmp_product_carry__2_i_7__0_n_40;
  wire tmp_product_carry__2_i_8__0_n_40;
  wire tmp_product_carry__2_n_40;
  wire tmp_product_carry__2_n_41;
  wire tmp_product_carry__2_n_42;
  wire tmp_product_carry__2_n_43;
  wire tmp_product_carry__2_n_44;
  wire tmp_product_carry__2_n_45;
  wire tmp_product_carry__2_n_46;
  wire tmp_product_carry__2_n_47;
  wire tmp_product_carry__3_i_1__0_n_40;
  wire tmp_product_carry__3_i_2__0_n_40;
  wire tmp_product_carry__3_i_3__0_n_40;
  wire tmp_product_carry__3_i_4__0_n_40;
  wire tmp_product_carry__3_i_5__0_n_40;
  wire tmp_product_carry__3_i_6__0_n_40;
  wire tmp_product_carry__3_i_7__0_n_40;
  wire tmp_product_carry__3_i_8__0_n_40;
  wire tmp_product_carry__3_n_40;
  wire tmp_product_carry__3_n_41;
  wire tmp_product_carry__3_n_42;
  wire tmp_product_carry__3_n_43;
  wire tmp_product_carry__3_n_44;
  wire tmp_product_carry__3_n_45;
  wire tmp_product_carry__3_n_46;
  wire tmp_product_carry__3_n_47;
  wire tmp_product_carry__4_i_1__0_n_40;
  wire tmp_product_carry__4_i_2__0_n_40;
  wire tmp_product_carry__4_i_3__0_n_40;
  wire tmp_product_carry__4_i_4__0_n_40;
  wire tmp_product_carry__4_i_5__0_n_40;
  wire tmp_product_carry__4_i_6__0_n_40;
  wire tmp_product_carry__4_i_7__0_n_40;
  wire tmp_product_carry__4_i_8__0_n_40;
  wire tmp_product_carry__4_n_41;
  wire tmp_product_carry__4_n_42;
  wire tmp_product_carry__4_n_43;
  wire tmp_product_carry__4_n_44;
  wire tmp_product_carry__4_n_45;
  wire tmp_product_carry__4_n_46;
  wire tmp_product_carry__4_n_47;
  wire tmp_product_carry_i_1__1_n_40;
  wire tmp_product_carry_i_2__1_n_40;
  wire tmp_product_carry_i_3__1_n_40;
  wire tmp_product_carry_i_4__1_n_40;
  wire tmp_product_carry_i_5__1_n_40;
  wire tmp_product_carry_i_6__1_n_40;
  wire tmp_product_carry_i_7__0_n_40;
  wire tmp_product_carry_n_40;
  wire tmp_product_carry_n_41;
  wire tmp_product_carry_n_42;
  wire tmp_product_carry_n_43;
  wire tmp_product_carry_n_44;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:4]\NLW_apl1_4_reg_3422_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl1_4_reg_3422_reg[17]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_apl1_reg_3279_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl1_reg_3279_reg[17]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_apl2_3_reg_3416_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_apl2_3_reg_3416_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_apl2_reg_3273_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_apl2_reg_3273_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_O_UNCONNECTED;
  wire [7:7]NLW_tmp_product_carry__4_CO_UNCONNECTED;
  wire [6:0]NLW_tmp_product_carry__4_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[12]_i_2 
       (.I0(O),
        .O(\apl1_4_reg_3422[12]_i_2_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_4_reg_3422[12]_i_3 
       (.I0(O),
        .O(\apl1_4_reg_3422[12]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_4_reg_3422[12]_i_8 
       (.I0(sext_ln599_1_fu_2691_p1[3]),
        .I1(O),
        .O(\apl1_4_reg_3422[12]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_4_reg_3422[12]_i_9 
       (.I0(O),
        .I1(sext_ln599_1_fu_2691_p1[2]),
        .O(\apl1_4_reg_3422[12]_i_9_n_40 ));
  CARRY8 \apl1_4_reg_3422_reg[12]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl1_4_reg_3422_reg[12]_i_1_n_40 ,\apl1_4_reg_3422_reg[12]_i_1_n_41 ,\apl1_4_reg_3422_reg[12]_i_1_n_42 ,\apl1_4_reg_3422_reg[12]_i_1_n_43 ,\apl1_4_reg_3422_reg[12]_i_1_n_44 ,\apl1_4_reg_3422_reg[12]_i_1_n_45 ,\apl1_4_reg_3422_reg[12]_i_1_n_46 ,\apl1_4_reg_3422_reg[12]_i_1_n_47 }),
        .DI({sext_ln599_1_fu_2691_p1[6:3],\apl1_4_reg_3422[12]_i_2_n_40 ,\apl1_4_reg_3422[12]_i_3_n_40 ,sext_ln599_1_fu_2691_p1[1],1'b0}),
        .O(\ah1_reg[14] [7:0]),
        .S({\apl1_4_reg_3422_reg[12] [4:1],\apl1_4_reg_3422[12]_i_8_n_40 ,\apl1_4_reg_3422[12]_i_9_n_40 ,\apl1_4_reg_3422_reg[12] [0],sext_ln599_1_fu_2691_p1[0]}));
  CARRY8 \apl1_4_reg_3422_reg[17]_i_1 
       (.CI(\apl1_4_reg_3422_reg[12]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl1_4_reg_3422_reg[17]_i_1_CO_UNCONNECTED [7:4],\apl1_4_reg_3422_reg[17]_i_1_n_44 ,\apl1_4_reg_3422_reg[17]_i_1_n_45 ,\apl1_4_reg_3422_reg[17]_i_1_n_46 ,\apl1_4_reg_3422_reg[17]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,sext_ln599_1_fu_2691_p1[10:7]}),
        .O({\NLW_apl1_4_reg_3422_reg[17]_i_1_O_UNCONNECTED [7:5],\ah1_reg[14] [12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\apl1_4_reg_3422_reg[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[12]_i_2 
       (.I0(O),
        .O(\apl1_reg_3279[12]_i_2_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_3279[12]_i_3 
       (.I0(O),
        .O(\apl1_reg_3279[12]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_reg_3279[12]_i_8 
       (.I0(sext_ln599_fu_1813_p1[3]),
        .I1(O),
        .O(\apl1_reg_3279[12]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_3279[12]_i_9 
       (.I0(O),
        .I1(sext_ln599_fu_1813_p1[2]),
        .O(\apl1_reg_3279[12]_i_9_n_40 ));
  CARRY8 \apl1_reg_3279_reg[12]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_3279_reg[12]_i_1_n_40 ,\apl1_reg_3279_reg[12]_i_1_n_41 ,\apl1_reg_3279_reg[12]_i_1_n_42 ,\apl1_reg_3279_reg[12]_i_1_n_43 ,\apl1_reg_3279_reg[12]_i_1_n_44 ,\apl1_reg_3279_reg[12]_i_1_n_45 ,\apl1_reg_3279_reg[12]_i_1_n_46 ,\apl1_reg_3279_reg[12]_i_1_n_47 }),
        .DI({sext_ln599_fu_1813_p1[6:3],\apl1_reg_3279[12]_i_2_n_40 ,\apl1_reg_3279[12]_i_3_n_40 ,sext_ln599_fu_1813_p1[1],1'b0}),
        .O(\al1_reg[14] [7:0]),
        .S({\apl1_reg_3279_reg[12] [4:1],\apl1_reg_3279[12]_i_8_n_40 ,\apl1_reg_3279[12]_i_9_n_40 ,\apl1_reg_3279_reg[12] [0],sext_ln599_fu_1813_p1[0]}));
  CARRY8 \apl1_reg_3279_reg[17]_i_1 
       (.CI(\apl1_reg_3279_reg[12]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl1_reg_3279_reg[17]_i_1_CO_UNCONNECTED [7:4],\apl1_reg_3279_reg[17]_i_1_n_44 ,\apl1_reg_3279_reg[17]_i_1_n_45 ,\apl1_reg_3279_reg[17]_i_1_n_46 ,\apl1_reg_3279_reg[17]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,sext_ln599_fu_1813_p1[10:7]}),
        .O({\NLW_apl1_reg_3279_reg[17]_i_1_O_UNCONNECTED [7:5],\al1_reg[14] [12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\apl1_reg_3279_reg[17] }));
  LUT6 #(
    .INIT(64'hBABFAABA45405545)) 
    \apl2_3_reg_3416[15]_i_11 
       (.I0(sext_ln580_3_fu_2649_p1[11]),
        .I1(O),
        .I2(\apl2_3_reg_3416_reg[15] [10]),
        .I3(\apl2_3_reg_3416[15]_i_21_n_40 ),
        .I4(sext_ln580_3_fu_2649_p1[10]),
        .I5(sext_ln580_3_fu_2649_p1[12]),
        .O(\apl2_3_reg_3416[15]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h9699966699999699)) 
    \apl2_3_reg_3416[15]_i_12 
       (.I0(\apl2_3_reg_3416[15]_i_4_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[11]),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [10]),
        .I4(\apl2_3_reg_3416[15]_i_21_n_40 ),
        .I5(sext_ln580_3_fu_2649_p1[10]),
        .O(\apl2_3_reg_3416[15]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \apl2_3_reg_3416[15]_i_13 
       (.I0(\apl2_3_reg_3416[15]_i_5_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[10]),
        .I2(\apl2_3_reg_3416[15]_i_21_n_40 ),
        .I3(\apl2_3_reg_3416_reg[15] [10]),
        .I4(sext_ln580_3_fu_2649_p1[9]),
        .I5(\apl2_3_reg_3416[15]_i_23_n_40 ),
        .O(\apl2_3_reg_3416[15]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h4BB44BB4B44B4BB4)) 
    \apl2_3_reg_3416[15]_i_14 
       (.I0(\apl2_3_reg_3416[7]_i_2_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[8]),
        .I2(\apl2_3_reg_3416[15]_i_23_n_40 ),
        .I3(sext_ln580_3_fu_2649_p1[9]),
        .I4(\apl2_reg_3273_reg[15]_2 ),
        .I5(sext_ln574_3_fu_2614_p1),
        .O(\apl2_3_reg_3416[15]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \apl2_3_reg_3416[15]_i_21 
       (.I0(O),
        .I1(\apl2_3_reg_3416_reg[15] [8]),
        .I2(\apl2_3_reg_3416_reg[15] [6]),
        .I3(\apl2_3_reg_3416_reg[15]_1 ),
        .I4(\apl2_3_reg_3416_reg[15] [7]),
        .I5(\apl2_3_reg_3416_reg[15] [9]),
        .O(\apl2_3_reg_3416[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    \apl2_3_reg_3416[15]_i_23 
       (.I0(\apl2_3_reg_3416_reg[15] [9]),
        .I1(\apl2_3_reg_3416_reg[15] [8]),
        .I2(\apl2_3_reg_3416_reg[15] [6]),
        .I3(\apl2_3_reg_3416_reg[15]_1 ),
        .I4(\apl2_3_reg_3416_reg[15] [7]),
        .I5(O),
        .O(\apl2_3_reg_3416[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'h9999999A)) 
    \apl2_3_reg_3416[15]_i_25 
       (.I0(\apl2_3_reg_3416_reg[15] [8]),
        .I1(O),
        .I2(\apl2_3_reg_3416_reg[15] [7]),
        .I3(\apl2_3_reg_3416_reg[15]_1 ),
        .I4(\apl2_3_reg_3416_reg[15] [6]),
        .O(sext_ln574_3_fu_2614_p1));
  LUT5 #(
    .INIT(32'hBABFAABA)) 
    \apl2_3_reg_3416[15]_i_3 
       (.I0(sext_ln580_3_fu_2649_p1[11]),
        .I1(O),
        .I2(\apl2_3_reg_3416_reg[15] [10]),
        .I3(\apl2_3_reg_3416[15]_i_21_n_40 ),
        .I4(sext_ln580_3_fu_2649_p1[10]),
        .O(\apl2_3_reg_3416[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hC8C8233832328CC2)) 
    \apl2_3_reg_3416[15]_i_4 
       (.I0(sext_ln580_3_fu_2649_p1[9]),
        .I1(\apl2_3_reg_3416_reg[15] [10]),
        .I2(\apl2_3_reg_3416_reg[15] [9]),
        .I3(\apl2_3_reg_3416_reg[15]_0 ),
        .I4(O),
        .I5(sext_ln580_3_fu_2649_p1[10]),
        .O(\apl2_3_reg_3416[15]_i_4_n_40 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \apl2_3_reg_3416[15]_i_5 
       (.I0(\apl2_3_reg_3416[7]_i_2_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[8]),
        .I2(\apl2_3_reg_3416[15]_i_23_n_40 ),
        .I3(sext_ln580_3_fu_2649_p1[9]),
        .O(\apl2_3_reg_3416[15]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \apl2_3_reg_3416[15]_i_6 
       (.I0(\apl2_3_reg_3416[7]_i_2_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[8]),
        .I2(\apl2_3_reg_3416[15]_i_23_n_40 ),
        .I3(sext_ln580_3_fu_2649_p1[9]),
        .O(\apl2_3_reg_3416[15]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'h00FEFF01FF0100FE)) 
    \apl2_3_reg_3416[15]_i_7 
       (.I0(\apl2_3_reg_3416_reg[15] [6]),
        .I1(\apl2_3_reg_3416_reg[15]_1 ),
        .I2(\apl2_3_reg_3416_reg[15] [7]),
        .I3(O),
        .I4(\apl2_3_reg_3416_reg[15] [8]),
        .I5(\apl2_reg_3273_reg[15]_2 ),
        .O(\apl2_3_reg_3416[15]_i_7_n_40 ));
  LUT5 #(
    .INIT(32'h55A9AA56)) 
    \apl2_3_reg_3416[7]_i_10 
       (.I0(sext_ln580_3_fu_2649_p1[2]),
        .I1(\apl2_3_reg_3416_reg[7]_0 ),
        .I2(\apl2_3_reg_3416_reg[15] [1]),
        .I3(O),
        .I4(\apl2_3_reg_3416_reg[15] [2]),
        .O(\apl2_3_reg_3416[7]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_3_reg_3416[7]_i_11 
       (.I0(sext_ln580_3_fu_2649_p1[1]),
        .I1(\apl2_3_reg_3416_reg[7]_0 ),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [1]),
        .O(\apl2_3_reg_3416[7]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_3_reg_3416[7]_i_12 
       (.I0(sext_ln580_3_fu_2649_p1[0]),
        .I1(\apl2_3_reg_3416_reg[7] ),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [0]),
        .O(\apl2_3_reg_3416[7]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \apl2_3_reg_3416[7]_i_2 
       (.I0(\apl2_3_reg_3416_reg[15] [7]),
        .I1(O),
        .I2(\apl2_3_reg_3416_reg[15] [6]),
        .I3(\apl2_3_reg_3416_reg[15]_1 ),
        .O(\apl2_3_reg_3416[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_3_reg_3416[7]_i_5 
       (.I0(\apl2_3_reg_3416[7]_i_2_n_40 ),
        .I1(sext_ln580_3_fu_2649_p1[7]),
        .O(\apl2_3_reg_3416[7]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_3_reg_3416[7]_i_6 
       (.I0(sext_ln580_3_fu_2649_p1[6]),
        .I1(\apl2_3_reg_3416_reg[15]_1 ),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [6]),
        .O(\apl2_3_reg_3416[7]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_3_reg_3416[7]_i_7 
       (.I0(sext_ln580_3_fu_2649_p1[5]),
        .I1(\apl2_3_reg_3416_reg[7]_2 ),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [5]),
        .O(\apl2_3_reg_3416[7]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_3_reg_3416[7]_i_8 
       (.I0(sext_ln580_3_fu_2649_p1[4]),
        .I1(\apl2_3_reg_3416_reg[7]_1 ),
        .I2(O),
        .I3(\apl2_3_reg_3416_reg[15] [4]),
        .O(\apl2_3_reg_3416[7]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'h5555AAA9AAAA5556)) 
    \apl2_3_reg_3416[7]_i_9 
       (.I0(sext_ln580_3_fu_2649_p1[3]),
        .I1(\apl2_3_reg_3416_reg[15] [1]),
        .I2(\apl2_3_reg_3416_reg[7]_0 ),
        .I3(\apl2_3_reg_3416_reg[15] [2]),
        .I4(O),
        .I5(\apl2_3_reg_3416_reg[15] [3]),
        .O(\apl2_3_reg_3416[7]_i_9_n_40 ));
  CARRY8 \apl2_3_reg_3416_reg[15]_i_1 
       (.CI(\apl2_3_reg_3416_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_3_reg_3416_reg[15]_i_1_n_40 ,\apl2_3_reg_3416_reg[15]_i_1_n_41 ,\apl2_3_reg_3416_reg[15]_i_1_n_42 ,\apl2_3_reg_3416_reg[15]_i_1_n_43 ,\apl2_3_reg_3416_reg[15]_i_1_n_44 ,\apl2_3_reg_3416_reg[15]_i_1_n_45 ,\apl2_3_reg_3416_reg[15]_i_1_n_46 ,\apl2_3_reg_3416_reg[15]_i_1_n_47 }),
        .DI({sext_ln580_3_fu_2649_p1[14:12],\apl2_3_reg_3416[15]_i_3_n_40 ,\apl2_3_reg_3416[15]_i_4_n_40 ,\apl2_3_reg_3416[15]_i_5_n_40 ,\apl2_3_reg_3416[15]_i_6_n_40 ,\apl2_3_reg_3416[15]_i_7_n_40 }),
        .O(\apl2_3_reg_3416_reg[15]_i_1_0 [15:8]),
        .S({\apl2_3_reg_3416_reg[15]_2 [3:1],\apl2_3_reg_3416[15]_i_11_n_40 ,\apl2_3_reg_3416[15]_i_12_n_40 ,\apl2_3_reg_3416[15]_i_13_n_40 ,\apl2_3_reg_3416[15]_i_14_n_40 ,\apl2_3_reg_3416_reg[15]_2 [0]}));
  CARRY8 \apl2_3_reg_3416_reg[16]_i_1 
       (.CI(\apl2_3_reg_3416_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO(\NLW_apl2_3_reg_3416_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_apl2_3_reg_3416_reg[16]_i_1_O_UNCONNECTED [7:1],\apl2_3_reg_3416_reg[15]_i_1_0 [16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \apl2_3_reg_3416_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl2_3_reg_3416_reg[7]_i_1_n_40 ,\apl2_3_reg_3416_reg[7]_i_1_n_41 ,\apl2_3_reg_3416_reg[7]_i_1_n_42 ,\apl2_3_reg_3416_reg[7]_i_1_n_43 ,\apl2_3_reg_3416_reg[7]_i_1_n_44 ,\apl2_3_reg_3416_reg[7]_i_1_n_45 ,\apl2_3_reg_3416_reg[7]_i_1_n_46 ,\apl2_3_reg_3416_reg[7]_i_1_n_47 }),
        .DI({\apl2_3_reg_3416[7]_i_2_n_40 ,sext_ln580_3_fu_2649_p1[6:0]}),
        .O(\apl2_3_reg_3416_reg[15]_i_1_0 [7:0]),
        .S({\apl2_3_reg_3416[7]_i_5_n_40 ,\apl2_3_reg_3416[7]_i_6_n_40 ,\apl2_3_reg_3416[7]_i_7_n_40 ,\apl2_3_reg_3416[7]_i_8_n_40 ,\apl2_3_reg_3416[7]_i_9_n_40 ,\apl2_3_reg_3416[7]_i_10_n_40 ,\apl2_3_reg_3416[7]_i_11_n_40 ,\apl2_3_reg_3416[7]_i_12_n_40 }));
  LUT6 #(
    .INIT(64'hBABFAABA45405545)) 
    \apl2_reg_3273[15]_i_11 
       (.I0(sext_ln580_1_fu_1771_p1[11]),
        .I1(O),
        .I2(\apl2_reg_3273_reg[15] [10]),
        .I3(\apl2_reg_3273[15]_i_21_n_40 ),
        .I4(sext_ln580_1_fu_1771_p1[10]),
        .I5(sext_ln580_1_fu_1771_p1[12]),
        .O(\apl2_reg_3273[15]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h9699966699999699)) 
    \apl2_reg_3273[15]_i_12 
       (.I0(\apl2_reg_3273[15]_i_4_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[11]),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [10]),
        .I4(\apl2_reg_3273[15]_i_21_n_40 ),
        .I5(sext_ln580_1_fu_1771_p1[10]),
        .O(\apl2_reg_3273[15]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \apl2_reg_3273[15]_i_13 
       (.I0(\apl2_reg_3273[15]_i_5_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[10]),
        .I2(\apl2_reg_3273[15]_i_21_n_40 ),
        .I3(\apl2_reg_3273_reg[15] [10]),
        .I4(sext_ln580_1_fu_1771_p1[9]),
        .I5(\apl2_reg_3273[15]_i_23_n_40 ),
        .O(\apl2_reg_3273[15]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h4BB44BB4B44B4BB4)) 
    \apl2_reg_3273[15]_i_14 
       (.I0(\apl2_reg_3273[7]_i_2_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[8]),
        .I2(\apl2_reg_3273[15]_i_23_n_40 ),
        .I3(sext_ln580_1_fu_1771_p1[9]),
        .I4(\apl2_reg_3273_reg[15]_2 ),
        .I5(sext_ln574_2_fu_1736_p1),
        .O(\apl2_reg_3273[15]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \apl2_reg_3273[15]_i_21 
       (.I0(O),
        .I1(\apl2_reg_3273_reg[15] [8]),
        .I2(\apl2_reg_3273_reg[15] [6]),
        .I3(\apl2_reg_3273_reg[15]_1 ),
        .I4(\apl2_reg_3273_reg[15] [7]),
        .I5(\apl2_reg_3273_reg[15] [9]),
        .O(\apl2_reg_3273[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    \apl2_reg_3273[15]_i_23 
       (.I0(\apl2_reg_3273_reg[15] [9]),
        .I1(\apl2_reg_3273_reg[15] [8]),
        .I2(\apl2_reg_3273_reg[15] [6]),
        .I3(\apl2_reg_3273_reg[15]_1 ),
        .I4(\apl2_reg_3273_reg[15] [7]),
        .I5(O),
        .O(\apl2_reg_3273[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'h9999999A)) 
    \apl2_reg_3273[15]_i_25 
       (.I0(\apl2_reg_3273_reg[15] [8]),
        .I1(O),
        .I2(\apl2_reg_3273_reg[15] [7]),
        .I3(\apl2_reg_3273_reg[15]_1 ),
        .I4(\apl2_reg_3273_reg[15] [6]),
        .O(sext_ln574_2_fu_1736_p1));
  LUT5 #(
    .INIT(32'hBABFAABA)) 
    \apl2_reg_3273[15]_i_3 
       (.I0(sext_ln580_1_fu_1771_p1[11]),
        .I1(O),
        .I2(\apl2_reg_3273_reg[15] [10]),
        .I3(\apl2_reg_3273[15]_i_21_n_40 ),
        .I4(sext_ln580_1_fu_1771_p1[10]),
        .O(\apl2_reg_3273[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hC8C8233832328CC2)) 
    \apl2_reg_3273[15]_i_4 
       (.I0(sext_ln580_1_fu_1771_p1[9]),
        .I1(\apl2_reg_3273_reg[15] [10]),
        .I2(\apl2_reg_3273_reg[15] [9]),
        .I3(\apl2_reg_3273_reg[15]_0 ),
        .I4(O),
        .I5(sext_ln580_1_fu_1771_p1[10]),
        .O(\apl2_reg_3273[15]_i_4_n_40 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \apl2_reg_3273[15]_i_5 
       (.I0(\apl2_reg_3273[7]_i_2_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[8]),
        .I2(\apl2_reg_3273[15]_i_23_n_40 ),
        .I3(sext_ln580_1_fu_1771_p1[9]),
        .O(\apl2_reg_3273[15]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \apl2_reg_3273[15]_i_6 
       (.I0(\apl2_reg_3273[7]_i_2_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[8]),
        .I2(\apl2_reg_3273[15]_i_23_n_40 ),
        .I3(sext_ln580_1_fu_1771_p1[9]),
        .O(\apl2_reg_3273[15]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'h00FEFF01FF0100FE)) 
    \apl2_reg_3273[15]_i_7 
       (.I0(\apl2_reg_3273_reg[15] [6]),
        .I1(\apl2_reg_3273_reg[15]_1 ),
        .I2(\apl2_reg_3273_reg[15] [7]),
        .I3(O),
        .I4(\apl2_reg_3273_reg[15] [8]),
        .I5(\apl2_reg_3273_reg[15]_2 ),
        .O(\apl2_reg_3273[15]_i_7_n_40 ));
  LUT5 #(
    .INIT(32'h55A9AA56)) 
    \apl2_reg_3273[7]_i_10 
       (.I0(sext_ln580_1_fu_1771_p1[2]),
        .I1(\apl2_reg_3273_reg[7]_0 ),
        .I2(\apl2_reg_3273_reg[15] [1]),
        .I3(O),
        .I4(\apl2_reg_3273_reg[15] [2]),
        .O(\apl2_reg_3273[7]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_3273[7]_i_11 
       (.I0(sext_ln580_1_fu_1771_p1[1]),
        .I1(\apl2_reg_3273_reg[7]_0 ),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [1]),
        .O(\apl2_reg_3273[7]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_3273[7]_i_12 
       (.I0(sext_ln580_1_fu_1771_p1[0]),
        .I1(\apl2_reg_3273_reg[7] ),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [0]),
        .O(\apl2_reg_3273[7]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \apl2_reg_3273[7]_i_2 
       (.I0(\apl2_reg_3273_reg[15] [7]),
        .I1(O),
        .I2(\apl2_reg_3273_reg[15] [6]),
        .I3(\apl2_reg_3273_reg[15]_1 ),
        .O(\apl2_reg_3273[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_reg_3273[7]_i_5 
       (.I0(\apl2_reg_3273[7]_i_2_n_40 ),
        .I1(sext_ln580_1_fu_1771_p1[7]),
        .O(\apl2_reg_3273[7]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_3273[7]_i_6 
       (.I0(sext_ln580_1_fu_1771_p1[6]),
        .I1(\apl2_reg_3273_reg[15]_1 ),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [6]),
        .O(\apl2_reg_3273[7]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_3273[7]_i_7 
       (.I0(sext_ln580_1_fu_1771_p1[5]),
        .I1(\apl2_reg_3273_reg[7]_2 ),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [5]),
        .O(\apl2_reg_3273[7]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_3273[7]_i_8 
       (.I0(sext_ln580_1_fu_1771_p1[4]),
        .I1(\apl2_reg_3273_reg[7]_1 ),
        .I2(O),
        .I3(\apl2_reg_3273_reg[15] [4]),
        .O(\apl2_reg_3273[7]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'h5555AAA9AAAA5556)) 
    \apl2_reg_3273[7]_i_9 
       (.I0(sext_ln580_1_fu_1771_p1[3]),
        .I1(\apl2_reg_3273_reg[15] [1]),
        .I2(\apl2_reg_3273_reg[7]_0 ),
        .I3(\apl2_reg_3273_reg[15] [2]),
        .I4(O),
        .I5(\apl2_reg_3273_reg[15] [3]),
        .O(\apl2_reg_3273[7]_i_9_n_40 ));
  CARRY8 \apl2_reg_3273_reg[15]_i_1 
       (.CI(\apl2_reg_3273_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_3273_reg[15]_i_1_n_40 ,\apl2_reg_3273_reg[15]_i_1_n_41 ,\apl2_reg_3273_reg[15]_i_1_n_42 ,\apl2_reg_3273_reg[15]_i_1_n_43 ,\apl2_reg_3273_reg[15]_i_1_n_44 ,\apl2_reg_3273_reg[15]_i_1_n_45 ,\apl2_reg_3273_reg[15]_i_1_n_46 ,\apl2_reg_3273_reg[15]_i_1_n_47 }),
        .DI({sext_ln580_1_fu_1771_p1[14:12],\apl2_reg_3273[15]_i_3_n_40 ,\apl2_reg_3273[15]_i_4_n_40 ,\apl2_reg_3273[15]_i_5_n_40 ,\apl2_reg_3273[15]_i_6_n_40 ,\apl2_reg_3273[15]_i_7_n_40 }),
        .O(D[15:8]),
        .S({S[3:1],\apl2_reg_3273[15]_i_11_n_40 ,\apl2_reg_3273[15]_i_12_n_40 ,\apl2_reg_3273[15]_i_13_n_40 ,\apl2_reg_3273[15]_i_14_n_40 ,S[0]}));
  CARRY8 \apl2_reg_3273_reg[16]_i_1 
       (.CI(\apl2_reg_3273_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO(\NLW_apl2_reg_3273_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_apl2_reg_3273_reg[16]_i_1_O_UNCONNECTED [7:1],D[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \apl2_reg_3273_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_3273_reg[7]_i_1_n_40 ,\apl2_reg_3273_reg[7]_i_1_n_41 ,\apl2_reg_3273_reg[7]_i_1_n_42 ,\apl2_reg_3273_reg[7]_i_1_n_43 ,\apl2_reg_3273_reg[7]_i_1_n_44 ,\apl2_reg_3273_reg[7]_i_1_n_45 ,\apl2_reg_3273_reg[7]_i_1_n_46 ,\apl2_reg_3273_reg[7]_i_1_n_47 }),
        .DI({\apl2_reg_3273[7]_i_2_n_40 ,sext_ln580_1_fu_1771_p1[6:0]}),
        .O(D[7:0]),
        .S({\apl2_reg_3273[7]_i_5_n_40 ,\apl2_reg_3273[7]_i_6_n_40 ,\apl2_reg_3273[7]_i_7_n_40 ,\apl2_reg_3273[7]_i_8_n_40 ,\apl2_reg_3273[7]_i_9_n_40 ,\apl2_reg_3273[7]_i_10_n_40 ,\apl2_reg_3273[7]_i_11_n_40 ,\apl2_reg_3273[7]_i_12_n_40 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_722_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31],grp_fu_722_p0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__1
       (.I0(DSP_A_B_DATA_INST[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[22]),
        .O(grp_fu_722_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__1
       (.I0(DSP_A_B_DATA_INST[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[21]),
        .O(grp_fu_722_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__1
       (.I0(DSP_A_B_DATA_INST[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[20]),
        .O(grp_fu_722_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__1
       (.I0(DSP_A_B_DATA_INST[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[19]),
        .O(grp_fu_722_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__1
       (.I0(DSP_A_B_DATA_INST[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[18]),
        .O(grp_fu_722_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__1
       (.I0(DSP_A_B_DATA_INST[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[17]),
        .O(grp_fu_722_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__1
       (.I0(DSP_A_B_DATA_INST[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[31]),
        .O(grp_fu_722_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__1
       (.I0(DSP_A_B_DATA_INST[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[30]),
        .O(grp_fu_722_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__1
       (.I0(DSP_A_B_DATA_INST[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[29]),
        .O(grp_fu_722_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__1
       (.I0(DSP_A_B_DATA_INST[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[28]),
        .O(grp_fu_722_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__1
       (.I0(DSP_A_B_DATA_INST[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[27]),
        .O(grp_fu_722_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__1
       (.I0(DSP_A_B_DATA_INST[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[26]),
        .O(grp_fu_722_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__1
       (.I0(DSP_A_B_DATA_INST[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[25]),
        .O(grp_fu_722_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__1
       (.I0(DSP_A_B_DATA_INST[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[24]),
        .O(grp_fu_722_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__1
       (.I0(DSP_A_B_DATA_INST[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[23]),
        .O(grp_fu_722_p1[23]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_722_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_722_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105,tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_10__0
       (.I0(DSP_A_B_DATA_INST_1[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[7]),
        .O(grp_fu_722_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_11__0
       (.I0(DSP_A_B_DATA_INST_1[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[6]),
        .O(grp_fu_722_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_12__0
       (.I0(DSP_A_B_DATA_INST_1[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[5]),
        .O(grp_fu_722_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_13__0
       (.I0(DSP_A_B_DATA_INST_1[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[4]),
        .O(grp_fu_722_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_14__0
       (.I0(DSP_A_B_DATA_INST_1[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[3]),
        .O(grp_fu_722_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_15__0
       (.I0(DSP_A_B_DATA_INST_1[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[2]),
        .O(grp_fu_722_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_16__0
       (.I0(DSP_A_B_DATA_INST_1[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .O(grp_fu_722_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_17__0
       (.I0(DSP_A_B_DATA_INST_1[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .O(grp_fu_722_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_1__0
       (.I0(DSP_A_B_DATA_INST_1[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[16]),
        .O(grp_fu_722_p0[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_2__0
       (.I0(DSP_A_B_DATA_INST_1[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[15]),
        .O(grp_fu_722_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_3__0
       (.I0(DSP_A_B_DATA_INST_1[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[14]),
        .O(grp_fu_722_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_4__0
       (.I0(DSP_A_B_DATA_INST_1[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[13]),
        .O(grp_fu_722_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_5__0
       (.I0(DSP_A_B_DATA_INST_1[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[12]),
        .O(grp_fu_722_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_6__0
       (.I0(DSP_A_B_DATA_INST_1[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[11]),
        .O(grp_fu_722_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_7__0
       (.I0(DSP_A_B_DATA_INST_1[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[10]),
        .O(grp_fu_722_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_8__0
       (.I0(DSP_A_B_DATA_INST_1[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[9]),
        .O(grp_fu_722_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_9__0
       (.I0(DSP_A_B_DATA_INST_1[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[8]),
        .O(grp_fu_722_p0[8]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({tmp_product__2_n_98,tmp_product__2_n_99,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_40,tmp_product_carry_n_41,tmp_product_carry_n_42,tmp_product_carry_n_43,tmp_product_carry_n_44,tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,1'b0}),
        .O(NLW_tmp_product_carry_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry_i_1__1_n_40,tmp_product_carry_i_2__1_n_40,tmp_product_carry_i_3__1_n_40,tmp_product_carry_i_4__1_n_40,tmp_product_carry_i_5__1_n_40,tmp_product_carry_i_6__1_n_40,tmp_product_carry_i_7__0_n_40,tmp_product__1_n_129}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_40,tmp_product_carry__0_n_41,tmp_product_carry__0_n_42,tmp_product_carry__0_n_43,tmp_product_carry__0_n_44,tmp_product_carry__0_n_45,tmp_product_carry__0_n_46,tmp_product_carry__0_n_47}),
        .DI({tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138}),
        .O(NLW_tmp_product_carry__0_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__0_i_1__0_n_40,tmp_product_carry__0_i_2__0_n_40,tmp_product_carry__0_i_3__0_n_40,tmp_product_carry__0_i_4__0_n_40,tmp_product_carry__0_i_5__0_n_40,tmp_product_carry__0_i_6__0_n_40,tmp_product_carry__0_i_7__0_n_40,tmp_product_carry__0_i_8__0_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__0
       (.I0(tmp_product__2_n_131),
        .I1(tmp_product_n_131),
        .O(tmp_product_carry__0_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__0
       (.I0(tmp_product__2_n_132),
        .I1(tmp_product_n_132),
        .O(tmp_product_carry__0_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__0
       (.I0(tmp_product__2_n_133),
        .I1(tmp_product_n_133),
        .O(tmp_product_carry__0_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__0
       (.I0(tmp_product__2_n_134),
        .I1(tmp_product_n_134),
        .O(tmp_product_carry__0_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__0
       (.I0(tmp_product__2_n_135),
        .I1(tmp_product_n_135),
        .O(tmp_product_carry__0_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__0
       (.I0(tmp_product__2_n_136),
        .I1(tmp_product_n_136),
        .O(tmp_product_carry__0_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__0
       (.I0(tmp_product__2_n_137),
        .I1(tmp_product_n_137),
        .O(tmp_product_carry__0_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__0
       (.I0(tmp_product__2_n_138),
        .I1(tmp_product_n_138),
        .O(tmp_product_carry__0_i_8__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_40,tmp_product_carry__1_n_41,tmp_product_carry__1_n_42,tmp_product_carry__1_n_43,tmp_product_carry__1_n_44,tmp_product_carry__1_n_45,tmp_product_carry__1_n_46,tmp_product_carry__1_n_47}),
        .DI({tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130}),
        .O(NLW_tmp_product_carry__1_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__1_i_1__0_n_40,tmp_product_carry__1_i_2__0_n_40,tmp_product_carry__1_i_3__0_n_40,tmp_product_carry__1_i_4__0_n_40,tmp_product_carry__1_i_5__0_n_40,tmp_product_carry__1_i_6__0_n_40,tmp_product_carry__1_i_7__0_n_40,tmp_product_carry__1_i_8__0_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__0
       (.I0(tmp_product__2_n_123),
        .I1(tmp_product__0_n_140),
        .O(tmp_product_carry__1_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__0
       (.I0(tmp_product__2_n_124),
        .I1(tmp_product__0_n_141),
        .O(tmp_product_carry__1_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__0
       (.I0(tmp_product__2_n_125),
        .I1(tmp_product__0_n_142),
        .O(tmp_product_carry__1_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__0
       (.I0(tmp_product__2_n_126),
        .I1(tmp_product__0_n_143),
        .O(tmp_product_carry__1_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__0
       (.I0(tmp_product__2_n_127),
        .I1(tmp_product__0_n_144),
        .O(tmp_product_carry__1_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__0
       (.I0(tmp_product__2_n_128),
        .I1(tmp_product__0_n_145),
        .O(tmp_product_carry__1_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__0
       (.I0(tmp_product__2_n_129),
        .I1(tmp_product_n_129),
        .O(tmp_product_carry__1_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__0
       (.I0(tmp_product__2_n_130),
        .I1(tmp_product_n_130),
        .O(tmp_product_carry__1_i_8__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_40,tmp_product_carry__2_n_41,tmp_product_carry__2_n_42,tmp_product_carry__2_n_43,tmp_product_carry__2_n_44,tmp_product_carry__2_n_45,tmp_product_carry__2_n_46,tmp_product_carry__2_n_47}),
        .DI({tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122}),
        .O(NLW_tmp_product_carry__2_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__2_i_1__0_n_40,tmp_product_carry__2_i_2__0_n_40,tmp_product_carry__2_i_3__0_n_40,tmp_product_carry__2_i_4__0_n_40,tmp_product_carry__2_i_5__0_n_40,tmp_product_carry__2_i_6__0_n_40,tmp_product_carry__2_i_7__0_n_40,tmp_product_carry__2_i_8__0_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__0
       (.I0(tmp_product__2_n_115),
        .I1(tmp_product__0_n_132),
        .O(tmp_product_carry__2_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__0
       (.I0(tmp_product__2_n_116),
        .I1(tmp_product__0_n_133),
        .O(tmp_product_carry__2_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__0
       (.I0(tmp_product__2_n_117),
        .I1(tmp_product__0_n_134),
        .O(tmp_product_carry__2_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__0
       (.I0(tmp_product__2_n_118),
        .I1(tmp_product__0_n_135),
        .O(tmp_product_carry__2_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__0
       (.I0(tmp_product__2_n_119),
        .I1(tmp_product__0_n_136),
        .O(tmp_product_carry__2_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__0
       (.I0(tmp_product__2_n_120),
        .I1(tmp_product__0_n_137),
        .O(tmp_product_carry__2_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__0
       (.I0(tmp_product__2_n_121),
        .I1(tmp_product__0_n_138),
        .O(tmp_product_carry__2_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__0
       (.I0(tmp_product__2_n_122),
        .I1(tmp_product__0_n_139),
        .O(tmp_product_carry__2_i_8__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__3_n_40,tmp_product_carry__3_n_41,tmp_product_carry__3_n_42,tmp_product_carry__3_n_43,tmp_product_carry__3_n_44,tmp_product_carry__3_n_45,tmp_product_carry__3_n_46,tmp_product_carry__3_n_47}),
        .DI({tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114}),
        .O(NLW_tmp_product_carry__3_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__3_i_1__0_n_40,tmp_product_carry__3_i_2__0_n_40,tmp_product_carry__3_i_3__0_n_40,tmp_product_carry__3_i_4__0_n_40,tmp_product_carry__3_i_5__0_n_40,tmp_product_carry__3_i_6__0_n_40,tmp_product_carry__3_i_7__0_n_40,tmp_product_carry__3_i_8__0_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__0
       (.I0(tmp_product__2_n_107),
        .I1(tmp_product__0_n_124),
        .O(tmp_product_carry__3_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_2__0
       (.I0(tmp_product__2_n_108),
        .I1(tmp_product__0_n_125),
        .O(tmp_product_carry__3_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_3__0
       (.I0(tmp_product__2_n_109),
        .I1(tmp_product__0_n_126),
        .O(tmp_product_carry__3_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_4__0
       (.I0(tmp_product__2_n_110),
        .I1(tmp_product__0_n_127),
        .O(tmp_product_carry__3_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_5__0
       (.I0(tmp_product__2_n_111),
        .I1(tmp_product__0_n_128),
        .O(tmp_product_carry__3_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_6__0
       (.I0(tmp_product__2_n_112),
        .I1(tmp_product__0_n_129),
        .O(tmp_product_carry__3_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_7__0
       (.I0(tmp_product__2_n_113),
        .I1(tmp_product__0_n_130),
        .O(tmp_product_carry__3_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_8__0
       (.I0(tmp_product__2_n_114),
        .I1(tmp_product__0_n_131),
        .O(tmp_product_carry__3_i_8__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry__4_CO_UNCONNECTED[7],tmp_product_carry__4_n_41,tmp_product_carry__4_n_42,tmp_product_carry__4_n_43,tmp_product_carry__4_n_44,tmp_product_carry__4_n_45,tmp_product_carry__4_n_46,tmp_product_carry__4_n_47}),
        .DI({1'b0,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106}),
        .O({O,NLW_tmp_product_carry__4_O_UNCONNECTED[6:0]}),
        .S({tmp_product_carry__4_i_1__0_n_40,tmp_product_carry__4_i_2__0_n_40,tmp_product_carry__4_i_3__0_n_40,tmp_product_carry__4_i_4__0_n_40,tmp_product_carry__4_i_5__0_n_40,tmp_product_carry__4_i_6__0_n_40,tmp_product_carry__4_i_7__0_n_40,tmp_product_carry__4_i_8__0_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_1__0
       (.I0(tmp_product__0_n_116),
        .I1(tmp_product__2_n_99),
        .O(tmp_product_carry__4_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_2__0
       (.I0(tmp_product__2_n_100),
        .I1(tmp_product__0_n_117),
        .O(tmp_product_carry__4_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_3__0
       (.I0(tmp_product__2_n_101),
        .I1(tmp_product__0_n_118),
        .O(tmp_product_carry__4_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_4__0
       (.I0(tmp_product__2_n_102),
        .I1(tmp_product__0_n_119),
        .O(tmp_product_carry__4_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_5__0
       (.I0(tmp_product__2_n_103),
        .I1(tmp_product__0_n_120),
        .O(tmp_product_carry__4_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_6__0
       (.I0(tmp_product__2_n_104),
        .I1(tmp_product__0_n_121),
        .O(tmp_product_carry__4_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_7__0
       (.I0(tmp_product__2_n_105),
        .I1(tmp_product__0_n_122),
        .O(tmp_product_carry__4_i_7__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_8__0
       (.I0(tmp_product__2_n_106),
        .I1(tmp_product__0_n_123),
        .O(tmp_product_carry__4_i_8__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__1
       (.I0(tmp_product__2_n_139),
        .I1(tmp_product_n_139),
        .O(tmp_product_carry_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__1
       (.I0(tmp_product__2_n_140),
        .I1(tmp_product_n_140),
        .O(tmp_product_carry_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__1
       (.I0(tmp_product__2_n_141),
        .I1(tmp_product_n_141),
        .O(tmp_product_carry_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__1
       (.I0(tmp_product__2_n_142),
        .I1(tmp_product_n_142),
        .O(tmp_product_carry_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__1
       (.I0(tmp_product__2_n_143),
        .I1(tmp_product_n_143),
        .O(tmp_product_carry_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__1
       (.I0(tmp_product__2_n_144),
        .I1(tmp_product_n_144),
        .O(tmp_product_carry_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__0
       (.I0(tmp_product__2_n_145),
        .I1(tmp_product_n_145),
        .O(tmp_product_carry_i_7__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__3
       (.I0(DSP_A_B_DATA_INST_1[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[22]),
        .O(grp_fu_722_p0[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__3
       (.I0(DSP_A_B_DATA_INST_1[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[21]),
        .O(grp_fu_722_p0[21]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__3
       (.I0(DSP_A_B_DATA_INST_1[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[20]),
        .O(grp_fu_722_p0[20]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__3
       (.I0(DSP_A_B_DATA_INST_1[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[19]),
        .O(grp_fu_722_p0[19]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__3
       (.I0(DSP_A_B_DATA_INST_1[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[18]),
        .O(grp_fu_722_p0[18]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__2
       (.I0(DSP_A_B_DATA_INST_1[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[17]),
        .O(grp_fu_722_p0[17]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__1
       (.I0(DSP_A_B_DATA_INST[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[16]),
        .O(grp_fu_722_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__1
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_722_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__1
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_722_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__1
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_722_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__2
       (.I0(DSP_A_B_DATA_INST_1[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[31]),
        .O(grp_fu_722_p0[31]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__1
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_722_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__1
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_722_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__1
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_722_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__1
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_722_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__1
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_722_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__1
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_722_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__1
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_722_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__1
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_722_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__1
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_722_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__1
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_722_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__4
       (.I0(DSP_A_B_DATA_INST_1[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[30]),
        .O(grp_fu_722_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__1
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_722_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__1
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_722_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__1
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_722_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__3
       (.I0(DSP_A_B_DATA_INST_1[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[29]),
        .O(grp_fu_722_p0[29]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__3
       (.I0(DSP_A_B_DATA_INST_1[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[28]),
        .O(grp_fu_722_p0[28]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__3
       (.I0(DSP_A_B_DATA_INST_1[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[27]),
        .O(grp_fu_722_p0[27]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__3
       (.I0(DSP_A_B_DATA_INST_1[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[26]),
        .O(grp_fu_722_p0[26]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__3
       (.I0(DSP_A_B_DATA_INST_1[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[25]),
        .O(grp_fu_722_p0[25]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__3
       (.I0(DSP_A_B_DATA_INST_1[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[24]),
        .O(grp_fu_722_p0[24]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__3
       (.I0(DSP_A_B_DATA_INST_1[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[23]),
        .O(grp_fu_722_p0[23]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_32s_64_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18
   (grp_fu_659_p1,
    O,
    D,
    \dec_al1_reg[14] ,
    \apl2_8_reg_3069_reg[15]_i_1_0 ,
    \dec_ah1_reg[14] ,
    sext_ln580_4_fu_1329_p1,
    \apl2_reg_2926_reg[15] ,
    \apl2_reg_2926_reg[15]_0 ,
    \apl2_reg_2926_reg[15]_1 ,
    sext_ln580_6_fu_2122_p1,
    \apl2_8_reg_3069_reg[15] ,
    \apl2_8_reg_3069_reg[15]_0 ,
    \apl2_8_reg_3069_reg[15]_1 ,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    S,
    sext_ln599_fu_1371_p1,
    \apl1_reg_2932_reg[12] ,
    \apl1_reg_2932_reg[17] ,
    \apl2_8_reg_3069_reg[15]_2 ,
    sext_ln599_2_fu_2164_p1,
    \apl1_11_reg_3075_reg[12] ,
    \apl1_11_reg_3075_reg[17] ,
    \apl2_reg_2926_reg[15]_2 ,
    \apl2_reg_2926_reg[7] ,
    \apl2_reg_2926_reg[7]_0 ,
    \apl2_reg_2926_reg[7]_1 ,
    \apl2_reg_2926_reg[7]_2 ,
    \apl2_8_reg_3069_reg[7] ,
    \apl2_8_reg_3069_reg[7]_0 ,
    \apl2_8_reg_3069_reg[7]_1 ,
    \apl2_8_reg_3069_reg[7]_2 );
  output [31:0]grp_fu_659_p1;
  output [0:0]O;
  output [16:0]D;
  output [12:0]\dec_al1_reg[14] ;
  output [16:0]\apl2_8_reg_3069_reg[15]_i_1_0 ;
  output [12:0]\dec_ah1_reg[14] ;
  input [14:0]sext_ln580_4_fu_1329_p1;
  input [10:0]\apl2_reg_2926_reg[15] ;
  input \apl2_reg_2926_reg[15]_0 ;
  input \apl2_reg_2926_reg[15]_1 ;
  input [14:0]sext_ln580_6_fu_2122_p1;
  input [10:0]\apl2_8_reg_3069_reg[15] ;
  input \apl2_8_reg_3069_reg[15]_0 ;
  input \apl2_8_reg_3069_reg[15]_1 ;
  input [31:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [31:0]DSP_A_B_DATA_INST_0;
  input [31:0]DSP_A_B_DATA_INST_1;
  input [31:0]DSP_A_B_DATA_INST_2;
  input [3:0]S;
  input [10:0]sext_ln599_fu_1371_p1;
  input [4:0]\apl1_reg_2932_reg[12] ;
  input [3:0]\apl1_reg_2932_reg[17] ;
  input [3:0]\apl2_8_reg_3069_reg[15]_2 ;
  input [10:0]sext_ln599_2_fu_2164_p1;
  input [4:0]\apl1_11_reg_3075_reg[12] ;
  input [3:0]\apl1_11_reg_3075_reg[17] ;
  input [0:0]\apl2_reg_2926_reg[15]_2 ;
  input \apl2_reg_2926_reg[7] ;
  input \apl2_reg_2926_reg[7]_0 ;
  input \apl2_reg_2926_reg[7]_1 ;
  input \apl2_reg_2926_reg[7]_2 ;
  input \apl2_8_reg_3069_reg[7] ;
  input \apl2_8_reg_3069_reg[7]_0 ;
  input \apl2_8_reg_3069_reg[7]_1 ;
  input \apl2_8_reg_3069_reg[7]_2 ;

  wire [16:0]D;
  wire [31:0]DSP_A_B_DATA_INST;
  wire [31:0]DSP_A_B_DATA_INST_0;
  wire [31:0]DSP_A_B_DATA_INST_1;
  wire [31:0]DSP_A_B_DATA_INST_2;
  wire [0:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire \apl1_11_reg_3075[12]_i_2_n_40 ;
  wire \apl1_11_reg_3075[12]_i_3_n_40 ;
  wire \apl1_11_reg_3075[12]_i_8_n_40 ;
  wire \apl1_11_reg_3075[12]_i_9_n_40 ;
  wire [4:0]\apl1_11_reg_3075_reg[12] ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_40 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_41 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_42 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_43 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_44 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_45 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_46 ;
  wire \apl1_11_reg_3075_reg[12]_i_1_n_47 ;
  wire [3:0]\apl1_11_reg_3075_reg[17] ;
  wire \apl1_11_reg_3075_reg[17]_i_1_n_44 ;
  wire \apl1_11_reg_3075_reg[17]_i_1_n_45 ;
  wire \apl1_11_reg_3075_reg[17]_i_1_n_46 ;
  wire \apl1_11_reg_3075_reg[17]_i_1_n_47 ;
  wire \apl1_reg_2932[12]_i_2_n_40 ;
  wire \apl1_reg_2932[12]_i_3_n_40 ;
  wire \apl1_reg_2932[12]_i_8_n_40 ;
  wire \apl1_reg_2932[12]_i_9_n_40 ;
  wire [4:0]\apl1_reg_2932_reg[12] ;
  wire \apl1_reg_2932_reg[12]_i_1_n_40 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_41 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_42 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_43 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_44 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_45 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_46 ;
  wire \apl1_reg_2932_reg[12]_i_1_n_47 ;
  wire [3:0]\apl1_reg_2932_reg[17] ;
  wire \apl1_reg_2932_reg[17]_i_1_n_44 ;
  wire \apl1_reg_2932_reg[17]_i_1_n_45 ;
  wire \apl1_reg_2932_reg[17]_i_1_n_46 ;
  wire \apl1_reg_2932_reg[17]_i_1_n_47 ;
  wire \apl2_8_reg_3069[15]_i_11_n_40 ;
  wire \apl2_8_reg_3069[15]_i_12_n_40 ;
  wire \apl2_8_reg_3069[15]_i_13_n_40 ;
  wire \apl2_8_reg_3069[15]_i_14_n_40 ;
  wire \apl2_8_reg_3069[15]_i_21_n_40 ;
  wire \apl2_8_reg_3069[15]_i_23_n_40 ;
  wire \apl2_8_reg_3069[15]_i_3_n_40 ;
  wire \apl2_8_reg_3069[15]_i_4_n_40 ;
  wire \apl2_8_reg_3069[15]_i_5_n_40 ;
  wire \apl2_8_reg_3069[15]_i_6_n_40 ;
  wire \apl2_8_reg_3069[15]_i_7_n_40 ;
  wire \apl2_8_reg_3069[7]_i_10_n_40 ;
  wire \apl2_8_reg_3069[7]_i_11_n_40 ;
  wire \apl2_8_reg_3069[7]_i_12_n_40 ;
  wire \apl2_8_reg_3069[7]_i_2_n_40 ;
  wire \apl2_8_reg_3069[7]_i_5_n_40 ;
  wire \apl2_8_reg_3069[7]_i_6_n_40 ;
  wire \apl2_8_reg_3069[7]_i_7_n_40 ;
  wire \apl2_8_reg_3069[7]_i_8_n_40 ;
  wire \apl2_8_reg_3069[7]_i_9_n_40 ;
  wire [10:0]\apl2_8_reg_3069_reg[15] ;
  wire \apl2_8_reg_3069_reg[15]_0 ;
  wire \apl2_8_reg_3069_reg[15]_1 ;
  wire [3:0]\apl2_8_reg_3069_reg[15]_2 ;
  wire [16:0]\apl2_8_reg_3069_reg[15]_i_1_0 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_40 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_41 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_42 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_43 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_44 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_45 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_46 ;
  wire \apl2_8_reg_3069_reg[15]_i_1_n_47 ;
  wire \apl2_8_reg_3069_reg[7] ;
  wire \apl2_8_reg_3069_reg[7]_0 ;
  wire \apl2_8_reg_3069_reg[7]_1 ;
  wire \apl2_8_reg_3069_reg[7]_2 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_40 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_41 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_42 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_43 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_44 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_45 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_46 ;
  wire \apl2_8_reg_3069_reg[7]_i_1_n_47 ;
  wire \apl2_reg_2926[15]_i_11_n_40 ;
  wire \apl2_reg_2926[15]_i_12_n_40 ;
  wire \apl2_reg_2926[15]_i_13_n_40 ;
  wire \apl2_reg_2926[15]_i_14_n_40 ;
  wire \apl2_reg_2926[15]_i_21_n_40 ;
  wire \apl2_reg_2926[15]_i_23_n_40 ;
  wire \apl2_reg_2926[15]_i_3_n_40 ;
  wire \apl2_reg_2926[15]_i_4_n_40 ;
  wire \apl2_reg_2926[15]_i_5_n_40 ;
  wire \apl2_reg_2926[15]_i_6_n_40 ;
  wire \apl2_reg_2926[15]_i_7_n_40 ;
  wire \apl2_reg_2926[7]_i_10_n_40 ;
  wire \apl2_reg_2926[7]_i_11_n_40 ;
  wire \apl2_reg_2926[7]_i_12_n_40 ;
  wire \apl2_reg_2926[7]_i_2_n_40 ;
  wire \apl2_reg_2926[7]_i_5_n_40 ;
  wire \apl2_reg_2926[7]_i_6_n_40 ;
  wire \apl2_reg_2926[7]_i_7_n_40 ;
  wire \apl2_reg_2926[7]_i_8_n_40 ;
  wire \apl2_reg_2926[7]_i_9_n_40 ;
  wire [10:0]\apl2_reg_2926_reg[15] ;
  wire \apl2_reg_2926_reg[15]_0 ;
  wire \apl2_reg_2926_reg[15]_1 ;
  wire [0:0]\apl2_reg_2926_reg[15]_2 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_40 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_41 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_42 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_43 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_44 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_45 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_46 ;
  wire \apl2_reg_2926_reg[15]_i_1_n_47 ;
  wire \apl2_reg_2926_reg[7] ;
  wire \apl2_reg_2926_reg[7]_0 ;
  wire \apl2_reg_2926_reg[7]_1 ;
  wire \apl2_reg_2926_reg[7]_2 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_40 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_41 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_42 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_43 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_44 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_45 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_46 ;
  wire \apl2_reg_2926_reg[7]_i_1_n_47 ;
  wire [12:0]\dec_ah1_reg[14] ;
  wire [12:0]\dec_al1_reg[14] ;
  wire [31:0]grp_fu_659_p0;
  wire [31:0]grp_fu_659_p1;
  wire [8:8]sext_ln574_4_fu_1294_p1;
  wire [8:8]sext_ln574_5_fu_2087_p1;
  wire [14:0]sext_ln580_4_fu_1329_p1;
  wire [14:0]sext_ln580_6_fu_2122_p1;
  wire [10:0]sext_ln599_2_fu_2164_p1;
  wire [10:0]sext_ln599_fu_1371_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product__1_n_161;
  wire tmp_product__1_n_162;
  wire tmp_product__1_n_163;
  wire tmp_product__1_n_164;
  wire tmp_product__1_n_165;
  wire tmp_product__1_n_166;
  wire tmp_product__1_n_167;
  wire tmp_product__1_n_168;
  wire tmp_product__1_n_169;
  wire tmp_product__1_n_170;
  wire tmp_product__1_n_171;
  wire tmp_product__1_n_172;
  wire tmp_product__1_n_173;
  wire tmp_product__1_n_174;
  wire tmp_product__1_n_175;
  wire tmp_product__1_n_176;
  wire tmp_product__1_n_177;
  wire tmp_product__1_n_178;
  wire tmp_product__1_n_179;
  wire tmp_product__1_n_180;
  wire tmp_product__1_n_181;
  wire tmp_product__1_n_182;
  wire tmp_product__1_n_183;
  wire tmp_product__1_n_184;
  wire tmp_product__1_n_185;
  wire tmp_product__1_n_186;
  wire tmp_product__1_n_187;
  wire tmp_product__1_n_188;
  wire tmp_product__1_n_189;
  wire tmp_product__1_n_190;
  wire tmp_product__1_n_191;
  wire tmp_product__1_n_192;
  wire tmp_product__1_n_193;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_100;
  wire tmp_product__2_n_101;
  wire tmp_product__2_n_102;
  wire tmp_product__2_n_103;
  wire tmp_product__2_n_104;
  wire tmp_product__2_n_105;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_98;
  wire tmp_product__2_n_99;
  wire tmp_product_carry__0_i_1__2_n_40;
  wire tmp_product_carry__0_i_2__2_n_40;
  wire tmp_product_carry__0_i_3__2_n_40;
  wire tmp_product_carry__0_i_4__2_n_40;
  wire tmp_product_carry__0_i_5__2_n_40;
  wire tmp_product_carry__0_i_6__2_n_40;
  wire tmp_product_carry__0_i_7__2_n_40;
  wire tmp_product_carry__0_i_8__2_n_40;
  wire tmp_product_carry__0_n_40;
  wire tmp_product_carry__0_n_41;
  wire tmp_product_carry__0_n_42;
  wire tmp_product_carry__0_n_43;
  wire tmp_product_carry__0_n_44;
  wire tmp_product_carry__0_n_45;
  wire tmp_product_carry__0_n_46;
  wire tmp_product_carry__0_n_47;
  wire tmp_product_carry__1_i_1__2_n_40;
  wire tmp_product_carry__1_i_2__2_n_40;
  wire tmp_product_carry__1_i_3__2_n_40;
  wire tmp_product_carry__1_i_4__2_n_40;
  wire tmp_product_carry__1_i_5__2_n_40;
  wire tmp_product_carry__1_i_6__2_n_40;
  wire tmp_product_carry__1_i_7__2_n_40;
  wire tmp_product_carry__1_i_8__2_n_40;
  wire tmp_product_carry__1_n_40;
  wire tmp_product_carry__1_n_41;
  wire tmp_product_carry__1_n_42;
  wire tmp_product_carry__1_n_43;
  wire tmp_product_carry__1_n_44;
  wire tmp_product_carry__1_n_45;
  wire tmp_product_carry__1_n_46;
  wire tmp_product_carry__1_n_47;
  wire tmp_product_carry__2_i_1__2_n_40;
  wire tmp_product_carry__2_i_2__2_n_40;
  wire tmp_product_carry__2_i_3__2_n_40;
  wire tmp_product_carry__2_i_4__2_n_40;
  wire tmp_product_carry__2_i_5__2_n_40;
  wire tmp_product_carry__2_i_6__2_n_40;
  wire tmp_product_carry__2_i_7__2_n_40;
  wire tmp_product_carry__2_i_8__2_n_40;
  wire tmp_product_carry__2_n_40;
  wire tmp_product_carry__2_n_41;
  wire tmp_product_carry__2_n_42;
  wire tmp_product_carry__2_n_43;
  wire tmp_product_carry__2_n_44;
  wire tmp_product_carry__2_n_45;
  wire tmp_product_carry__2_n_46;
  wire tmp_product_carry__2_n_47;
  wire tmp_product_carry__3_i_1__2_n_40;
  wire tmp_product_carry__3_i_2__2_n_40;
  wire tmp_product_carry__3_i_3__2_n_40;
  wire tmp_product_carry__3_i_4__2_n_40;
  wire tmp_product_carry__3_i_5__2_n_40;
  wire tmp_product_carry__3_i_6__2_n_40;
  wire tmp_product_carry__3_i_7__2_n_40;
  wire tmp_product_carry__3_i_8__2_n_40;
  wire tmp_product_carry__3_n_40;
  wire tmp_product_carry__3_n_41;
  wire tmp_product_carry__3_n_42;
  wire tmp_product_carry__3_n_43;
  wire tmp_product_carry__3_n_44;
  wire tmp_product_carry__3_n_45;
  wire tmp_product_carry__3_n_46;
  wire tmp_product_carry__3_n_47;
  wire tmp_product_carry__4_i_1__2_n_40;
  wire tmp_product_carry__4_i_2__2_n_40;
  wire tmp_product_carry__4_i_3__2_n_40;
  wire tmp_product_carry__4_i_4__2_n_40;
  wire tmp_product_carry__4_i_5__2_n_40;
  wire tmp_product_carry__4_i_6__2_n_40;
  wire tmp_product_carry__4_i_7__2_n_40;
  wire tmp_product_carry__4_i_8__2_n_40;
  wire tmp_product_carry__4_n_41;
  wire tmp_product_carry__4_n_42;
  wire tmp_product_carry__4_n_43;
  wire tmp_product_carry__4_n_44;
  wire tmp_product_carry__4_n_45;
  wire tmp_product_carry__4_n_46;
  wire tmp_product_carry__4_n_47;
  wire tmp_product_carry_i_1__4_n_40;
  wire tmp_product_carry_i_2__4_n_40;
  wire tmp_product_carry_i_3__4_n_40;
  wire tmp_product_carry_i_4__4_n_40;
  wire tmp_product_carry_i_5__4_n_40;
  wire tmp_product_carry_i_6__4_n_40;
  wire tmp_product_carry_i_7__2_n_40;
  wire tmp_product_carry_n_40;
  wire tmp_product_carry_n_41;
  wire tmp_product_carry_n_42;
  wire tmp_product_carry_n_43;
  wire tmp_product_carry_n_44;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:4]\NLW_apl1_11_reg_3075_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl1_11_reg_3075_reg[17]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_apl1_reg_2932_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_apl1_reg_2932_reg[17]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_apl2_8_reg_3069_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_apl2_8_reg_3069_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_apl2_reg_2926_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_apl2_reg_2926_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_O_UNCONNECTED;
  wire [7:7]NLW_tmp_product_carry__4_CO_UNCONNECTED;
  wire [6:0]NLW_tmp_product_carry__4_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[12]_i_2 
       (.I0(O),
        .O(\apl1_11_reg_3075[12]_i_2_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_11_reg_3075[12]_i_3 
       (.I0(O),
        .O(\apl1_11_reg_3075[12]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_11_reg_3075[12]_i_8 
       (.I0(sext_ln599_2_fu_2164_p1[3]),
        .I1(O),
        .O(\apl1_11_reg_3075[12]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_11_reg_3075[12]_i_9 
       (.I0(O),
        .I1(sext_ln599_2_fu_2164_p1[2]),
        .O(\apl1_11_reg_3075[12]_i_9_n_40 ));
  CARRY8 \apl1_11_reg_3075_reg[12]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl1_11_reg_3075_reg[12]_i_1_n_40 ,\apl1_11_reg_3075_reg[12]_i_1_n_41 ,\apl1_11_reg_3075_reg[12]_i_1_n_42 ,\apl1_11_reg_3075_reg[12]_i_1_n_43 ,\apl1_11_reg_3075_reg[12]_i_1_n_44 ,\apl1_11_reg_3075_reg[12]_i_1_n_45 ,\apl1_11_reg_3075_reg[12]_i_1_n_46 ,\apl1_11_reg_3075_reg[12]_i_1_n_47 }),
        .DI({sext_ln599_2_fu_2164_p1[6:3],\apl1_11_reg_3075[12]_i_2_n_40 ,\apl1_11_reg_3075[12]_i_3_n_40 ,sext_ln599_2_fu_2164_p1[1],1'b0}),
        .O(\dec_ah1_reg[14] [7:0]),
        .S({\apl1_11_reg_3075_reg[12] [4:1],\apl1_11_reg_3075[12]_i_8_n_40 ,\apl1_11_reg_3075[12]_i_9_n_40 ,\apl1_11_reg_3075_reg[12] [0],sext_ln599_2_fu_2164_p1[0]}));
  CARRY8 \apl1_11_reg_3075_reg[17]_i_1 
       (.CI(\apl1_11_reg_3075_reg[12]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl1_11_reg_3075_reg[17]_i_1_CO_UNCONNECTED [7:4],\apl1_11_reg_3075_reg[17]_i_1_n_44 ,\apl1_11_reg_3075_reg[17]_i_1_n_45 ,\apl1_11_reg_3075_reg[17]_i_1_n_46 ,\apl1_11_reg_3075_reg[17]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,sext_ln599_2_fu_2164_p1[10:7]}),
        .O({\NLW_apl1_11_reg_3075_reg[17]_i_1_O_UNCONNECTED [7:5],\dec_ah1_reg[14] [12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\apl1_11_reg_3075_reg[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[12]_i_2 
       (.I0(O),
        .O(\apl1_reg_2932[12]_i_2_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \apl1_reg_2932[12]_i_3 
       (.I0(O),
        .O(\apl1_reg_2932[12]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl1_reg_2932[12]_i_8 
       (.I0(sext_ln599_fu_1371_p1[3]),
        .I1(O),
        .O(\apl1_reg_2932[12]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \apl1_reg_2932[12]_i_9 
       (.I0(O),
        .I1(sext_ln599_fu_1371_p1[2]),
        .O(\apl1_reg_2932[12]_i_9_n_40 ));
  CARRY8 \apl1_reg_2932_reg[12]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl1_reg_2932_reg[12]_i_1_n_40 ,\apl1_reg_2932_reg[12]_i_1_n_41 ,\apl1_reg_2932_reg[12]_i_1_n_42 ,\apl1_reg_2932_reg[12]_i_1_n_43 ,\apl1_reg_2932_reg[12]_i_1_n_44 ,\apl1_reg_2932_reg[12]_i_1_n_45 ,\apl1_reg_2932_reg[12]_i_1_n_46 ,\apl1_reg_2932_reg[12]_i_1_n_47 }),
        .DI({sext_ln599_fu_1371_p1[6:3],\apl1_reg_2932[12]_i_2_n_40 ,\apl1_reg_2932[12]_i_3_n_40 ,sext_ln599_fu_1371_p1[1],1'b0}),
        .O(\dec_al1_reg[14] [7:0]),
        .S({\apl1_reg_2932_reg[12] [4:1],\apl1_reg_2932[12]_i_8_n_40 ,\apl1_reg_2932[12]_i_9_n_40 ,\apl1_reg_2932_reg[12] [0],sext_ln599_fu_1371_p1[0]}));
  CARRY8 \apl1_reg_2932_reg[17]_i_1 
       (.CI(\apl1_reg_2932_reg[12]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_apl1_reg_2932_reg[17]_i_1_CO_UNCONNECTED [7:4],\apl1_reg_2932_reg[17]_i_1_n_44 ,\apl1_reg_2932_reg[17]_i_1_n_45 ,\apl1_reg_2932_reg[17]_i_1_n_46 ,\apl1_reg_2932_reg[17]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,sext_ln599_fu_1371_p1[10:7]}),
        .O({\NLW_apl1_reg_2932_reg[17]_i_1_O_UNCONNECTED [7:5],\dec_al1_reg[14] [12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\apl1_reg_2932_reg[17] }));
  LUT6 #(
    .INIT(64'hBABFAABA45405545)) 
    \apl2_8_reg_3069[15]_i_11 
       (.I0(sext_ln580_6_fu_2122_p1[11]),
        .I1(O),
        .I2(\apl2_8_reg_3069_reg[15] [10]),
        .I3(\apl2_8_reg_3069[15]_i_21_n_40 ),
        .I4(sext_ln580_6_fu_2122_p1[10]),
        .I5(sext_ln580_6_fu_2122_p1[12]),
        .O(\apl2_8_reg_3069[15]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h9699966699999699)) 
    \apl2_8_reg_3069[15]_i_12 
       (.I0(\apl2_8_reg_3069[15]_i_4_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[11]),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [10]),
        .I4(\apl2_8_reg_3069[15]_i_21_n_40 ),
        .I5(sext_ln580_6_fu_2122_p1[10]),
        .O(\apl2_8_reg_3069[15]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \apl2_8_reg_3069[15]_i_13 
       (.I0(\apl2_8_reg_3069[15]_i_5_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[10]),
        .I2(\apl2_8_reg_3069[15]_i_21_n_40 ),
        .I3(\apl2_8_reg_3069_reg[15] [10]),
        .I4(sext_ln580_6_fu_2122_p1[9]),
        .I5(\apl2_8_reg_3069[15]_i_23_n_40 ),
        .O(\apl2_8_reg_3069[15]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h4BB44BB4B44B4BB4)) 
    \apl2_8_reg_3069[15]_i_14 
       (.I0(\apl2_8_reg_3069[7]_i_2_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[8]),
        .I2(\apl2_8_reg_3069[15]_i_23_n_40 ),
        .I3(sext_ln580_6_fu_2122_p1[9]),
        .I4(\apl2_reg_2926_reg[15]_2 ),
        .I5(sext_ln574_5_fu_2087_p1),
        .O(\apl2_8_reg_3069[15]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \apl2_8_reg_3069[15]_i_21 
       (.I0(O),
        .I1(\apl2_8_reg_3069_reg[15] [8]),
        .I2(\apl2_8_reg_3069_reg[15] [6]),
        .I3(\apl2_8_reg_3069_reg[15]_1 ),
        .I4(\apl2_8_reg_3069_reg[15] [7]),
        .I5(\apl2_8_reg_3069_reg[15] [9]),
        .O(\apl2_8_reg_3069[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    \apl2_8_reg_3069[15]_i_23 
       (.I0(\apl2_8_reg_3069_reg[15] [9]),
        .I1(\apl2_8_reg_3069_reg[15] [8]),
        .I2(\apl2_8_reg_3069_reg[15] [6]),
        .I3(\apl2_8_reg_3069_reg[15]_1 ),
        .I4(\apl2_8_reg_3069_reg[15] [7]),
        .I5(O),
        .O(\apl2_8_reg_3069[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'h9999999A)) 
    \apl2_8_reg_3069[15]_i_25 
       (.I0(\apl2_8_reg_3069_reg[15] [8]),
        .I1(O),
        .I2(\apl2_8_reg_3069_reg[15] [7]),
        .I3(\apl2_8_reg_3069_reg[15]_1 ),
        .I4(\apl2_8_reg_3069_reg[15] [6]),
        .O(sext_ln574_5_fu_2087_p1));
  LUT5 #(
    .INIT(32'hBABFAABA)) 
    \apl2_8_reg_3069[15]_i_3 
       (.I0(sext_ln580_6_fu_2122_p1[11]),
        .I1(O),
        .I2(\apl2_8_reg_3069_reg[15] [10]),
        .I3(\apl2_8_reg_3069[15]_i_21_n_40 ),
        .I4(sext_ln580_6_fu_2122_p1[10]),
        .O(\apl2_8_reg_3069[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hC8C8233832328CC2)) 
    \apl2_8_reg_3069[15]_i_4 
       (.I0(sext_ln580_6_fu_2122_p1[9]),
        .I1(\apl2_8_reg_3069_reg[15] [10]),
        .I2(\apl2_8_reg_3069_reg[15] [9]),
        .I3(\apl2_8_reg_3069_reg[15]_0 ),
        .I4(O),
        .I5(sext_ln580_6_fu_2122_p1[10]),
        .O(\apl2_8_reg_3069[15]_i_4_n_40 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \apl2_8_reg_3069[15]_i_5 
       (.I0(\apl2_8_reg_3069[7]_i_2_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[8]),
        .I2(\apl2_8_reg_3069[15]_i_23_n_40 ),
        .I3(sext_ln580_6_fu_2122_p1[9]),
        .O(\apl2_8_reg_3069[15]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \apl2_8_reg_3069[15]_i_6 
       (.I0(\apl2_8_reg_3069[7]_i_2_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[8]),
        .I2(\apl2_8_reg_3069[15]_i_23_n_40 ),
        .I3(sext_ln580_6_fu_2122_p1[9]),
        .O(\apl2_8_reg_3069[15]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'h00FEFF01FF0100FE)) 
    \apl2_8_reg_3069[15]_i_7 
       (.I0(\apl2_8_reg_3069_reg[15] [6]),
        .I1(\apl2_8_reg_3069_reg[15]_1 ),
        .I2(\apl2_8_reg_3069_reg[15] [7]),
        .I3(O),
        .I4(\apl2_8_reg_3069_reg[15] [8]),
        .I5(\apl2_reg_2926_reg[15]_2 ),
        .O(\apl2_8_reg_3069[15]_i_7_n_40 ));
  LUT5 #(
    .INIT(32'h55A9AA56)) 
    \apl2_8_reg_3069[7]_i_10 
       (.I0(sext_ln580_6_fu_2122_p1[2]),
        .I1(\apl2_8_reg_3069_reg[7]_0 ),
        .I2(\apl2_8_reg_3069_reg[15] [1]),
        .I3(O),
        .I4(\apl2_8_reg_3069_reg[15] [2]),
        .O(\apl2_8_reg_3069[7]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_8_reg_3069[7]_i_11 
       (.I0(sext_ln580_6_fu_2122_p1[1]),
        .I1(\apl2_8_reg_3069_reg[7]_0 ),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [1]),
        .O(\apl2_8_reg_3069[7]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_8_reg_3069[7]_i_12 
       (.I0(sext_ln580_6_fu_2122_p1[0]),
        .I1(\apl2_8_reg_3069_reg[7] ),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [0]),
        .O(\apl2_8_reg_3069[7]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \apl2_8_reg_3069[7]_i_2 
       (.I0(\apl2_8_reg_3069_reg[15] [7]),
        .I1(O),
        .I2(\apl2_8_reg_3069_reg[15] [6]),
        .I3(\apl2_8_reg_3069_reg[15]_1 ),
        .O(\apl2_8_reg_3069[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_8_reg_3069[7]_i_5 
       (.I0(\apl2_8_reg_3069[7]_i_2_n_40 ),
        .I1(sext_ln580_6_fu_2122_p1[7]),
        .O(\apl2_8_reg_3069[7]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_8_reg_3069[7]_i_6 
       (.I0(sext_ln580_6_fu_2122_p1[6]),
        .I1(\apl2_8_reg_3069_reg[15]_1 ),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [6]),
        .O(\apl2_8_reg_3069[7]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_8_reg_3069[7]_i_7 
       (.I0(sext_ln580_6_fu_2122_p1[5]),
        .I1(\apl2_8_reg_3069_reg[7]_2 ),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [5]),
        .O(\apl2_8_reg_3069[7]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_8_reg_3069[7]_i_8 
       (.I0(sext_ln580_6_fu_2122_p1[4]),
        .I1(\apl2_8_reg_3069_reg[7]_1 ),
        .I2(O),
        .I3(\apl2_8_reg_3069_reg[15] [4]),
        .O(\apl2_8_reg_3069[7]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'h5555AAA9AAAA5556)) 
    \apl2_8_reg_3069[7]_i_9 
       (.I0(sext_ln580_6_fu_2122_p1[3]),
        .I1(\apl2_8_reg_3069_reg[15] [1]),
        .I2(\apl2_8_reg_3069_reg[7]_0 ),
        .I3(\apl2_8_reg_3069_reg[15] [2]),
        .I4(O),
        .I5(\apl2_8_reg_3069_reg[15] [3]),
        .O(\apl2_8_reg_3069[7]_i_9_n_40 ));
  CARRY8 \apl2_8_reg_3069_reg[15]_i_1 
       (.CI(\apl2_8_reg_3069_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_8_reg_3069_reg[15]_i_1_n_40 ,\apl2_8_reg_3069_reg[15]_i_1_n_41 ,\apl2_8_reg_3069_reg[15]_i_1_n_42 ,\apl2_8_reg_3069_reg[15]_i_1_n_43 ,\apl2_8_reg_3069_reg[15]_i_1_n_44 ,\apl2_8_reg_3069_reg[15]_i_1_n_45 ,\apl2_8_reg_3069_reg[15]_i_1_n_46 ,\apl2_8_reg_3069_reg[15]_i_1_n_47 }),
        .DI({sext_ln580_6_fu_2122_p1[14:12],\apl2_8_reg_3069[15]_i_3_n_40 ,\apl2_8_reg_3069[15]_i_4_n_40 ,\apl2_8_reg_3069[15]_i_5_n_40 ,\apl2_8_reg_3069[15]_i_6_n_40 ,\apl2_8_reg_3069[15]_i_7_n_40 }),
        .O(\apl2_8_reg_3069_reg[15]_i_1_0 [15:8]),
        .S({\apl2_8_reg_3069_reg[15]_2 [3:1],\apl2_8_reg_3069[15]_i_11_n_40 ,\apl2_8_reg_3069[15]_i_12_n_40 ,\apl2_8_reg_3069[15]_i_13_n_40 ,\apl2_8_reg_3069[15]_i_14_n_40 ,\apl2_8_reg_3069_reg[15]_2 [0]}));
  CARRY8 \apl2_8_reg_3069_reg[16]_i_1 
       (.CI(\apl2_8_reg_3069_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO(\NLW_apl2_8_reg_3069_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_apl2_8_reg_3069_reg[16]_i_1_O_UNCONNECTED [7:1],\apl2_8_reg_3069_reg[15]_i_1_0 [16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \apl2_8_reg_3069_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl2_8_reg_3069_reg[7]_i_1_n_40 ,\apl2_8_reg_3069_reg[7]_i_1_n_41 ,\apl2_8_reg_3069_reg[7]_i_1_n_42 ,\apl2_8_reg_3069_reg[7]_i_1_n_43 ,\apl2_8_reg_3069_reg[7]_i_1_n_44 ,\apl2_8_reg_3069_reg[7]_i_1_n_45 ,\apl2_8_reg_3069_reg[7]_i_1_n_46 ,\apl2_8_reg_3069_reg[7]_i_1_n_47 }),
        .DI({\apl2_8_reg_3069[7]_i_2_n_40 ,sext_ln580_6_fu_2122_p1[6:0]}),
        .O(\apl2_8_reg_3069_reg[15]_i_1_0 [7:0]),
        .S({\apl2_8_reg_3069[7]_i_5_n_40 ,\apl2_8_reg_3069[7]_i_6_n_40 ,\apl2_8_reg_3069[7]_i_7_n_40 ,\apl2_8_reg_3069[7]_i_8_n_40 ,\apl2_8_reg_3069[7]_i_9_n_40 ,\apl2_8_reg_3069[7]_i_10_n_40 ,\apl2_8_reg_3069[7]_i_11_n_40 ,\apl2_8_reg_3069[7]_i_12_n_40 }));
  LUT6 #(
    .INIT(64'hBABFAABA45405545)) 
    \apl2_reg_2926[15]_i_11 
       (.I0(sext_ln580_4_fu_1329_p1[11]),
        .I1(O),
        .I2(\apl2_reg_2926_reg[15] [10]),
        .I3(\apl2_reg_2926[15]_i_21_n_40 ),
        .I4(sext_ln580_4_fu_1329_p1[10]),
        .I5(sext_ln580_4_fu_1329_p1[12]),
        .O(\apl2_reg_2926[15]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h9699966699999699)) 
    \apl2_reg_2926[15]_i_12 
       (.I0(\apl2_reg_2926[15]_i_4_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[11]),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [10]),
        .I4(\apl2_reg_2926[15]_i_21_n_40 ),
        .I5(sext_ln580_4_fu_1329_p1[10]),
        .O(\apl2_reg_2926[15]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \apl2_reg_2926[15]_i_13 
       (.I0(\apl2_reg_2926[15]_i_5_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[10]),
        .I2(\apl2_reg_2926[15]_i_21_n_40 ),
        .I3(\apl2_reg_2926_reg[15] [10]),
        .I4(sext_ln580_4_fu_1329_p1[9]),
        .I5(\apl2_reg_2926[15]_i_23_n_40 ),
        .O(\apl2_reg_2926[15]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h4BB44BB4B44B4BB4)) 
    \apl2_reg_2926[15]_i_14 
       (.I0(\apl2_reg_2926[7]_i_2_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[8]),
        .I2(\apl2_reg_2926[15]_i_23_n_40 ),
        .I3(sext_ln580_4_fu_1329_p1[9]),
        .I4(\apl2_reg_2926_reg[15]_2 ),
        .I5(sext_ln574_4_fu_1294_p1),
        .O(\apl2_reg_2926[15]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \apl2_reg_2926[15]_i_21 
       (.I0(O),
        .I1(\apl2_reg_2926_reg[15] [8]),
        .I2(\apl2_reg_2926_reg[15] [6]),
        .I3(\apl2_reg_2926_reg[15]_1 ),
        .I4(\apl2_reg_2926_reg[15] [7]),
        .I5(\apl2_reg_2926_reg[15] [9]),
        .O(\apl2_reg_2926[15]_i_21_n_40 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    \apl2_reg_2926[15]_i_23 
       (.I0(\apl2_reg_2926_reg[15] [9]),
        .I1(\apl2_reg_2926_reg[15] [8]),
        .I2(\apl2_reg_2926_reg[15] [6]),
        .I3(\apl2_reg_2926_reg[15]_1 ),
        .I4(\apl2_reg_2926_reg[15] [7]),
        .I5(O),
        .O(\apl2_reg_2926[15]_i_23_n_40 ));
  LUT5 #(
    .INIT(32'h9999999A)) 
    \apl2_reg_2926[15]_i_25 
       (.I0(\apl2_reg_2926_reg[15] [8]),
        .I1(O),
        .I2(\apl2_reg_2926_reg[15] [7]),
        .I3(\apl2_reg_2926_reg[15]_1 ),
        .I4(\apl2_reg_2926_reg[15] [6]),
        .O(sext_ln574_4_fu_1294_p1));
  LUT5 #(
    .INIT(32'hBABFAABA)) 
    \apl2_reg_2926[15]_i_3 
       (.I0(sext_ln580_4_fu_1329_p1[11]),
        .I1(O),
        .I2(\apl2_reg_2926_reg[15] [10]),
        .I3(\apl2_reg_2926[15]_i_21_n_40 ),
        .I4(sext_ln580_4_fu_1329_p1[10]),
        .O(\apl2_reg_2926[15]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'hC8C8233832328CC2)) 
    \apl2_reg_2926[15]_i_4 
       (.I0(sext_ln580_4_fu_1329_p1[9]),
        .I1(\apl2_reg_2926_reg[15] [10]),
        .I2(\apl2_reg_2926_reg[15] [9]),
        .I3(\apl2_reg_2926_reg[15]_0 ),
        .I4(O),
        .I5(sext_ln580_4_fu_1329_p1[10]),
        .O(\apl2_reg_2926[15]_i_4_n_40 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \apl2_reg_2926[15]_i_5 
       (.I0(\apl2_reg_2926[7]_i_2_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[8]),
        .I2(\apl2_reg_2926[15]_i_23_n_40 ),
        .I3(sext_ln580_4_fu_1329_p1[9]),
        .O(\apl2_reg_2926[15]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \apl2_reg_2926[15]_i_6 
       (.I0(\apl2_reg_2926[7]_i_2_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[8]),
        .I2(\apl2_reg_2926[15]_i_23_n_40 ),
        .I3(sext_ln580_4_fu_1329_p1[9]),
        .O(\apl2_reg_2926[15]_i_6_n_40 ));
  LUT6 #(
    .INIT(64'h00FEFF01FF0100FE)) 
    \apl2_reg_2926[15]_i_7 
       (.I0(\apl2_reg_2926_reg[15] [6]),
        .I1(\apl2_reg_2926_reg[15]_1 ),
        .I2(\apl2_reg_2926_reg[15] [7]),
        .I3(O),
        .I4(\apl2_reg_2926_reg[15] [8]),
        .I5(\apl2_reg_2926_reg[15]_2 ),
        .O(\apl2_reg_2926[15]_i_7_n_40 ));
  LUT5 #(
    .INIT(32'h55A9AA56)) 
    \apl2_reg_2926[7]_i_10 
       (.I0(sext_ln580_4_fu_1329_p1[2]),
        .I1(\apl2_reg_2926_reg[7]_0 ),
        .I2(\apl2_reg_2926_reg[15] [1]),
        .I3(O),
        .I4(\apl2_reg_2926_reg[15] [2]),
        .O(\apl2_reg_2926[7]_i_10_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_2926[7]_i_11 
       (.I0(sext_ln580_4_fu_1329_p1[1]),
        .I1(\apl2_reg_2926_reg[7]_0 ),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [1]),
        .O(\apl2_reg_2926[7]_i_11_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_2926[7]_i_12 
       (.I0(sext_ln580_4_fu_1329_p1[0]),
        .I1(\apl2_reg_2926_reg[7] ),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [0]),
        .O(\apl2_reg_2926[7]_i_12_n_40 ));
  LUT4 #(
    .INIT(16'h6665)) 
    \apl2_reg_2926[7]_i_2 
       (.I0(\apl2_reg_2926_reg[15] [7]),
        .I1(O),
        .I2(\apl2_reg_2926_reg[15] [6]),
        .I3(\apl2_reg_2926_reg[15]_1 ),
        .O(\apl2_reg_2926[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \apl2_reg_2926[7]_i_5 
       (.I0(\apl2_reg_2926[7]_i_2_n_40 ),
        .I1(sext_ln580_4_fu_1329_p1[7]),
        .O(\apl2_reg_2926[7]_i_5_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_2926[7]_i_6 
       (.I0(sext_ln580_4_fu_1329_p1[6]),
        .I1(\apl2_reg_2926_reg[15]_1 ),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [6]),
        .O(\apl2_reg_2926[7]_i_6_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_2926[7]_i_7 
       (.I0(sext_ln580_4_fu_1329_p1[5]),
        .I1(\apl2_reg_2926_reg[7]_2 ),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [5]),
        .O(\apl2_reg_2926[7]_i_7_n_40 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \apl2_reg_2926[7]_i_8 
       (.I0(sext_ln580_4_fu_1329_p1[4]),
        .I1(\apl2_reg_2926_reg[7]_1 ),
        .I2(O),
        .I3(\apl2_reg_2926_reg[15] [4]),
        .O(\apl2_reg_2926[7]_i_8_n_40 ));
  LUT6 #(
    .INIT(64'h5555AAA9AAAA5556)) 
    \apl2_reg_2926[7]_i_9 
       (.I0(sext_ln580_4_fu_1329_p1[3]),
        .I1(\apl2_reg_2926_reg[15] [1]),
        .I2(\apl2_reg_2926_reg[7]_0 ),
        .I3(\apl2_reg_2926_reg[15] [2]),
        .I4(O),
        .I5(\apl2_reg_2926_reg[15] [3]),
        .O(\apl2_reg_2926[7]_i_9_n_40 ));
  CARRY8 \apl2_reg_2926_reg[15]_i_1 
       (.CI(\apl2_reg_2926_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_2926_reg[15]_i_1_n_40 ,\apl2_reg_2926_reg[15]_i_1_n_41 ,\apl2_reg_2926_reg[15]_i_1_n_42 ,\apl2_reg_2926_reg[15]_i_1_n_43 ,\apl2_reg_2926_reg[15]_i_1_n_44 ,\apl2_reg_2926_reg[15]_i_1_n_45 ,\apl2_reg_2926_reg[15]_i_1_n_46 ,\apl2_reg_2926_reg[15]_i_1_n_47 }),
        .DI({sext_ln580_4_fu_1329_p1[14:12],\apl2_reg_2926[15]_i_3_n_40 ,\apl2_reg_2926[15]_i_4_n_40 ,\apl2_reg_2926[15]_i_5_n_40 ,\apl2_reg_2926[15]_i_6_n_40 ,\apl2_reg_2926[15]_i_7_n_40 }),
        .O(D[15:8]),
        .S({S[3:1],\apl2_reg_2926[15]_i_11_n_40 ,\apl2_reg_2926[15]_i_12_n_40 ,\apl2_reg_2926[15]_i_13_n_40 ,\apl2_reg_2926[15]_i_14_n_40 ,S[0]}));
  CARRY8 \apl2_reg_2926_reg[16]_i_1 
       (.CI(\apl2_reg_2926_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO(\NLW_apl2_reg_2926_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_apl2_reg_2926_reg[16]_i_1_O_UNCONNECTED [7:1],D[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \apl2_reg_2926_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\apl2_reg_2926_reg[7]_i_1_n_40 ,\apl2_reg_2926_reg[7]_i_1_n_41 ,\apl2_reg_2926_reg[7]_i_1_n_42 ,\apl2_reg_2926_reg[7]_i_1_n_43 ,\apl2_reg_2926_reg[7]_i_1_n_44 ,\apl2_reg_2926_reg[7]_i_1_n_45 ,\apl2_reg_2926_reg[7]_i_1_n_46 ,\apl2_reg_2926_reg[7]_i_1_n_47 }),
        .DI({\apl2_reg_2926[7]_i_2_n_40 ,sext_ln580_4_fu_1329_p1[6:0]}),
        .O(D[7:0]),
        .S({\apl2_reg_2926[7]_i_5_n_40 ,\apl2_reg_2926[7]_i_6_n_40 ,\apl2_reg_2926[7]_i_7_n_40 ,\apl2_reg_2926[7]_i_8_n_40 ,\apl2_reg_2926[7]_i_9_n_40 ,\apl2_reg_2926[7]_i_10_n_40 ,\apl2_reg_2926[7]_i_11_n_40 ,\apl2_reg_2926[7]_i_12_n_40 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_659_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31],grp_fu_659_p0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__4
       (.I0(DSP_A_B_DATA_INST[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[22]),
        .O(grp_fu_659_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__4
       (.I0(DSP_A_B_DATA_INST[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[21]),
        .O(grp_fu_659_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__4
       (.I0(DSP_A_B_DATA_INST[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[20]),
        .O(grp_fu_659_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__4
       (.I0(DSP_A_B_DATA_INST[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[19]),
        .O(grp_fu_659_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__4
       (.I0(DSP_A_B_DATA_INST[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[18]),
        .O(grp_fu_659_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__4
       (.I0(DSP_A_B_DATA_INST[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[17]),
        .O(grp_fu_659_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__4
       (.I0(DSP_A_B_DATA_INST[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[31]),
        .O(grp_fu_659_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__4
       (.I0(DSP_A_B_DATA_INST[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[30]),
        .O(grp_fu_659_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__4
       (.I0(DSP_A_B_DATA_INST[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[29]),
        .O(grp_fu_659_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__4
       (.I0(DSP_A_B_DATA_INST[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[28]),
        .O(grp_fu_659_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__4
       (.I0(DSP_A_B_DATA_INST[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[27]),
        .O(grp_fu_659_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__4
       (.I0(DSP_A_B_DATA_INST[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[26]),
        .O(grp_fu_659_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__4
       (.I0(DSP_A_B_DATA_INST[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[25]),
        .O(grp_fu_659_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__4
       (.I0(DSP_A_B_DATA_INST[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[24]),
        .O(grp_fu_659_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__4
       (.I0(DSP_A_B_DATA_INST[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[23]),
        .O(grp_fu_659_p1[23]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_659_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_659_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105,tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_10__2
       (.I0(DSP_A_B_DATA_INST_1[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[7]),
        .O(grp_fu_659_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_11__2
       (.I0(DSP_A_B_DATA_INST_1[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[6]),
        .O(grp_fu_659_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_12__2
       (.I0(DSP_A_B_DATA_INST_1[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[5]),
        .O(grp_fu_659_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_13__2
       (.I0(DSP_A_B_DATA_INST_1[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[4]),
        .O(grp_fu_659_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_14__2
       (.I0(DSP_A_B_DATA_INST_1[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[3]),
        .O(grp_fu_659_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_15__2
       (.I0(DSP_A_B_DATA_INST_1[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[2]),
        .O(grp_fu_659_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_16__2
       (.I0(DSP_A_B_DATA_INST_1[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .O(grp_fu_659_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_17__2
       (.I0(DSP_A_B_DATA_INST_1[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .O(grp_fu_659_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_1__2
       (.I0(DSP_A_B_DATA_INST_1[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[16]),
        .O(grp_fu_659_p0[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_2__2
       (.I0(DSP_A_B_DATA_INST_1[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[15]),
        .O(grp_fu_659_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_3__2
       (.I0(DSP_A_B_DATA_INST_1[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[14]),
        .O(grp_fu_659_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_4__2
       (.I0(DSP_A_B_DATA_INST_1[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[13]),
        .O(grp_fu_659_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_5__2
       (.I0(DSP_A_B_DATA_INST_1[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[12]),
        .O(grp_fu_659_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_6__2
       (.I0(DSP_A_B_DATA_INST_1[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[11]),
        .O(grp_fu_659_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_7__2
       (.I0(DSP_A_B_DATA_INST_1[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[10]),
        .O(grp_fu_659_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_8__2
       (.I0(DSP_A_B_DATA_INST_1[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[9]),
        .O(grp_fu_659_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_9__2
       (.I0(DSP_A_B_DATA_INST_1[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[8]),
        .O(grp_fu_659_p0[8]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({tmp_product__2_n_98,tmp_product__2_n_99,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_40,tmp_product_carry_n_41,tmp_product_carry_n_42,tmp_product_carry_n_43,tmp_product_carry_n_44,tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,1'b0}),
        .O(NLW_tmp_product_carry_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry_i_1__4_n_40,tmp_product_carry_i_2__4_n_40,tmp_product_carry_i_3__4_n_40,tmp_product_carry_i_4__4_n_40,tmp_product_carry_i_5__4_n_40,tmp_product_carry_i_6__4_n_40,tmp_product_carry_i_7__2_n_40,tmp_product__1_n_129}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_40,tmp_product_carry__0_n_41,tmp_product_carry__0_n_42,tmp_product_carry__0_n_43,tmp_product_carry__0_n_44,tmp_product_carry__0_n_45,tmp_product_carry__0_n_46,tmp_product_carry__0_n_47}),
        .DI({tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138}),
        .O(NLW_tmp_product_carry__0_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__0_i_1__2_n_40,tmp_product_carry__0_i_2__2_n_40,tmp_product_carry__0_i_3__2_n_40,tmp_product_carry__0_i_4__2_n_40,tmp_product_carry__0_i_5__2_n_40,tmp_product_carry__0_i_6__2_n_40,tmp_product_carry__0_i_7__2_n_40,tmp_product_carry__0_i_8__2_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__2
       (.I0(tmp_product__2_n_131),
        .I1(tmp_product_n_131),
        .O(tmp_product_carry__0_i_1__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__2
       (.I0(tmp_product__2_n_132),
        .I1(tmp_product_n_132),
        .O(tmp_product_carry__0_i_2__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__2
       (.I0(tmp_product__2_n_133),
        .I1(tmp_product_n_133),
        .O(tmp_product_carry__0_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__2
       (.I0(tmp_product__2_n_134),
        .I1(tmp_product_n_134),
        .O(tmp_product_carry__0_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__2
       (.I0(tmp_product__2_n_135),
        .I1(tmp_product_n_135),
        .O(tmp_product_carry__0_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__2
       (.I0(tmp_product__2_n_136),
        .I1(tmp_product_n_136),
        .O(tmp_product_carry__0_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__2
       (.I0(tmp_product__2_n_137),
        .I1(tmp_product_n_137),
        .O(tmp_product_carry__0_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__2
       (.I0(tmp_product__2_n_138),
        .I1(tmp_product_n_138),
        .O(tmp_product_carry__0_i_8__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_40,tmp_product_carry__1_n_41,tmp_product_carry__1_n_42,tmp_product_carry__1_n_43,tmp_product_carry__1_n_44,tmp_product_carry__1_n_45,tmp_product_carry__1_n_46,tmp_product_carry__1_n_47}),
        .DI({tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130}),
        .O(NLW_tmp_product_carry__1_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__1_i_1__2_n_40,tmp_product_carry__1_i_2__2_n_40,tmp_product_carry__1_i_3__2_n_40,tmp_product_carry__1_i_4__2_n_40,tmp_product_carry__1_i_5__2_n_40,tmp_product_carry__1_i_6__2_n_40,tmp_product_carry__1_i_7__2_n_40,tmp_product_carry__1_i_8__2_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__2
       (.I0(tmp_product__2_n_123),
        .I1(tmp_product__0_n_140),
        .O(tmp_product_carry__1_i_1__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__2
       (.I0(tmp_product__2_n_124),
        .I1(tmp_product__0_n_141),
        .O(tmp_product_carry__1_i_2__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__2
       (.I0(tmp_product__2_n_125),
        .I1(tmp_product__0_n_142),
        .O(tmp_product_carry__1_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__2
       (.I0(tmp_product__2_n_126),
        .I1(tmp_product__0_n_143),
        .O(tmp_product_carry__1_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__2
       (.I0(tmp_product__2_n_127),
        .I1(tmp_product__0_n_144),
        .O(tmp_product_carry__1_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__2
       (.I0(tmp_product__2_n_128),
        .I1(tmp_product__0_n_145),
        .O(tmp_product_carry__1_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__2
       (.I0(tmp_product__2_n_129),
        .I1(tmp_product_n_129),
        .O(tmp_product_carry__1_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__2
       (.I0(tmp_product__2_n_130),
        .I1(tmp_product_n_130),
        .O(tmp_product_carry__1_i_8__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_40,tmp_product_carry__2_n_41,tmp_product_carry__2_n_42,tmp_product_carry__2_n_43,tmp_product_carry__2_n_44,tmp_product_carry__2_n_45,tmp_product_carry__2_n_46,tmp_product_carry__2_n_47}),
        .DI({tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122}),
        .O(NLW_tmp_product_carry__2_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__2_i_1__2_n_40,tmp_product_carry__2_i_2__2_n_40,tmp_product_carry__2_i_3__2_n_40,tmp_product_carry__2_i_4__2_n_40,tmp_product_carry__2_i_5__2_n_40,tmp_product_carry__2_i_6__2_n_40,tmp_product_carry__2_i_7__2_n_40,tmp_product_carry__2_i_8__2_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__2
       (.I0(tmp_product__2_n_115),
        .I1(tmp_product__0_n_132),
        .O(tmp_product_carry__2_i_1__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__2
       (.I0(tmp_product__2_n_116),
        .I1(tmp_product__0_n_133),
        .O(tmp_product_carry__2_i_2__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__2
       (.I0(tmp_product__2_n_117),
        .I1(tmp_product__0_n_134),
        .O(tmp_product_carry__2_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__2
       (.I0(tmp_product__2_n_118),
        .I1(tmp_product__0_n_135),
        .O(tmp_product_carry__2_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__2
       (.I0(tmp_product__2_n_119),
        .I1(tmp_product__0_n_136),
        .O(tmp_product_carry__2_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__2
       (.I0(tmp_product__2_n_120),
        .I1(tmp_product__0_n_137),
        .O(tmp_product_carry__2_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__2
       (.I0(tmp_product__2_n_121),
        .I1(tmp_product__0_n_138),
        .O(tmp_product_carry__2_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__2
       (.I0(tmp_product__2_n_122),
        .I1(tmp_product__0_n_139),
        .O(tmp_product_carry__2_i_8__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__3_n_40,tmp_product_carry__3_n_41,tmp_product_carry__3_n_42,tmp_product_carry__3_n_43,tmp_product_carry__3_n_44,tmp_product_carry__3_n_45,tmp_product_carry__3_n_46,tmp_product_carry__3_n_47}),
        .DI({tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114}),
        .O(NLW_tmp_product_carry__3_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__3_i_1__2_n_40,tmp_product_carry__3_i_2__2_n_40,tmp_product_carry__3_i_3__2_n_40,tmp_product_carry__3_i_4__2_n_40,tmp_product_carry__3_i_5__2_n_40,tmp_product_carry__3_i_6__2_n_40,tmp_product_carry__3_i_7__2_n_40,tmp_product_carry__3_i_8__2_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__2
       (.I0(tmp_product__2_n_107),
        .I1(tmp_product__0_n_124),
        .O(tmp_product_carry__3_i_1__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_2__2
       (.I0(tmp_product__2_n_108),
        .I1(tmp_product__0_n_125),
        .O(tmp_product_carry__3_i_2__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_3__2
       (.I0(tmp_product__2_n_109),
        .I1(tmp_product__0_n_126),
        .O(tmp_product_carry__3_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_4__2
       (.I0(tmp_product__2_n_110),
        .I1(tmp_product__0_n_127),
        .O(tmp_product_carry__3_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_5__2
       (.I0(tmp_product__2_n_111),
        .I1(tmp_product__0_n_128),
        .O(tmp_product_carry__3_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_6__2
       (.I0(tmp_product__2_n_112),
        .I1(tmp_product__0_n_129),
        .O(tmp_product_carry__3_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_7__2
       (.I0(tmp_product__2_n_113),
        .I1(tmp_product__0_n_130),
        .O(tmp_product_carry__3_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_8__2
       (.I0(tmp_product__2_n_114),
        .I1(tmp_product__0_n_131),
        .O(tmp_product_carry__3_i_8__2_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry__4_CO_UNCONNECTED[7],tmp_product_carry__4_n_41,tmp_product_carry__4_n_42,tmp_product_carry__4_n_43,tmp_product_carry__4_n_44,tmp_product_carry__4_n_45,tmp_product_carry__4_n_46,tmp_product_carry__4_n_47}),
        .DI({1'b0,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106}),
        .O({O,NLW_tmp_product_carry__4_O_UNCONNECTED[6:0]}),
        .S({tmp_product_carry__4_i_1__2_n_40,tmp_product_carry__4_i_2__2_n_40,tmp_product_carry__4_i_3__2_n_40,tmp_product_carry__4_i_4__2_n_40,tmp_product_carry__4_i_5__2_n_40,tmp_product_carry__4_i_6__2_n_40,tmp_product_carry__4_i_7__2_n_40,tmp_product_carry__4_i_8__2_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_1__2
       (.I0(tmp_product__0_n_116),
        .I1(tmp_product__2_n_99),
        .O(tmp_product_carry__4_i_1__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_2__2
       (.I0(tmp_product__2_n_100),
        .I1(tmp_product__0_n_117),
        .O(tmp_product_carry__4_i_2__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_3__2
       (.I0(tmp_product__2_n_101),
        .I1(tmp_product__0_n_118),
        .O(tmp_product_carry__4_i_3__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_4__2
       (.I0(tmp_product__2_n_102),
        .I1(tmp_product__0_n_119),
        .O(tmp_product_carry__4_i_4__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_5__2
       (.I0(tmp_product__2_n_103),
        .I1(tmp_product__0_n_120),
        .O(tmp_product_carry__4_i_5__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_6__2
       (.I0(tmp_product__2_n_104),
        .I1(tmp_product__0_n_121),
        .O(tmp_product_carry__4_i_6__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_7__2
       (.I0(tmp_product__2_n_105),
        .I1(tmp_product__0_n_122),
        .O(tmp_product_carry__4_i_7__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_8__2
       (.I0(tmp_product__2_n_106),
        .I1(tmp_product__0_n_123),
        .O(tmp_product_carry__4_i_8__2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__4
       (.I0(tmp_product__2_n_139),
        .I1(tmp_product_n_139),
        .O(tmp_product_carry_i_1__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__4
       (.I0(tmp_product__2_n_140),
        .I1(tmp_product_n_140),
        .O(tmp_product_carry_i_2__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__4
       (.I0(tmp_product__2_n_141),
        .I1(tmp_product_n_141),
        .O(tmp_product_carry_i_3__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__4
       (.I0(tmp_product__2_n_142),
        .I1(tmp_product_n_142),
        .O(tmp_product_carry_i_4__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__4
       (.I0(tmp_product__2_n_143),
        .I1(tmp_product_n_143),
        .O(tmp_product_carry_i_5__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__4
       (.I0(tmp_product__2_n_144),
        .I1(tmp_product_n_144),
        .O(tmp_product_carry_i_6__4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__2
       (.I0(tmp_product__2_n_145),
        .I1(tmp_product_n_145),
        .O(tmp_product_carry_i_7__2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__7
       (.I0(DSP_A_B_DATA_INST_1[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[22]),
        .O(grp_fu_659_p0[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__7
       (.I0(DSP_A_B_DATA_INST_1[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[21]),
        .O(grp_fu_659_p0[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__7
       (.I0(DSP_A_B_DATA_INST_1[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[20]),
        .O(grp_fu_659_p0[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__7
       (.I0(DSP_A_B_DATA_INST_1[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[19]),
        .O(grp_fu_659_p0[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__7
       (.I0(DSP_A_B_DATA_INST_1[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[18]),
        .O(grp_fu_659_p0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__6
       (.I0(DSP_A_B_DATA_INST_1[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[17]),
        .O(grp_fu_659_p0[17]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16__4
       (.I0(DSP_A_B_DATA_INST[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[16]),
        .O(grp_fu_659_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17__4
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_659_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18__4
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_659_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19__4
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_659_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__6
       (.I0(DSP_A_B_DATA_INST_1[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[31]),
        .O(grp_fu_659_p0[31]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20__4
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_659_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21__4
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_659_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22__4
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_659_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23__4
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_659_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24__4
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_659_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25__4
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_659_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26__4
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_659_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27__4
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_659_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28__4
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_659_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29__4
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_659_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__10
       (.I0(DSP_A_B_DATA_INST_1[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[30]),
        .O(grp_fu_659_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30__4
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_659_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31__4
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_659_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32__4
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_659_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__7
       (.I0(DSP_A_B_DATA_INST_1[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[29]),
        .O(grp_fu_659_p0[29]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__7
       (.I0(DSP_A_B_DATA_INST_1[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[28]),
        .O(grp_fu_659_p0[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__7
       (.I0(DSP_A_B_DATA_INST_1[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[27]),
        .O(grp_fu_659_p0[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__7
       (.I0(DSP_A_B_DATA_INST_1[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[26]),
        .O(grp_fu_659_p0[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__7
       (.I0(DSP_A_B_DATA_INST_1[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[25]),
        .O(grp_fu_659_p0[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__7
       (.I0(DSP_A_B_DATA_INST_1[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[24]),
        .O(grp_fu_659_p0[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__7
       (.I0(DSP_A_B_DATA_INST_1[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_2[23]),
        .O(grp_fu_659_p0[23]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_32s_64_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19
   (tmp_product_carry__4_i_8__1_0,
    S,
    \dec_ah1_reg[13] ,
    grp_fu_659_p1,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    \apl2_reg_2926_reg[15] ,
    \apl2_reg_2926_reg[15]_0 ,
    O,
    sext_ln580_4_fu_1329_p1,
    \apl2_8_reg_3069_reg[15] ,
    \apl2_8_reg_3069_reg[15]_0 ,
    sext_ln580_6_fu_2122_p1);
  output [0:0]tmp_product_carry__4_i_8__1_0;
  output [0:0]S;
  output [0:0]\dec_ah1_reg[13] ;
  input [31:0]grp_fu_659_p1;
  input [31:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [31:0]DSP_A_B_DATA_INST_0;
  input [1:0]\apl2_reg_2926_reg[15] ;
  input \apl2_reg_2926_reg[15]_0 ;
  input [0:0]O;
  input [0:0]sext_ln580_4_fu_1329_p1;
  input [1:0]\apl2_8_reg_3069_reg[15] ;
  input \apl2_8_reg_3069_reg[15]_0 ;
  input [0:0]sext_ln580_6_fu_2122_p1;

  wire [31:0]DSP_A_B_DATA_INST;
  wire [31:0]DSP_A_B_DATA_INST_0;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]\apl2_8_reg_3069_reg[15] ;
  wire \apl2_8_reg_3069_reg[15]_0 ;
  wire [1:0]\apl2_reg_2926_reg[15] ;
  wire \apl2_reg_2926_reg[15]_0 ;
  wire [0:0]\dec_ah1_reg[13] ;
  wire [31:0]grp_fu_659_p1;
  wire [31:0]grp_fu_663_p0;
  wire [0:0]sext_ln580_4_fu_1329_p1;
  wire [0:0]sext_ln580_6_fu_2122_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product__1_n_161;
  wire tmp_product__1_n_162;
  wire tmp_product__1_n_163;
  wire tmp_product__1_n_164;
  wire tmp_product__1_n_165;
  wire tmp_product__1_n_166;
  wire tmp_product__1_n_167;
  wire tmp_product__1_n_168;
  wire tmp_product__1_n_169;
  wire tmp_product__1_n_170;
  wire tmp_product__1_n_171;
  wire tmp_product__1_n_172;
  wire tmp_product__1_n_173;
  wire tmp_product__1_n_174;
  wire tmp_product__1_n_175;
  wire tmp_product__1_n_176;
  wire tmp_product__1_n_177;
  wire tmp_product__1_n_178;
  wire tmp_product__1_n_179;
  wire tmp_product__1_n_180;
  wire tmp_product__1_n_181;
  wire tmp_product__1_n_182;
  wire tmp_product__1_n_183;
  wire tmp_product__1_n_184;
  wire tmp_product__1_n_185;
  wire tmp_product__1_n_186;
  wire tmp_product__1_n_187;
  wire tmp_product__1_n_188;
  wire tmp_product__1_n_189;
  wire tmp_product__1_n_190;
  wire tmp_product__1_n_191;
  wire tmp_product__1_n_192;
  wire tmp_product__1_n_193;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_100;
  wire tmp_product__2_n_101;
  wire tmp_product__2_n_102;
  wire tmp_product__2_n_103;
  wire tmp_product__2_n_104;
  wire tmp_product__2_n_105;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_98;
  wire tmp_product__2_n_99;
  wire tmp_product_carry__0_i_1__1_n_40;
  wire tmp_product_carry__0_i_2__1_n_40;
  wire tmp_product_carry__0_i_3__1_n_40;
  wire tmp_product_carry__0_i_4__1_n_40;
  wire tmp_product_carry__0_i_5__1_n_40;
  wire tmp_product_carry__0_i_6__1_n_40;
  wire tmp_product_carry__0_i_7__1_n_40;
  wire tmp_product_carry__0_i_8__1_n_40;
  wire tmp_product_carry__0_n_40;
  wire tmp_product_carry__0_n_41;
  wire tmp_product_carry__0_n_42;
  wire tmp_product_carry__0_n_43;
  wire tmp_product_carry__0_n_44;
  wire tmp_product_carry__0_n_45;
  wire tmp_product_carry__0_n_46;
  wire tmp_product_carry__0_n_47;
  wire tmp_product_carry__1_i_1__1_n_40;
  wire tmp_product_carry__1_i_2__1_n_40;
  wire tmp_product_carry__1_i_3__1_n_40;
  wire tmp_product_carry__1_i_4__1_n_40;
  wire tmp_product_carry__1_i_5__1_n_40;
  wire tmp_product_carry__1_i_6__1_n_40;
  wire tmp_product_carry__1_i_7__1_n_40;
  wire tmp_product_carry__1_i_8__1_n_40;
  wire tmp_product_carry__1_n_40;
  wire tmp_product_carry__1_n_41;
  wire tmp_product_carry__1_n_42;
  wire tmp_product_carry__1_n_43;
  wire tmp_product_carry__1_n_44;
  wire tmp_product_carry__1_n_45;
  wire tmp_product_carry__1_n_46;
  wire tmp_product_carry__1_n_47;
  wire tmp_product_carry__2_i_1__1_n_40;
  wire tmp_product_carry__2_i_2__1_n_40;
  wire tmp_product_carry__2_i_3__1_n_40;
  wire tmp_product_carry__2_i_4__1_n_40;
  wire tmp_product_carry__2_i_5__1_n_40;
  wire tmp_product_carry__2_i_6__1_n_40;
  wire tmp_product_carry__2_i_7__1_n_40;
  wire tmp_product_carry__2_i_8__1_n_40;
  wire tmp_product_carry__2_n_40;
  wire tmp_product_carry__2_n_41;
  wire tmp_product_carry__2_n_42;
  wire tmp_product_carry__2_n_43;
  wire tmp_product_carry__2_n_44;
  wire tmp_product_carry__2_n_45;
  wire tmp_product_carry__2_n_46;
  wire tmp_product_carry__2_n_47;
  wire tmp_product_carry__3_i_1__1_n_40;
  wire tmp_product_carry__3_i_2__1_n_40;
  wire tmp_product_carry__3_i_3__1_n_40;
  wire tmp_product_carry__3_i_4__1_n_40;
  wire tmp_product_carry__3_i_5__1_n_40;
  wire tmp_product_carry__3_i_6__1_n_40;
  wire tmp_product_carry__3_i_7__1_n_40;
  wire tmp_product_carry__3_i_8__1_n_40;
  wire tmp_product_carry__3_n_40;
  wire tmp_product_carry__3_n_41;
  wire tmp_product_carry__3_n_42;
  wire tmp_product_carry__3_n_43;
  wire tmp_product_carry__3_n_44;
  wire tmp_product_carry__3_n_45;
  wire tmp_product_carry__3_n_46;
  wire tmp_product_carry__3_n_47;
  wire tmp_product_carry__4_i_1__1_n_40;
  wire tmp_product_carry__4_i_2__1_n_40;
  wire tmp_product_carry__4_i_3__1_n_40;
  wire tmp_product_carry__4_i_4__1_n_40;
  wire tmp_product_carry__4_i_5__1_n_40;
  wire tmp_product_carry__4_i_6__1_n_40;
  wire tmp_product_carry__4_i_7__1_n_40;
  wire [0:0]tmp_product_carry__4_i_8__1_0;
  wire tmp_product_carry__4_i_8__1_n_40;
  wire tmp_product_carry__4_n_41;
  wire tmp_product_carry__4_n_42;
  wire tmp_product_carry__4_n_43;
  wire tmp_product_carry__4_n_44;
  wire tmp_product_carry__4_n_45;
  wire tmp_product_carry__4_n_46;
  wire tmp_product_carry__4_n_47;
  wire tmp_product_carry_i_1__3_n_40;
  wire tmp_product_carry_i_2__3_n_40;
  wire tmp_product_carry_i_3__3_n_40;
  wire tmp_product_carry_i_4__3_n_40;
  wire tmp_product_carry_i_5__3_n_40;
  wire tmp_product_carry_i_6__3_n_40;
  wire tmp_product_carry_i_7__1_n_40;
  wire tmp_product_carry_n_40;
  wire tmp_product_carry_n_41;
  wire tmp_product_carry_n_42;
  wire tmp_product_carry_n_43;
  wire tmp_product_carry_n_44;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_O_UNCONNECTED;
  wire [7:7]NLW_tmp_product_carry__4_CO_UNCONNECTED;
  wire [6:0]NLW_tmp_product_carry__4_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6669999999966666)) 
    \apl2_8_reg_3069[15]_i_15 
       (.I0(tmp_product_carry__4_i_8__1_0),
        .I1(\apl2_8_reg_3069_reg[15] [1]),
        .I2(\apl2_8_reg_3069_reg[15]_0 ),
        .I3(O),
        .I4(\apl2_8_reg_3069_reg[15] [0]),
        .I5(sext_ln580_6_fu_2122_p1),
        .O(\dec_ah1_reg[13] ));
  LUT6 #(
    .INIT(64'h6669999999966666)) 
    \apl2_reg_2926[15]_i_15 
       (.I0(tmp_product_carry__4_i_8__1_0),
        .I1(\apl2_reg_2926_reg[15] [1]),
        .I2(\apl2_reg_2926_reg[15]_0 ),
        .I3(O),
        .I4(\apl2_reg_2926_reg[15] [0]),
        .I5(sext_ln580_4_fu_1329_p1),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_659_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31],grp_fu_663_p0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_663_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_659_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105,tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_10__1
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_663_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_11__1
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_663_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_12__1
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_663_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_13__1
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_663_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_14__1
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_663_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_15__1
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_663_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_16__1
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_663_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_17__1
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_663_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_1__1
       (.I0(DSP_A_B_DATA_INST[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[16]),
        .O(grp_fu_663_p0[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_2__1
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_663_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_3__1
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_663_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_4__1
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_663_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_5__1
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_663_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_6__1
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_663_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_7__1
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_663_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_8__1
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_663_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_9__1
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_663_p0[8]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31],grp_fu_659_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({tmp_product__2_n_98,tmp_product__2_n_99,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_40,tmp_product_carry_n_41,tmp_product_carry_n_42,tmp_product_carry_n_43,tmp_product_carry_n_44,tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,1'b0}),
        .O(NLW_tmp_product_carry_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry_i_1__3_n_40,tmp_product_carry_i_2__3_n_40,tmp_product_carry_i_3__3_n_40,tmp_product_carry_i_4__3_n_40,tmp_product_carry_i_5__3_n_40,tmp_product_carry_i_6__3_n_40,tmp_product_carry_i_7__1_n_40,tmp_product__1_n_129}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_40,tmp_product_carry__0_n_41,tmp_product_carry__0_n_42,tmp_product_carry__0_n_43,tmp_product_carry__0_n_44,tmp_product_carry__0_n_45,tmp_product_carry__0_n_46,tmp_product_carry__0_n_47}),
        .DI({tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138}),
        .O(NLW_tmp_product_carry__0_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__0_i_1__1_n_40,tmp_product_carry__0_i_2__1_n_40,tmp_product_carry__0_i_3__1_n_40,tmp_product_carry__0_i_4__1_n_40,tmp_product_carry__0_i_5__1_n_40,tmp_product_carry__0_i_6__1_n_40,tmp_product_carry__0_i_7__1_n_40,tmp_product_carry__0_i_8__1_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__1
       (.I0(tmp_product__2_n_131),
        .I1(tmp_product_n_131),
        .O(tmp_product_carry__0_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__1
       (.I0(tmp_product__2_n_132),
        .I1(tmp_product_n_132),
        .O(tmp_product_carry__0_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__1
       (.I0(tmp_product__2_n_133),
        .I1(tmp_product_n_133),
        .O(tmp_product_carry__0_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__1
       (.I0(tmp_product__2_n_134),
        .I1(tmp_product_n_134),
        .O(tmp_product_carry__0_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__1
       (.I0(tmp_product__2_n_135),
        .I1(tmp_product_n_135),
        .O(tmp_product_carry__0_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__1
       (.I0(tmp_product__2_n_136),
        .I1(tmp_product_n_136),
        .O(tmp_product_carry__0_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__1
       (.I0(tmp_product__2_n_137),
        .I1(tmp_product_n_137),
        .O(tmp_product_carry__0_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__1
       (.I0(tmp_product__2_n_138),
        .I1(tmp_product_n_138),
        .O(tmp_product_carry__0_i_8__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_40,tmp_product_carry__1_n_41,tmp_product_carry__1_n_42,tmp_product_carry__1_n_43,tmp_product_carry__1_n_44,tmp_product_carry__1_n_45,tmp_product_carry__1_n_46,tmp_product_carry__1_n_47}),
        .DI({tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130}),
        .O(NLW_tmp_product_carry__1_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__1_i_1__1_n_40,tmp_product_carry__1_i_2__1_n_40,tmp_product_carry__1_i_3__1_n_40,tmp_product_carry__1_i_4__1_n_40,tmp_product_carry__1_i_5__1_n_40,tmp_product_carry__1_i_6__1_n_40,tmp_product_carry__1_i_7__1_n_40,tmp_product_carry__1_i_8__1_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__1
       (.I0(tmp_product__2_n_123),
        .I1(tmp_product__0_n_140),
        .O(tmp_product_carry__1_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__1
       (.I0(tmp_product__2_n_124),
        .I1(tmp_product__0_n_141),
        .O(tmp_product_carry__1_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__1
       (.I0(tmp_product__2_n_125),
        .I1(tmp_product__0_n_142),
        .O(tmp_product_carry__1_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__1
       (.I0(tmp_product__2_n_126),
        .I1(tmp_product__0_n_143),
        .O(tmp_product_carry__1_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__1
       (.I0(tmp_product__2_n_127),
        .I1(tmp_product__0_n_144),
        .O(tmp_product_carry__1_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__1
       (.I0(tmp_product__2_n_128),
        .I1(tmp_product__0_n_145),
        .O(tmp_product_carry__1_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__1
       (.I0(tmp_product__2_n_129),
        .I1(tmp_product_n_129),
        .O(tmp_product_carry__1_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__1
       (.I0(tmp_product__2_n_130),
        .I1(tmp_product_n_130),
        .O(tmp_product_carry__1_i_8__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_40,tmp_product_carry__2_n_41,tmp_product_carry__2_n_42,tmp_product_carry__2_n_43,tmp_product_carry__2_n_44,tmp_product_carry__2_n_45,tmp_product_carry__2_n_46,tmp_product_carry__2_n_47}),
        .DI({tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122}),
        .O(NLW_tmp_product_carry__2_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__2_i_1__1_n_40,tmp_product_carry__2_i_2__1_n_40,tmp_product_carry__2_i_3__1_n_40,tmp_product_carry__2_i_4__1_n_40,tmp_product_carry__2_i_5__1_n_40,tmp_product_carry__2_i_6__1_n_40,tmp_product_carry__2_i_7__1_n_40,tmp_product_carry__2_i_8__1_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__1
       (.I0(tmp_product__2_n_115),
        .I1(tmp_product__0_n_132),
        .O(tmp_product_carry__2_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__1
       (.I0(tmp_product__2_n_116),
        .I1(tmp_product__0_n_133),
        .O(tmp_product_carry__2_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__1
       (.I0(tmp_product__2_n_117),
        .I1(tmp_product__0_n_134),
        .O(tmp_product_carry__2_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__1
       (.I0(tmp_product__2_n_118),
        .I1(tmp_product__0_n_135),
        .O(tmp_product_carry__2_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__1
       (.I0(tmp_product__2_n_119),
        .I1(tmp_product__0_n_136),
        .O(tmp_product_carry__2_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__1
       (.I0(tmp_product__2_n_120),
        .I1(tmp_product__0_n_137),
        .O(tmp_product_carry__2_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__1
       (.I0(tmp_product__2_n_121),
        .I1(tmp_product__0_n_138),
        .O(tmp_product_carry__2_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__1
       (.I0(tmp_product__2_n_122),
        .I1(tmp_product__0_n_139),
        .O(tmp_product_carry__2_i_8__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__3_n_40,tmp_product_carry__3_n_41,tmp_product_carry__3_n_42,tmp_product_carry__3_n_43,tmp_product_carry__3_n_44,tmp_product_carry__3_n_45,tmp_product_carry__3_n_46,tmp_product_carry__3_n_47}),
        .DI({tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114}),
        .O(NLW_tmp_product_carry__3_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__3_i_1__1_n_40,tmp_product_carry__3_i_2__1_n_40,tmp_product_carry__3_i_3__1_n_40,tmp_product_carry__3_i_4__1_n_40,tmp_product_carry__3_i_5__1_n_40,tmp_product_carry__3_i_6__1_n_40,tmp_product_carry__3_i_7__1_n_40,tmp_product_carry__3_i_8__1_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__1
       (.I0(tmp_product__2_n_107),
        .I1(tmp_product__0_n_124),
        .O(tmp_product_carry__3_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_2__1
       (.I0(tmp_product__2_n_108),
        .I1(tmp_product__0_n_125),
        .O(tmp_product_carry__3_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_3__1
       (.I0(tmp_product__2_n_109),
        .I1(tmp_product__0_n_126),
        .O(tmp_product_carry__3_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_4__1
       (.I0(tmp_product__2_n_110),
        .I1(tmp_product__0_n_127),
        .O(tmp_product_carry__3_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_5__1
       (.I0(tmp_product__2_n_111),
        .I1(tmp_product__0_n_128),
        .O(tmp_product_carry__3_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_6__1
       (.I0(tmp_product__2_n_112),
        .I1(tmp_product__0_n_129),
        .O(tmp_product_carry__3_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_7__1
       (.I0(tmp_product__2_n_113),
        .I1(tmp_product__0_n_130),
        .O(tmp_product_carry__3_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_8__1
       (.I0(tmp_product__2_n_114),
        .I1(tmp_product__0_n_131),
        .O(tmp_product_carry__3_i_8__1_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry__4_CO_UNCONNECTED[7],tmp_product_carry__4_n_41,tmp_product_carry__4_n_42,tmp_product_carry__4_n_43,tmp_product_carry__4_n_44,tmp_product_carry__4_n_45,tmp_product_carry__4_n_46,tmp_product_carry__4_n_47}),
        .DI({1'b0,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106}),
        .O({tmp_product_carry__4_i_8__1_0,NLW_tmp_product_carry__4_O_UNCONNECTED[6:0]}),
        .S({tmp_product_carry__4_i_1__1_n_40,tmp_product_carry__4_i_2__1_n_40,tmp_product_carry__4_i_3__1_n_40,tmp_product_carry__4_i_4__1_n_40,tmp_product_carry__4_i_5__1_n_40,tmp_product_carry__4_i_6__1_n_40,tmp_product_carry__4_i_7__1_n_40,tmp_product_carry__4_i_8__1_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_1__1
       (.I0(tmp_product__0_n_116),
        .I1(tmp_product__2_n_99),
        .O(tmp_product_carry__4_i_1__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_2__1
       (.I0(tmp_product__2_n_100),
        .I1(tmp_product__0_n_117),
        .O(tmp_product_carry__4_i_2__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_3__1
       (.I0(tmp_product__2_n_101),
        .I1(tmp_product__0_n_118),
        .O(tmp_product_carry__4_i_3__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_4__1
       (.I0(tmp_product__2_n_102),
        .I1(tmp_product__0_n_119),
        .O(tmp_product_carry__4_i_4__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_5__1
       (.I0(tmp_product__2_n_103),
        .I1(tmp_product__0_n_120),
        .O(tmp_product_carry__4_i_5__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_6__1
       (.I0(tmp_product__2_n_104),
        .I1(tmp_product__0_n_121),
        .O(tmp_product_carry__4_i_6__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_7__1
       (.I0(tmp_product__2_n_105),
        .I1(tmp_product__0_n_122),
        .O(tmp_product_carry__4_i_7__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_8__1
       (.I0(tmp_product__2_n_106),
        .I1(tmp_product__0_n_123),
        .O(tmp_product_carry__4_i_8__1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__3
       (.I0(tmp_product__2_n_139),
        .I1(tmp_product_n_139),
        .O(tmp_product_carry_i_1__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__3
       (.I0(tmp_product__2_n_140),
        .I1(tmp_product_n_140),
        .O(tmp_product_carry_i_2__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__3
       (.I0(tmp_product__2_n_141),
        .I1(tmp_product_n_141),
        .O(tmp_product_carry_i_3__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__3
       (.I0(tmp_product__2_n_142),
        .I1(tmp_product_n_142),
        .O(tmp_product_carry_i_4__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__3
       (.I0(tmp_product__2_n_143),
        .I1(tmp_product_n_143),
        .O(tmp_product_carry_i_5__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__3
       (.I0(tmp_product__2_n_144),
        .I1(tmp_product_n_144),
        .O(tmp_product_carry_i_6__3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__1
       (.I0(tmp_product__2_n_145),
        .I1(tmp_product_n_145),
        .O(tmp_product_carry_i_7__1_n_40));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__6
       (.I0(DSP_A_B_DATA_INST[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[22]),
        .O(grp_fu_663_p0[22]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__6
       (.I0(DSP_A_B_DATA_INST[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[21]),
        .O(grp_fu_663_p0[21]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__6
       (.I0(DSP_A_B_DATA_INST[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[20]),
        .O(grp_fu_663_p0[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__6
       (.I0(DSP_A_B_DATA_INST[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[19]),
        .O(grp_fu_663_p0[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__6
       (.I0(DSP_A_B_DATA_INST[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[18]),
        .O(grp_fu_663_p0[18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__5
       (.I0(DSP_A_B_DATA_INST[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[17]),
        .O(grp_fu_663_p0[17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__5
       (.I0(DSP_A_B_DATA_INST[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[31]),
        .O(grp_fu_663_p0[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__9
       (.I0(DSP_A_B_DATA_INST[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[30]),
        .O(grp_fu_663_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__6
       (.I0(DSP_A_B_DATA_INST[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[29]),
        .O(grp_fu_663_p0[29]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__6
       (.I0(DSP_A_B_DATA_INST[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[28]),
        .O(grp_fu_663_p0[28]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__6
       (.I0(DSP_A_B_DATA_INST[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[27]),
        .O(grp_fu_663_p0[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__6
       (.I0(DSP_A_B_DATA_INST[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[26]),
        .O(grp_fu_663_p0[26]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__6
       (.I0(DSP_A_B_DATA_INST[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[25]),
        .O(grp_fu_663_p0[25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__6
       (.I0(DSP_A_B_DATA_INST[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[24]),
        .O(grp_fu_663_p0[24]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__6
       (.I0(DSP_A_B_DATA_INST[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[23]),
        .O(grp_fu_663_p0[23]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_32s_64_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7
   (tmp_product_carry__4_i_8_0,
    S,
    \ah1_reg[13] ,
    grp_fu_722_p1,
    DSP_A_B_DATA_INST,
    Q,
    DSP_A_B_DATA_INST_0,
    \apl2_reg_3273_reg[15] ,
    \apl2_reg_3273_reg[15]_0 ,
    O,
    sext_ln580_1_fu_1771_p1,
    \apl2_3_reg_3416_reg[15] ,
    \apl2_3_reg_3416_reg[15]_0 ,
    sext_ln580_3_fu_2649_p1);
  output [0:0]tmp_product_carry__4_i_8_0;
  output [0:0]S;
  output [0:0]\ah1_reg[13] ;
  input [31:0]grp_fu_722_p1;
  input [31:0]DSP_A_B_DATA_INST;
  input [0:0]Q;
  input [31:0]DSP_A_B_DATA_INST_0;
  input [1:0]\apl2_reg_3273_reg[15] ;
  input \apl2_reg_3273_reg[15]_0 ;
  input [0:0]O;
  input [0:0]sext_ln580_1_fu_1771_p1;
  input [1:0]\apl2_3_reg_3416_reg[15] ;
  input \apl2_3_reg_3416_reg[15]_0 ;
  input [0:0]sext_ln580_3_fu_2649_p1;

  wire [31:0]DSP_A_B_DATA_INST;
  wire [31:0]DSP_A_B_DATA_INST_0;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ah1_reg[13] ;
  wire [1:0]\apl2_3_reg_3416_reg[15] ;
  wire \apl2_3_reg_3416_reg[15]_0 ;
  wire [1:0]\apl2_reg_3273_reg[15] ;
  wire \apl2_reg_3273_reg[15]_0 ;
  wire [31:0]grp_fu_722_p1;
  wire [31:0]grp_fu_726_p0;
  wire [0:0]sext_ln580_1_fu_1771_p1;
  wire [0:0]sext_ln580_3_fu_2649_p1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_154;
  wire tmp_product__1_n_155;
  wire tmp_product__1_n_156;
  wire tmp_product__1_n_157;
  wire tmp_product__1_n_158;
  wire tmp_product__1_n_159;
  wire tmp_product__1_n_160;
  wire tmp_product__1_n_161;
  wire tmp_product__1_n_162;
  wire tmp_product__1_n_163;
  wire tmp_product__1_n_164;
  wire tmp_product__1_n_165;
  wire tmp_product__1_n_166;
  wire tmp_product__1_n_167;
  wire tmp_product__1_n_168;
  wire tmp_product__1_n_169;
  wire tmp_product__1_n_170;
  wire tmp_product__1_n_171;
  wire tmp_product__1_n_172;
  wire tmp_product__1_n_173;
  wire tmp_product__1_n_174;
  wire tmp_product__1_n_175;
  wire tmp_product__1_n_176;
  wire tmp_product__1_n_177;
  wire tmp_product__1_n_178;
  wire tmp_product__1_n_179;
  wire tmp_product__1_n_180;
  wire tmp_product__1_n_181;
  wire tmp_product__1_n_182;
  wire tmp_product__1_n_183;
  wire tmp_product__1_n_184;
  wire tmp_product__1_n_185;
  wire tmp_product__1_n_186;
  wire tmp_product__1_n_187;
  wire tmp_product__1_n_188;
  wire tmp_product__1_n_189;
  wire tmp_product__1_n_190;
  wire tmp_product__1_n_191;
  wire tmp_product__1_n_192;
  wire tmp_product__1_n_193;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_100;
  wire tmp_product__2_n_101;
  wire tmp_product__2_n_102;
  wire tmp_product__2_n_103;
  wire tmp_product__2_n_104;
  wire tmp_product__2_n_105;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_98;
  wire tmp_product__2_n_99;
  wire tmp_product_carry__0_i_1_n_40;
  wire tmp_product_carry__0_i_2_n_40;
  wire tmp_product_carry__0_i_3_n_40;
  wire tmp_product_carry__0_i_4_n_40;
  wire tmp_product_carry__0_i_5_n_40;
  wire tmp_product_carry__0_i_6_n_40;
  wire tmp_product_carry__0_i_7_n_40;
  wire tmp_product_carry__0_i_8_n_40;
  wire tmp_product_carry__0_n_40;
  wire tmp_product_carry__0_n_41;
  wire tmp_product_carry__0_n_42;
  wire tmp_product_carry__0_n_43;
  wire tmp_product_carry__0_n_44;
  wire tmp_product_carry__0_n_45;
  wire tmp_product_carry__0_n_46;
  wire tmp_product_carry__0_n_47;
  wire tmp_product_carry__1_i_1_n_40;
  wire tmp_product_carry__1_i_2_n_40;
  wire tmp_product_carry__1_i_3_n_40;
  wire tmp_product_carry__1_i_4_n_40;
  wire tmp_product_carry__1_i_5_n_40;
  wire tmp_product_carry__1_i_6_n_40;
  wire tmp_product_carry__1_i_7_n_40;
  wire tmp_product_carry__1_i_8_n_40;
  wire tmp_product_carry__1_n_40;
  wire tmp_product_carry__1_n_41;
  wire tmp_product_carry__1_n_42;
  wire tmp_product_carry__1_n_43;
  wire tmp_product_carry__1_n_44;
  wire tmp_product_carry__1_n_45;
  wire tmp_product_carry__1_n_46;
  wire tmp_product_carry__1_n_47;
  wire tmp_product_carry__2_i_1_n_40;
  wire tmp_product_carry__2_i_2_n_40;
  wire tmp_product_carry__2_i_3_n_40;
  wire tmp_product_carry__2_i_4_n_40;
  wire tmp_product_carry__2_i_5_n_40;
  wire tmp_product_carry__2_i_6_n_40;
  wire tmp_product_carry__2_i_7_n_40;
  wire tmp_product_carry__2_i_8_n_40;
  wire tmp_product_carry__2_n_40;
  wire tmp_product_carry__2_n_41;
  wire tmp_product_carry__2_n_42;
  wire tmp_product_carry__2_n_43;
  wire tmp_product_carry__2_n_44;
  wire tmp_product_carry__2_n_45;
  wire tmp_product_carry__2_n_46;
  wire tmp_product_carry__2_n_47;
  wire tmp_product_carry__3_i_1_n_40;
  wire tmp_product_carry__3_i_2_n_40;
  wire tmp_product_carry__3_i_3_n_40;
  wire tmp_product_carry__3_i_4_n_40;
  wire tmp_product_carry__3_i_5_n_40;
  wire tmp_product_carry__3_i_6_n_40;
  wire tmp_product_carry__3_i_7_n_40;
  wire tmp_product_carry__3_i_8_n_40;
  wire tmp_product_carry__3_n_40;
  wire tmp_product_carry__3_n_41;
  wire tmp_product_carry__3_n_42;
  wire tmp_product_carry__3_n_43;
  wire tmp_product_carry__3_n_44;
  wire tmp_product_carry__3_n_45;
  wire tmp_product_carry__3_n_46;
  wire tmp_product_carry__3_n_47;
  wire tmp_product_carry__4_i_1_n_40;
  wire tmp_product_carry__4_i_2_n_40;
  wire tmp_product_carry__4_i_3_n_40;
  wire tmp_product_carry__4_i_4_n_40;
  wire tmp_product_carry__4_i_5_n_40;
  wire tmp_product_carry__4_i_6_n_40;
  wire tmp_product_carry__4_i_7_n_40;
  wire [0:0]tmp_product_carry__4_i_8_0;
  wire tmp_product_carry__4_i_8_n_40;
  wire tmp_product_carry__4_n_41;
  wire tmp_product_carry__4_n_42;
  wire tmp_product_carry__4_n_43;
  wire tmp_product_carry__4_n_44;
  wire tmp_product_carry__4_n_45;
  wire tmp_product_carry__4_n_46;
  wire tmp_product_carry__4_n_47;
  wire tmp_product_carry_i_1__0_n_40;
  wire tmp_product_carry_i_2__0_n_40;
  wire tmp_product_carry_i_3__0_n_40;
  wire tmp_product_carry_i_4__0_n_40;
  wire tmp_product_carry_i_5__0_n_40;
  wire tmp_product_carry_i_6__0_n_40;
  wire tmp_product_carry_i_7_n_40;
  wire tmp_product_carry_n_40;
  wire tmp_product_carry_n_41;
  wire tmp_product_carry_n_42;
  wire tmp_product_carry_n_43;
  wire tmp_product_carry_n_44;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_158;
  wire tmp_product_n_159;
  wire tmp_product_n_160;
  wire tmp_product_n_161;
  wire tmp_product_n_162;
  wire tmp_product_n_163;
  wire tmp_product_n_164;
  wire tmp_product_n_165;
  wire tmp_product_n_166;
  wire tmp_product_n_167;
  wire tmp_product_n_168;
  wire tmp_product_n_169;
  wire tmp_product_n_170;
  wire tmp_product_n_171;
  wire tmp_product_n_172;
  wire tmp_product_n_173;
  wire tmp_product_n_174;
  wire tmp_product_n_175;
  wire tmp_product_n_176;
  wire tmp_product_n_177;
  wire tmp_product_n_178;
  wire tmp_product_n_179;
  wire tmp_product_n_180;
  wire tmp_product_n_181;
  wire tmp_product_n_182;
  wire tmp_product_n_183;
  wire tmp_product_n_184;
  wire tmp_product_n_185;
  wire tmp_product_n_186;
  wire tmp_product_n_187;
  wire tmp_product_n_188;
  wire tmp_product_n_189;
  wire tmp_product_n_190;
  wire tmp_product_n_191;
  wire tmp_product_n_192;
  wire tmp_product_n_193;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_O_UNCONNECTED;
  wire [7:7]NLW_tmp_product_carry__4_CO_UNCONNECTED;
  wire [6:0]NLW_tmp_product_carry__4_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6669999999966666)) 
    \apl2_3_reg_3416[15]_i_15 
       (.I0(tmp_product_carry__4_i_8_0),
        .I1(\apl2_3_reg_3416_reg[15] [1]),
        .I2(\apl2_3_reg_3416_reg[15]_0 ),
        .I3(O),
        .I4(\apl2_3_reg_3416_reg[15] [0]),
        .I5(sext_ln580_3_fu_2649_p1),
        .O(\ah1_reg[13] ));
  LUT6 #(
    .INIT(64'h6669999999966666)) 
    \apl2_reg_3273[15]_i_15 
       (.I0(tmp_product_carry__4_i_8_0),
        .I1(\apl2_reg_3273_reg[15] [1]),
        .I2(\apl2_reg_3273_reg[15]_0 ),
        .I3(O),
        .I4(\apl2_reg_3273_reg[15] [0]),
        .I5(sext_ln580_1_fu_1771_p1),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_722_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31],grp_fu_726_p0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157,tmp_product_n_158,tmp_product_n_159,tmp_product_n_160,tmp_product_n_161,tmp_product_n_162,tmp_product_n_163,tmp_product_n_164,tmp_product_n_165,tmp_product_n_166,tmp_product_n_167,tmp_product_n_168,tmp_product_n_169,tmp_product_n_170,tmp_product_n_171,tmp_product_n_172,tmp_product_n_173,tmp_product_n_174,tmp_product_n_175,tmp_product_n_176,tmp_product_n_177,tmp_product_n_178,tmp_product_n_179,tmp_product_n_180,tmp_product_n_181,tmp_product_n_182,tmp_product_n_183,tmp_product_n_184,tmp_product_n_185,tmp_product_n_186,tmp_product_n_187,tmp_product_n_188,tmp_product_n_189,tmp_product_n_190,tmp_product_n_191,tmp_product_n_192,tmp_product_n_193}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_726_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_722_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105,tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_1
       (.I0(DSP_A_B_DATA_INST[16]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[16]),
        .O(grp_fu_726_p0[16]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_10
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .O(grp_fu_726_p0[7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_11
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .O(grp_fu_726_p0[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_12
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .O(grp_fu_726_p0[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_13
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .O(grp_fu_726_p0[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_14
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .O(grp_fu_726_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_15
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .O(grp_fu_726_p0[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_16
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .O(grp_fu_726_p0[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_17
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .O(grp_fu_726_p0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_2
       (.I0(DSP_A_B_DATA_INST[15]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[15]),
        .O(grp_fu_726_p0[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_3
       (.I0(DSP_A_B_DATA_INST[14]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[14]),
        .O(grp_fu_726_p0[14]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_4
       (.I0(DSP_A_B_DATA_INST[13]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[13]),
        .O(grp_fu_726_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_5
       (.I0(DSP_A_B_DATA_INST[12]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[12]),
        .O(grp_fu_726_p0[12]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_6
       (.I0(DSP_A_B_DATA_INST[11]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[11]),
        .O(grp_fu_726_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_7
       (.I0(DSP_A_B_DATA_INST[10]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[10]),
        .O(grp_fu_726_p0[10]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_8
       (.I0(DSP_A_B_DATA_INST[9]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[9]),
        .O(grp_fu_726_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__1_i_9
       (.I0(DSP_A_B_DATA_INST[8]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[8]),
        .O(grp_fu_726_p0[8]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31],grp_fu_722_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({tmp_product__2_n_98,tmp_product__2_n_99,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153,tmp_product__1_n_154,tmp_product__1_n_155,tmp_product__1_n_156,tmp_product__1_n_157,tmp_product__1_n_158,tmp_product__1_n_159,tmp_product__1_n_160,tmp_product__1_n_161,tmp_product__1_n_162,tmp_product__1_n_163,tmp_product__1_n_164,tmp_product__1_n_165,tmp_product__1_n_166,tmp_product__1_n_167,tmp_product__1_n_168,tmp_product__1_n_169,tmp_product__1_n_170,tmp_product__1_n_171,tmp_product__1_n_172,tmp_product__1_n_173,tmp_product__1_n_174,tmp_product__1_n_175,tmp_product__1_n_176,tmp_product__1_n_177,tmp_product__1_n_178,tmp_product__1_n_179,tmp_product__1_n_180,tmp_product__1_n_181,tmp_product__1_n_182,tmp_product__1_n_183,tmp_product__1_n_184,tmp_product__1_n_185,tmp_product__1_n_186,tmp_product__1_n_187,tmp_product__1_n_188,tmp_product__1_n_189,tmp_product__1_n_190,tmp_product__1_n_191,tmp_product__1_n_192,tmp_product__1_n_193}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_40,tmp_product_carry_n_41,tmp_product_carry_n_42,tmp_product_carry_n_43,tmp_product_carry_n_44,tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,1'b0}),
        .O(NLW_tmp_product_carry_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry_i_1__0_n_40,tmp_product_carry_i_2__0_n_40,tmp_product_carry_i_3__0_n_40,tmp_product_carry_i_4__0_n_40,tmp_product_carry_i_5__0_n_40,tmp_product_carry_i_6__0_n_40,tmp_product_carry_i_7_n_40,tmp_product__1_n_129}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_40,tmp_product_carry__0_n_41,tmp_product_carry__0_n_42,tmp_product_carry__0_n_43,tmp_product_carry__0_n_44,tmp_product_carry__0_n_45,tmp_product_carry__0_n_46,tmp_product_carry__0_n_47}),
        .DI({tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138}),
        .O(NLW_tmp_product_carry__0_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__0_i_1_n_40,tmp_product_carry__0_i_2_n_40,tmp_product_carry__0_i_3_n_40,tmp_product_carry__0_i_4_n_40,tmp_product_carry__0_i_5_n_40,tmp_product_carry__0_i_6_n_40,tmp_product_carry__0_i_7_n_40,tmp_product_carry__0_i_8_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1
       (.I0(tmp_product__2_n_131),
        .I1(tmp_product_n_131),
        .O(tmp_product_carry__0_i_1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2
       (.I0(tmp_product__2_n_132),
        .I1(tmp_product_n_132),
        .O(tmp_product_carry__0_i_2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3
       (.I0(tmp_product__2_n_133),
        .I1(tmp_product_n_133),
        .O(tmp_product_carry__0_i_3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4
       (.I0(tmp_product__2_n_134),
        .I1(tmp_product_n_134),
        .O(tmp_product_carry__0_i_4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5
       (.I0(tmp_product__2_n_135),
        .I1(tmp_product_n_135),
        .O(tmp_product_carry__0_i_5_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6
       (.I0(tmp_product__2_n_136),
        .I1(tmp_product_n_136),
        .O(tmp_product_carry__0_i_6_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7
       (.I0(tmp_product__2_n_137),
        .I1(tmp_product_n_137),
        .O(tmp_product_carry__0_i_7_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8
       (.I0(tmp_product__2_n_138),
        .I1(tmp_product_n_138),
        .O(tmp_product_carry__0_i_8_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_40,tmp_product_carry__1_n_41,tmp_product_carry__1_n_42,tmp_product_carry__1_n_43,tmp_product_carry__1_n_44,tmp_product_carry__1_n_45,tmp_product_carry__1_n_46,tmp_product_carry__1_n_47}),
        .DI({tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130}),
        .O(NLW_tmp_product_carry__1_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__1_i_1_n_40,tmp_product_carry__1_i_2_n_40,tmp_product_carry__1_i_3_n_40,tmp_product_carry__1_i_4_n_40,tmp_product_carry__1_i_5_n_40,tmp_product_carry__1_i_6_n_40,tmp_product_carry__1_i_7_n_40,tmp_product_carry__1_i_8_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1
       (.I0(tmp_product__2_n_123),
        .I1(tmp_product__0_n_140),
        .O(tmp_product_carry__1_i_1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2
       (.I0(tmp_product__2_n_124),
        .I1(tmp_product__0_n_141),
        .O(tmp_product_carry__1_i_2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3
       (.I0(tmp_product__2_n_125),
        .I1(tmp_product__0_n_142),
        .O(tmp_product_carry__1_i_3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4
       (.I0(tmp_product__2_n_126),
        .I1(tmp_product__0_n_143),
        .O(tmp_product_carry__1_i_4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5
       (.I0(tmp_product__2_n_127),
        .I1(tmp_product__0_n_144),
        .O(tmp_product_carry__1_i_5_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6
       (.I0(tmp_product__2_n_128),
        .I1(tmp_product__0_n_145),
        .O(tmp_product_carry__1_i_6_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7
       (.I0(tmp_product__2_n_129),
        .I1(tmp_product_n_129),
        .O(tmp_product_carry__1_i_7_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8
       (.I0(tmp_product__2_n_130),
        .I1(tmp_product_n_130),
        .O(tmp_product_carry__1_i_8_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_40,tmp_product_carry__2_n_41,tmp_product_carry__2_n_42,tmp_product_carry__2_n_43,tmp_product_carry__2_n_44,tmp_product_carry__2_n_45,tmp_product_carry__2_n_46,tmp_product_carry__2_n_47}),
        .DI({tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122}),
        .O(NLW_tmp_product_carry__2_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__2_i_1_n_40,tmp_product_carry__2_i_2_n_40,tmp_product_carry__2_i_3_n_40,tmp_product_carry__2_i_4_n_40,tmp_product_carry__2_i_5_n_40,tmp_product_carry__2_i_6_n_40,tmp_product_carry__2_i_7_n_40,tmp_product_carry__2_i_8_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1
       (.I0(tmp_product__2_n_115),
        .I1(tmp_product__0_n_132),
        .O(tmp_product_carry__2_i_1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2
       (.I0(tmp_product__2_n_116),
        .I1(tmp_product__0_n_133),
        .O(tmp_product_carry__2_i_2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3
       (.I0(tmp_product__2_n_117),
        .I1(tmp_product__0_n_134),
        .O(tmp_product_carry__2_i_3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4
       (.I0(tmp_product__2_n_118),
        .I1(tmp_product__0_n_135),
        .O(tmp_product_carry__2_i_4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5
       (.I0(tmp_product__2_n_119),
        .I1(tmp_product__0_n_136),
        .O(tmp_product_carry__2_i_5_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6
       (.I0(tmp_product__2_n_120),
        .I1(tmp_product__0_n_137),
        .O(tmp_product_carry__2_i_6_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7
       (.I0(tmp_product__2_n_121),
        .I1(tmp_product__0_n_138),
        .O(tmp_product_carry__2_i_7_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8
       (.I0(tmp_product__2_n_122),
        .I1(tmp_product__0_n_139),
        .O(tmp_product_carry__2_i_8_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__3_n_40,tmp_product_carry__3_n_41,tmp_product_carry__3_n_42,tmp_product_carry__3_n_43,tmp_product_carry__3_n_44,tmp_product_carry__3_n_45,tmp_product_carry__3_n_46,tmp_product_carry__3_n_47}),
        .DI({tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114}),
        .O(NLW_tmp_product_carry__3_O_UNCONNECTED[7:0]),
        .S({tmp_product_carry__3_i_1_n_40,tmp_product_carry__3_i_2_n_40,tmp_product_carry__3_i_3_n_40,tmp_product_carry__3_i_4_n_40,tmp_product_carry__3_i_5_n_40,tmp_product_carry__3_i_6_n_40,tmp_product_carry__3_i_7_n_40,tmp_product_carry__3_i_8_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1
       (.I0(tmp_product__2_n_107),
        .I1(tmp_product__0_n_124),
        .O(tmp_product_carry__3_i_1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_2
       (.I0(tmp_product__2_n_108),
        .I1(tmp_product__0_n_125),
        .O(tmp_product_carry__3_i_2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_3
       (.I0(tmp_product__2_n_109),
        .I1(tmp_product__0_n_126),
        .O(tmp_product_carry__3_i_3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_4
       (.I0(tmp_product__2_n_110),
        .I1(tmp_product__0_n_127),
        .O(tmp_product_carry__3_i_4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_5
       (.I0(tmp_product__2_n_111),
        .I1(tmp_product__0_n_128),
        .O(tmp_product_carry__3_i_5_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_6
       (.I0(tmp_product__2_n_112),
        .I1(tmp_product__0_n_129),
        .O(tmp_product_carry__3_i_6_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_7
       (.I0(tmp_product__2_n_113),
        .I1(tmp_product__0_n_130),
        .O(tmp_product_carry__3_i_7_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_8
       (.I0(tmp_product__2_n_114),
        .I1(tmp_product__0_n_131),
        .O(tmp_product_carry__3_i_8_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry__4_CO_UNCONNECTED[7],tmp_product_carry__4_n_41,tmp_product_carry__4_n_42,tmp_product_carry__4_n_43,tmp_product_carry__4_n_44,tmp_product_carry__4_n_45,tmp_product_carry__4_n_46,tmp_product_carry__4_n_47}),
        .DI({1'b0,tmp_product__2_n_100,tmp_product__2_n_101,tmp_product__2_n_102,tmp_product__2_n_103,tmp_product__2_n_104,tmp_product__2_n_105,tmp_product__2_n_106}),
        .O({tmp_product_carry__4_i_8_0,NLW_tmp_product_carry__4_O_UNCONNECTED[6:0]}),
        .S({tmp_product_carry__4_i_1_n_40,tmp_product_carry__4_i_2_n_40,tmp_product_carry__4_i_3_n_40,tmp_product_carry__4_i_4_n_40,tmp_product_carry__4_i_5_n_40,tmp_product_carry__4_i_6_n_40,tmp_product_carry__4_i_7_n_40,tmp_product_carry__4_i_8_n_40}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_1
       (.I0(tmp_product__0_n_116),
        .I1(tmp_product__2_n_99),
        .O(tmp_product_carry__4_i_1_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_2
       (.I0(tmp_product__2_n_100),
        .I1(tmp_product__0_n_117),
        .O(tmp_product_carry__4_i_2_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_3
       (.I0(tmp_product__2_n_101),
        .I1(tmp_product__0_n_118),
        .O(tmp_product_carry__4_i_3_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_4
       (.I0(tmp_product__2_n_102),
        .I1(tmp_product__0_n_119),
        .O(tmp_product_carry__4_i_4_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_5
       (.I0(tmp_product__2_n_103),
        .I1(tmp_product__0_n_120),
        .O(tmp_product_carry__4_i_5_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_6
       (.I0(tmp_product__2_n_104),
        .I1(tmp_product__0_n_121),
        .O(tmp_product_carry__4_i_6_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_7
       (.I0(tmp_product__2_n_105),
        .I1(tmp_product__0_n_122),
        .O(tmp_product_carry__4_i_7_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__4_i_8
       (.I0(tmp_product__2_n_106),
        .I1(tmp_product__0_n_123),
        .O(tmp_product_carry__4_i_8_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__0
       (.I0(tmp_product__2_n_139),
        .I1(tmp_product_n_139),
        .O(tmp_product_carry_i_1__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__0
       (.I0(tmp_product__2_n_140),
        .I1(tmp_product_n_140),
        .O(tmp_product_carry_i_2__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__0
       (.I0(tmp_product__2_n_141),
        .I1(tmp_product_n_141),
        .O(tmp_product_carry_i_3__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__0
       (.I0(tmp_product__2_n_142),
        .I1(tmp_product_n_142),
        .O(tmp_product_carry_i_4__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__0
       (.I0(tmp_product__2_n_143),
        .I1(tmp_product_n_143),
        .O(tmp_product_carry_i_5__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__0
       (.I0(tmp_product__2_n_144),
        .I1(tmp_product_n_144),
        .O(tmp_product_carry_i_6__0_n_40));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7
       (.I0(tmp_product__2_n_145),
        .I1(tmp_product_n_145),
        .O(tmp_product_carry_i_7_n_40));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__2
       (.I0(DSP_A_B_DATA_INST[22]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[22]),
        .O(grp_fu_726_p0[22]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__2
       (.I0(DSP_A_B_DATA_INST[21]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[21]),
        .O(grp_fu_726_p0[21]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__2
       (.I0(DSP_A_B_DATA_INST[20]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[20]),
        .O(grp_fu_726_p0[20]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__2
       (.I0(DSP_A_B_DATA_INST[19]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[19]),
        .O(grp_fu_726_p0[19]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__2
       (.I0(DSP_A_B_DATA_INST[18]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[18]),
        .O(grp_fu_726_p0[18]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__1
       (.I0(DSP_A_B_DATA_INST[17]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[17]),
        .O(grp_fu_726_p0[17]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__1
       (.I0(DSP_A_B_DATA_INST[31]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[31]),
        .O(grp_fu_726_p0[31]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__3
       (.I0(DSP_A_B_DATA_INST[30]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[30]),
        .O(grp_fu_726_p0[30]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__2
       (.I0(DSP_A_B_DATA_INST[29]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[29]),
        .O(grp_fu_726_p0[29]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__2
       (.I0(DSP_A_B_DATA_INST[28]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[28]),
        .O(grp_fu_726_p0[28]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__2
       (.I0(DSP_A_B_DATA_INST[27]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[27]),
        .O(grp_fu_726_p0[27]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__2
       (.I0(DSP_A_B_DATA_INST[26]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[26]),
        .O(grp_fu_726_p0[26]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__2
       (.I0(DSP_A_B_DATA_INST[25]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[25]),
        .O(grp_fu_726_p0[25]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__2
       (.I0(DSP_A_B_DATA_INST[24]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[24]),
        .O(grp_fu_726_p0[24]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__2
       (.I0(DSP_A_B_DATA_INST[23]),
        .I1(Q),
        .I2(DSP_A_B_DATA_INST_0[23]),
        .O(grp_fu_726_p0[23]));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_7s_39_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1
   (CO,
    \tqmf_load_2_reg_3015_reg[30] ,
    O,
    sext_ln244_1_fu_884_p1,
    \tqmf_load_2_reg_3015_reg[29] ,
    \ap_CS_fsm_reg[1] ,
    \trunc_ln255_1_reg_3010_reg[43] ,
    \trunc_ln255_1_reg_3010_reg[44] ,
    \trunc_ln3_reg_3085_reg[1]_i_2_0 ,
    DI,
    S,
    DOUTBDOUT,
    Q,
    tmp_product_carry_0,
    D,
    P,
    xb_4_fu_1191_p2,
    \trunc_ln2_reg_3080_reg[31] ,
    \trunc_ln2_reg_3080_reg[0] ,
    \trunc_ln2_reg_3080_reg[0]_0 ,
    \trunc_ln2_reg_3080_reg[31]_0 ,
    \trunc_ln2_reg_3080_reg[31]_1 ,
    \trunc_ln3_reg_3085_reg[1] ,
    \trunc_ln3_reg_3085_reg[1]_0 ,
    \trunc_ln3_reg_3085_reg[25] ,
    \trunc_ln3_reg_3085_reg[25]_0 ,
    \trunc_ln3_reg_3085_reg[31] ,
    \trunc_ln3_reg_3085_reg[31]_0 );
  output [0:0]CO;
  output [0:0]\tqmf_load_2_reg_3015_reg[30] ;
  output [1:0]O;
  output [34:0]sext_ln244_1_fu_884_p1;
  output [2:0]\tqmf_load_2_reg_3015_reg[29] ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [31:0]\trunc_ln255_1_reg_3010_reg[43] ;
  output [31:0]\trunc_ln255_1_reg_3010_reg[44] ;
  input [0:0]\trunc_ln3_reg_3085_reg[1]_i_2_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [31:0]DOUTBDOUT;
  input [1:0]Q;
  input [31:0]tmp_product_carry_0;
  input [0:0]D;
  input [0:0]P;
  input [37:0]xb_4_fu_1191_p2;
  input [37:0]\trunc_ln2_reg_3080_reg[31] ;
  input [2:0]\trunc_ln2_reg_3080_reg[0] ;
  input [3:0]\trunc_ln2_reg_3080_reg[0]_0 ;
  input [4:0]\trunc_ln2_reg_3080_reg[31]_0 ;
  input [5:0]\trunc_ln2_reg_3080_reg[31]_1 ;
  input [3:0]\trunc_ln3_reg_3085_reg[1] ;
  input [2:0]\trunc_ln3_reg_3085_reg[1]_0 ;
  input [0:0]\trunc_ln3_reg_3085_reg[25] ;
  input [0:0]\trunc_ln3_reg_3085_reg[25]_0 ;
  input [4:0]\trunc_ln3_reg_3085_reg[31] ;
  input [5:0]\trunc_ln3_reg_3085_reg[31]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [31:0]DOUTBDOUT;
  wire [1:0]O;
  wire [0:0]P;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [3:2]grp_fu_730_p0;
  wire [34:0]sext_ln244_1_fu_884_p1;
  wire tmp_product__14_carry__0_i_10_n_40;
  wire tmp_product__14_carry__0_i_11_n_40;
  wire tmp_product__14_carry__0_i_12_n_40;
  wire tmp_product__14_carry__0_i_13_n_40;
  wire tmp_product__14_carry__0_i_14_n_40;
  wire tmp_product__14_carry__0_i_15_n_40;
  wire tmp_product__14_carry__0_i_16_n_40;
  wire tmp_product__14_carry__0_i_17_n_40;
  wire tmp_product__14_carry__0_i_18_n_40;
  wire tmp_product__14_carry__0_i_19_n_40;
  wire tmp_product__14_carry__0_i_1_n_40;
  wire tmp_product__14_carry__0_i_20_n_40;
  wire tmp_product__14_carry__0_i_21_n_40;
  wire tmp_product__14_carry__0_i_22_n_40;
  wire tmp_product__14_carry__0_i_23_n_40;
  wire tmp_product__14_carry__0_i_24_n_40;
  wire tmp_product__14_carry__0_i_2_n_40;
  wire tmp_product__14_carry__0_i_3_n_40;
  wire tmp_product__14_carry__0_i_4_n_40;
  wire tmp_product__14_carry__0_i_5_n_40;
  wire tmp_product__14_carry__0_i_6_n_40;
  wire tmp_product__14_carry__0_i_7_n_40;
  wire tmp_product__14_carry__0_i_8_n_40;
  wire tmp_product__14_carry__0_i_9_n_40;
  wire tmp_product__14_carry__0_n_40;
  wire tmp_product__14_carry__0_n_41;
  wire tmp_product__14_carry__0_n_42;
  wire tmp_product__14_carry__0_n_43;
  wire tmp_product__14_carry__0_n_44;
  wire tmp_product__14_carry__0_n_45;
  wire tmp_product__14_carry__0_n_46;
  wire tmp_product__14_carry__0_n_47;
  wire tmp_product__14_carry__1_i_10_n_40;
  wire tmp_product__14_carry__1_i_11_n_40;
  wire tmp_product__14_carry__1_i_12_n_40;
  wire tmp_product__14_carry__1_i_13_n_40;
  wire tmp_product__14_carry__1_i_14_n_40;
  wire tmp_product__14_carry__1_i_15_n_40;
  wire tmp_product__14_carry__1_i_16_n_40;
  wire tmp_product__14_carry__1_i_17_n_40;
  wire tmp_product__14_carry__1_i_18_n_40;
  wire tmp_product__14_carry__1_i_19_n_40;
  wire tmp_product__14_carry__1_i_1_n_40;
  wire tmp_product__14_carry__1_i_20_n_40;
  wire tmp_product__14_carry__1_i_21_n_40;
  wire tmp_product__14_carry__1_i_22_n_40;
  wire tmp_product__14_carry__1_i_2_n_40;
  wire tmp_product__14_carry__1_i_3_n_40;
  wire tmp_product__14_carry__1_i_4_n_40;
  wire tmp_product__14_carry__1_i_5_n_40;
  wire tmp_product__14_carry__1_i_6_n_40;
  wire tmp_product__14_carry__1_i_7_n_40;
  wire tmp_product__14_carry__1_i_8_n_40;
  wire tmp_product__14_carry__1_i_9_n_40;
  wire tmp_product__14_carry__1_n_40;
  wire tmp_product__14_carry__1_n_41;
  wire tmp_product__14_carry__1_n_42;
  wire tmp_product__14_carry__1_n_43;
  wire tmp_product__14_carry__1_n_44;
  wire tmp_product__14_carry__1_n_45;
  wire tmp_product__14_carry__1_n_46;
  wire tmp_product__14_carry__1_n_47;
  wire tmp_product__14_carry__2_i_10_n_40;
  wire tmp_product__14_carry__2_i_11_n_40;
  wire tmp_product__14_carry__2_i_12_n_40;
  wire tmp_product__14_carry__2_i_13_n_40;
  wire tmp_product__14_carry__2_i_14_n_40;
  wire tmp_product__14_carry__2_i_15_n_40;
  wire tmp_product__14_carry__2_i_16_n_40;
  wire tmp_product__14_carry__2_i_17_n_40;
  wire tmp_product__14_carry__2_i_19_n_40;
  wire tmp_product__14_carry__2_i_1_n_40;
  wire tmp_product__14_carry__2_i_21_n_40;
  wire tmp_product__14_carry__2_i_22_n_40;
  wire tmp_product__14_carry__2_i_2_n_40;
  wire tmp_product__14_carry__2_i_3_n_40;
  wire tmp_product__14_carry__2_i_4_n_40;
  wire tmp_product__14_carry__2_i_5_n_40;
  wire tmp_product__14_carry__2_i_6_n_40;
  wire tmp_product__14_carry__2_i_7_n_40;
  wire tmp_product__14_carry__2_i_8_n_40;
  wire tmp_product__14_carry__2_i_9_n_40;
  wire tmp_product__14_carry__2_n_40;
  wire tmp_product__14_carry__2_n_41;
  wire tmp_product__14_carry__2_n_42;
  wire tmp_product__14_carry__2_n_43;
  wire tmp_product__14_carry__2_n_44;
  wire tmp_product__14_carry__2_n_45;
  wire tmp_product__14_carry__2_n_46;
  wire tmp_product__14_carry__2_n_47;
  wire tmp_product__14_carry__3_n_46;
  wire tmp_product__14_carry__3_n_47;
  wire tmp_product__14_carry_i_10_n_40;
  wire tmp_product__14_carry_i_11_n_40;
  wire tmp_product__14_carry_i_12_n_40;
  wire tmp_product__14_carry_i_13_n_40;
  wire tmp_product__14_carry_i_14_n_40;
  wire tmp_product__14_carry_i_15_n_40;
  wire tmp_product__14_carry_i_16_n_40;
  wire tmp_product__14_carry_i_17_n_40;
  wire tmp_product__14_carry_i_18_n_40;
  wire tmp_product__14_carry_i_19_n_40;
  wire tmp_product__14_carry_i_1_n_40;
  wire tmp_product__14_carry_i_20_n_40;
  wire tmp_product__14_carry_i_21_n_40;
  wire tmp_product__14_carry_i_22_n_40;
  wire tmp_product__14_carry_i_2_n_40;
  wire tmp_product__14_carry_i_3_n_40;
  wire tmp_product__14_carry_i_4_n_40;
  wire tmp_product__14_carry_i_5_n_40;
  wire tmp_product__14_carry_i_6_n_40;
  wire tmp_product__14_carry_i_7_n_40;
  wire tmp_product__14_carry_i_9_n_40;
  wire tmp_product__14_carry_n_40;
  wire tmp_product__14_carry_n_41;
  wire tmp_product__14_carry_n_42;
  wire tmp_product__14_carry_n_43;
  wire tmp_product__14_carry_n_44;
  wire tmp_product__14_carry_n_45;
  wire tmp_product__14_carry_n_46;
  wire tmp_product__14_carry_n_47;
  wire tmp_product__8_carry_i_1_n_40;
  wire tmp_product__8_carry_i_2_n_40;
  wire tmp_product__8_carry_i_3_n_40;
  wire tmp_product__8_carry_i_4_n_40;
  wire tmp_product__8_carry_n_46;
  wire tmp_product__8_carry_n_47;
  wire tmp_product__8_carry_n_55;
  wire [31:0]tmp_product_carry_0;
  wire tmp_product_carry_i_1_n_40;
  wire tmp_product_carry_i_2_n_40;
  wire tmp_product_carry_i_3_n_40;
  wire tmp_product_carry_i_4_n_40;
  wire tmp_product_carry_i_5_n_40;
  wire tmp_product_carry_i_6_n_40;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_carry_n_52;
  wire tmp_product_carry_n_53;
  wire tmp_product_carry_n_54;
  wire tmp_product_carry_n_55;
  wire [2:0]\tqmf_load_2_reg_3015_reg[29] ;
  wire [0:0]\tqmf_load_2_reg_3015_reg[30] ;
  wire [31:0]\trunc_ln255_1_reg_3010_reg[43] ;
  wire [31:0]\trunc_ln255_1_reg_3010_reg[44] ;
  wire \trunc_ln2_reg_3080[0]_i_10_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_11_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_12_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_13_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_14_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_15_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_16_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_17_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_18_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_19_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_20_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_21_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_22_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_26_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_27_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_28_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_29_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_3_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_4_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_5_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_6_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_7_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_8_n_40 ;
  wire \trunc_ln2_reg_3080[0]_i_9_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_10_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_11_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_12_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_13_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_14_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_15_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_16_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_17_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_2_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_3_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_4_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_5_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_6_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_7_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_8_n_40 ;
  wire \trunc_ln2_reg_3080[16]_i_9_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_10_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_11_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_12_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_13_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_14_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_15_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_16_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_17_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_2_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_3_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_4_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_5_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_6_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_7_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_8_n_40 ;
  wire \trunc_ln2_reg_3080[24]_i_9_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_14_n_40 ;
  wire \trunc_ln2_reg_3080[31]_i_7_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_10_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_11_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_12_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_13_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_14_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_15_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_16_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_17_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_2_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_3_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_4_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_5_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_6_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_7_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_8_n_40 ;
  wire \trunc_ln2_reg_3080[8]_i_9_n_40 ;
  wire [2:0]\trunc_ln2_reg_3080_reg[0] ;
  wire [3:0]\trunc_ln2_reg_3080_reg[0]_0 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_40 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_41 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_42 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_43 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_44 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_45 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_46 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_1_n_47 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_40 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_41 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_42 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_43 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_44 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_45 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_46 ;
  wire \trunc_ln2_reg_3080_reg[0]_i_2_n_47 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_40 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_41 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_42 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_43 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_44 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_45 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_46 ;
  wire \trunc_ln2_reg_3080_reg[16]_i_1_n_47 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_40 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_41 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_42 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_43 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_44 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_45 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_46 ;
  wire \trunc_ln2_reg_3080_reg[24]_i_1_n_47 ;
  wire [37:0]\trunc_ln2_reg_3080_reg[31] ;
  wire [4:0]\trunc_ln2_reg_3080_reg[31]_0 ;
  wire [5:0]\trunc_ln2_reg_3080_reg[31]_1 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_42 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_43 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_44 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_45 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_46 ;
  wire \trunc_ln2_reg_3080_reg[31]_i_1_n_47 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_40 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_41 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_42 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_43 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_44 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_45 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_46 ;
  wire \trunc_ln2_reg_3080_reg[8]_i_1_n_47 ;
  wire \trunc_ln3_reg_3085[17]_i_10_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_11_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_12_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_13_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_14_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_15_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_16_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_17_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_2_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_3_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_4_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_5_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_6_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_7_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_8_n_40 ;
  wire \trunc_ln3_reg_3085[17]_i_9_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_10_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_11_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_12_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_13_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_14_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_15_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_16_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_17_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_18_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_19_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_20_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_21_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_22_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_27_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_28_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_29_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_30_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_31_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_3_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_4_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_5_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_6_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_7_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_8_n_40 ;
  wire \trunc_ln3_reg_3085[1]_i_9_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_11_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_12_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_13_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_14_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_15_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_16_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_17_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_3_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_4_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_5_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_6_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_7_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_8_n_40 ;
  wire \trunc_ln3_reg_3085[25]_i_9_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_10_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_11_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_12_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_13_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_14_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_15_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_16_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_17_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_2_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_3_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_4_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_5_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_6_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_7_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_8_n_40 ;
  wire \trunc_ln3_reg_3085[9]_i_9_n_40 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_40 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_41 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_42 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_43 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_44 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_45 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_46 ;
  wire \trunc_ln3_reg_3085_reg[17]_i_1_n_47 ;
  wire [3:0]\trunc_ln3_reg_3085_reg[1] ;
  wire [2:0]\trunc_ln3_reg_3085_reg[1]_0 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_40 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_41 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_42 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_43 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_44 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_45 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_46 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_1_n_47 ;
  wire [0:0]\trunc_ln3_reg_3085_reg[1]_i_2_0 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_40 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_41 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_42 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_43 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_44 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_45 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_46 ;
  wire \trunc_ln3_reg_3085_reg[1]_i_2_n_47 ;
  wire [0:0]\trunc_ln3_reg_3085_reg[25] ;
  wire [0:0]\trunc_ln3_reg_3085_reg[25]_0 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_40 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_41 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_42 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_43 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_44 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_45 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_46 ;
  wire \trunc_ln3_reg_3085_reg[25]_i_1_n_47 ;
  wire [4:0]\trunc_ln3_reg_3085_reg[31] ;
  wire [5:0]\trunc_ln3_reg_3085_reg[31]_0 ;
  wire \trunc_ln3_reg_3085_reg[31]_i_1_n_43 ;
  wire \trunc_ln3_reg_3085_reg[31]_i_1_n_44 ;
  wire \trunc_ln3_reg_3085_reg[31]_i_1_n_45 ;
  wire \trunc_ln3_reg_3085_reg[31]_i_1_n_46 ;
  wire \trunc_ln3_reg_3085_reg[31]_i_1_n_47 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_40 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_41 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_42 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_43 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_44 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_45 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_46 ;
  wire \trunc_ln3_reg_3085_reg[9]_i_1_n_47 ;
  wire [37:0]xb_4_fu_1191_p2;
  wire [7:2]NLW_tmp_product__14_carry__3_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_product__14_carry__3_O_UNCONNECTED;
  wire [7:2]NLW_tmp_product__8_carry_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_product__8_carry_O_UNCONNECTED;
  wire [7:3]NLW_tmp_product_carry_CO_UNCONNECTED;
  wire [7:4]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [6:0]\NLW_trunc_ln2_reg_3080_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln2_reg_3080_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln2_reg_3080_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln2_reg_3080_reg[31]_i_1_O_UNCONNECTED ;
  wire [5:0]\NLW_trunc_ln3_reg_3085_reg[1]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln3_reg_3085_reg[1]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln3_reg_3085_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln3_reg_3085_reg[31]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry_n_40,tmp_product__14_carry_n_41,tmp_product__14_carry_n_42,tmp_product__14_carry_n_43,tmp_product__14_carry_n_44,tmp_product__14_carry_n_45,tmp_product__14_carry_n_46,tmp_product__14_carry_n_47}),
        .DI({tmp_product__14_carry_i_1_n_40,tmp_product__14_carry_i_2_n_40,tmp_product__14_carry_i_3_n_40,tmp_product__14_carry_i_4_n_40,tmp_product__14_carry_i_5_n_40,tmp_product__14_carry_i_6_n_40,tmp_product__14_carry_i_7_n_40,grp_fu_730_p0[2]}),
        .O(sext_ln244_1_fu_884_p1[7:0]),
        .S({tmp_product__14_carry_i_9_n_40,tmp_product__14_carry_i_10_n_40,tmp_product__14_carry_i_11_n_40,tmp_product__14_carry_i_12_n_40,tmp_product__14_carry_i_13_n_40,tmp_product__14_carry_i_14_n_40,tmp_product__14_carry_i_15_n_40,tmp_product__14_carry_i_16_n_40}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__0
       (.CI(tmp_product__14_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__0_n_40,tmp_product__14_carry__0_n_41,tmp_product__14_carry__0_n_42,tmp_product__14_carry__0_n_43,tmp_product__14_carry__0_n_44,tmp_product__14_carry__0_n_45,tmp_product__14_carry__0_n_46,tmp_product__14_carry__0_n_47}),
        .DI({tmp_product__14_carry__0_i_1_n_40,tmp_product__14_carry__0_i_2_n_40,tmp_product__14_carry__0_i_3_n_40,tmp_product__14_carry__0_i_4_n_40,tmp_product__14_carry__0_i_5_n_40,tmp_product__14_carry__0_i_6_n_40,tmp_product__14_carry__0_i_7_n_40,tmp_product__14_carry__0_i_8_n_40}),
        .O(sext_ln244_1_fu_884_p1[15:8]),
        .S({tmp_product__14_carry__0_i_9_n_40,tmp_product__14_carry__0_i_10_n_40,tmp_product__14_carry__0_i_11_n_40,tmp_product__14_carry__0_i_12_n_40,tmp_product__14_carry__0_i_13_n_40,tmp_product__14_carry__0_i_14_n_40,tmp_product__14_carry__0_i_15_n_40,tmp_product__14_carry__0_i_16_n_40}));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_1
       (.I0(tmp_product_carry_0[12]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[12]),
        .I3(DOUTBDOUT[14]),
        .I4(tmp_product_carry_0[14]),
        .I5(tmp_product__14_carry__0_i_17_n_40),
        .O(tmp_product__14_carry__0_i_1_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_10
       (.I0(tmp_product__14_carry__0_i_2_n_40),
        .I1(tmp_product__14_carry__0_i_22_n_40),
        .I2(tmp_product__14_carry__0_i_17_n_40),
        .I3(tmp_product_carry_0[12]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[12]),
        .O(tmp_product__14_carry__0_i_10_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_11
       (.I0(tmp_product__14_carry__0_i_3_n_40),
        .I1(tmp_product__14_carry__0_i_18_n_40),
        .I2(tmp_product__14_carry__0_i_20_n_40),
        .I3(tmp_product_carry_0[11]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[11]),
        .O(tmp_product__14_carry__0_i_11_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_12
       (.I0(tmp_product__14_carry__0_i_4_n_40),
        .I1(tmp_product__14_carry__0_i_19_n_40),
        .I2(tmp_product__14_carry__0_i_22_n_40),
        .I3(tmp_product_carry_0[10]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[10]),
        .O(tmp_product__14_carry__0_i_12_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_13
       (.I0(tmp_product__14_carry__0_i_5_n_40),
        .I1(tmp_product__14_carry__0_i_23_n_40),
        .I2(tmp_product__14_carry__0_i_18_n_40),
        .I3(tmp_product_carry_0[9]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[9]),
        .O(tmp_product__14_carry__0_i_13_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_14
       (.I0(tmp_product__14_carry__0_i_6_n_40),
        .I1(tmp_product__14_carry__0_i_24_n_40),
        .I2(tmp_product__14_carry__0_i_19_n_40),
        .I3(tmp_product_carry_0[8]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[8]),
        .O(tmp_product__14_carry__0_i_14_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_15
       (.I0(tmp_product__14_carry__0_i_7_n_40),
        .I1(tmp_product__14_carry_i_21_n_40),
        .I2(tmp_product__14_carry__0_i_23_n_40),
        .I3(tmp_product_carry_0[7]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[7]),
        .O(tmp_product__14_carry__0_i_15_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_16
       (.I0(tmp_product__14_carry__0_i_8_n_40),
        .I1(tmp_product__14_carry_i_17_n_40),
        .I2(tmp_product__14_carry__0_i_24_n_40),
        .I3(tmp_product_carry_0[6]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[6]),
        .O(tmp_product__14_carry__0_i_16_n_40));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_17
       (.I0(tmp_product_carry_0[16]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[16]),
        .O(tmp_product__14_carry__0_i_17_n_40));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_18
       (.I0(tmp_product_carry_0[13]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[13]),
        .O(tmp_product__14_carry__0_i_18_n_40));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_19
       (.I0(tmp_product_carry_0[12]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[12]),
        .O(tmp_product__14_carry__0_i_19_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_2
       (.I0(tmp_product_carry_0[15]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[15]),
        .I3(DOUTBDOUT[11]),
        .I4(tmp_product_carry_0[11]),
        .I5(tmp_product__14_carry__0_i_18_n_40),
        .O(tmp_product__14_carry__0_i_2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_20
       (.I0(tmp_product_carry_0[15]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[15]),
        .O(tmp_product__14_carry__0_i_20_n_40));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_21
       (.I0(tmp_product_carry_0[17]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[17]),
        .O(tmp_product__14_carry__0_i_21_n_40));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_22
       (.I0(tmp_product_carry_0[14]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[14]),
        .O(tmp_product__14_carry__0_i_22_n_40));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_23
       (.I0(tmp_product_carry_0[11]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[11]),
        .O(tmp_product__14_carry__0_i_23_n_40));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_24
       (.I0(tmp_product_carry_0[10]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[10]),
        .O(tmp_product__14_carry__0_i_24_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_3
       (.I0(tmp_product_carry_0[14]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[14]),
        .I3(DOUTBDOUT[10]),
        .I4(tmp_product_carry_0[10]),
        .I5(tmp_product__14_carry__0_i_19_n_40),
        .O(tmp_product__14_carry__0_i_3_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_4
       (.I0(tmp_product_carry_0[9]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[9]),
        .I3(DOUTBDOUT[11]),
        .I4(tmp_product_carry_0[11]),
        .I5(tmp_product__14_carry__0_i_18_n_40),
        .O(tmp_product__14_carry__0_i_4_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_5
       (.I0(tmp_product_carry_0[8]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[8]),
        .I3(DOUTBDOUT[10]),
        .I4(tmp_product_carry_0[10]),
        .I5(tmp_product__14_carry__0_i_19_n_40),
        .O(tmp_product__14_carry__0_i_5_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_6
       (.I0(tmp_product_carry_0[11]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[11]),
        .I3(DOUTBDOUT[7]),
        .I4(tmp_product_carry_0[7]),
        .I5(tmp_product__14_carry_i_21_n_40),
        .O(tmp_product__14_carry__0_i_6_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_7
       (.I0(tmp_product_carry_0[10]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[10]),
        .I3(DOUTBDOUT[6]),
        .I4(tmp_product_carry_0[6]),
        .I5(tmp_product__14_carry_i_17_n_40),
        .O(tmp_product__14_carry__0_i_7_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_8
       (.I0(tmp_product_carry_0[5]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[5]),
        .I3(DOUTBDOUT[7]),
        .I4(tmp_product_carry_0[7]),
        .I5(tmp_product__14_carry_i_21_n_40),
        .O(tmp_product__14_carry__0_i_8_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_9
       (.I0(tmp_product__14_carry__0_i_1_n_40),
        .I1(tmp_product__14_carry__0_i_20_n_40),
        .I2(tmp_product__14_carry__0_i_21_n_40),
        .I3(tmp_product_carry_0[13]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[13]),
        .O(tmp_product__14_carry__0_i_9_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__1
       (.CI(tmp_product__14_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__1_n_40,tmp_product__14_carry__1_n_41,tmp_product__14_carry__1_n_42,tmp_product__14_carry__1_n_43,tmp_product__14_carry__1_n_44,tmp_product__14_carry__1_n_45,tmp_product__14_carry__1_n_46,tmp_product__14_carry__1_n_47}),
        .DI({tmp_product__14_carry__1_i_1_n_40,tmp_product__14_carry__1_i_2_n_40,tmp_product__14_carry__1_i_3_n_40,tmp_product__14_carry__1_i_4_n_40,tmp_product__14_carry__1_i_5_n_40,tmp_product__14_carry__1_i_6_n_40,tmp_product__14_carry__1_i_7_n_40,tmp_product__14_carry__1_i_8_n_40}),
        .O(sext_ln244_1_fu_884_p1[23:16]),
        .S({tmp_product__14_carry__1_i_9_n_40,tmp_product__14_carry__1_i_10_n_40,tmp_product__14_carry__1_i_11_n_40,tmp_product__14_carry__1_i_12_n_40,tmp_product__14_carry__1_i_13_n_40,tmp_product__14_carry__1_i_14_n_40,tmp_product__14_carry__1_i_15_n_40,tmp_product__14_carry__1_i_16_n_40}));
  LUT6 #(
    .INIT(64'hF5F5DD445050DD44)) 
    tmp_product__14_carry__1_i_1
       (.I0(tmp_product__14_carry__1_i_17_n_40),
        .I1(DOUTBDOUT[22]),
        .I2(tmp_product_carry_0[22]),
        .I3(DOUTBDOUT[24]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[24]),
        .O(tmp_product__14_carry__1_i_1_n_40));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    tmp_product__14_carry__1_i_10
       (.I0(tmp_product__14_carry__1_i_2_n_40),
        .I1(DOUTBDOUT[22]),
        .I2(Q[1]),
        .I3(tmp_product_carry_0[22]),
        .I4(tmp_product__14_carry__1_i_20_n_40),
        .I5(tmp_product__14_carry__1_i_17_n_40),
        .O(tmp_product__14_carry__1_i_10_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__1_i_11
       (.I0(tmp_product__14_carry__1_i_3_n_40),
        .I1(tmp_product__14_carry__1_i_18_n_40),
        .I2(DOUTBDOUT[23]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[23]),
        .I5(tmp_product__14_carry__1_i_21_n_40),
        .O(tmp_product__14_carry__1_i_11_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__1_i_12
       (.I0(tmp_product__14_carry__1_i_4_n_40),
        .I1(tmp_product__14_carry__1_i_17_n_40),
        .I2(DOUTBDOUT[22]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[22]),
        .I5(tmp_product__14_carry__1_i_22_n_40),
        .O(tmp_product__14_carry__1_i_12_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_13
       (.I0(tmp_product__14_carry__1_i_5_n_40),
        .I1(tmp_product__14_carry__1_i_21_n_40),
        .I2(tmp_product__14_carry__1_i_18_n_40),
        .I3(tmp_product_carry_0[17]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[17]),
        .O(tmp_product__14_carry__1_i_13_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_14
       (.I0(tmp_product__14_carry__1_i_6_n_40),
        .I1(tmp_product__14_carry__1_i_22_n_40),
        .I2(tmp_product__14_carry__1_i_17_n_40),
        .I3(tmp_product_carry_0[16]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[16]),
        .O(tmp_product__14_carry__1_i_14_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_15
       (.I0(tmp_product__14_carry__1_i_7_n_40),
        .I1(tmp_product__14_carry__0_i_21_n_40),
        .I2(tmp_product__14_carry__1_i_21_n_40),
        .I3(tmp_product_carry_0[15]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[15]),
        .O(tmp_product__14_carry__1_i_15_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_16
       (.I0(tmp_product__14_carry__1_i_8_n_40),
        .I1(tmp_product__14_carry__0_i_17_n_40),
        .I2(tmp_product__14_carry__1_i_22_n_40),
        .I3(tmp_product_carry_0[14]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[14]),
        .O(tmp_product__14_carry__1_i_16_n_40));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_17
       (.I0(tmp_product_carry_0[20]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[20]),
        .O(tmp_product__14_carry__1_i_17_n_40));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_18
       (.I0(tmp_product_carry_0[21]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[21]),
        .O(tmp_product__14_carry__1_i_18_n_40));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_19
       (.I0(tmp_product_carry_0[25]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[25]),
        .O(tmp_product__14_carry__1_i_19_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_2
       (.I0(tmp_product_carry_0[23]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[23]),
        .I3(DOUTBDOUT[19]),
        .I4(tmp_product_carry_0[19]),
        .I5(tmp_product__14_carry__1_i_18_n_40),
        .O(tmp_product__14_carry__1_i_2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_20
       (.I0(tmp_product_carry_0[24]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[24]),
        .O(tmp_product__14_carry__1_i_20_n_40));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_21
       (.I0(tmp_product_carry_0[19]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[19]),
        .O(tmp_product__14_carry__1_i_21_n_40));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_22
       (.I0(tmp_product_carry_0[18]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[18]),
        .O(tmp_product__14_carry__1_i_22_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_3
       (.I0(tmp_product_carry_0[22]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[22]),
        .I3(DOUTBDOUT[18]),
        .I4(tmp_product_carry_0[18]),
        .I5(tmp_product__14_carry__1_i_17_n_40),
        .O(tmp_product__14_carry__1_i_3_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_4
       (.I0(tmp_product_carry_0[17]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[17]),
        .I3(DOUTBDOUT[19]),
        .I4(tmp_product_carry_0[19]),
        .I5(tmp_product__14_carry__1_i_18_n_40),
        .O(tmp_product__14_carry__1_i_4_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_5
       (.I0(tmp_product_carry_0[16]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[16]),
        .I3(DOUTBDOUT[18]),
        .I4(tmp_product_carry_0[18]),
        .I5(tmp_product__14_carry__1_i_17_n_40),
        .O(tmp_product__14_carry__1_i_5_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_6
       (.I0(tmp_product_carry_0[19]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[19]),
        .I3(DOUTBDOUT[15]),
        .I4(tmp_product_carry_0[15]),
        .I5(tmp_product__14_carry__0_i_21_n_40),
        .O(tmp_product__14_carry__1_i_6_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_7
       (.I0(tmp_product_carry_0[18]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[18]),
        .I3(DOUTBDOUT[14]),
        .I4(tmp_product_carry_0[14]),
        .I5(tmp_product__14_carry__0_i_17_n_40),
        .O(tmp_product__14_carry__1_i_7_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_8
       (.I0(tmp_product_carry_0[13]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[13]),
        .I3(DOUTBDOUT[15]),
        .I4(tmp_product_carry_0[15]),
        .I5(tmp_product__14_carry__0_i_21_n_40),
        .O(tmp_product__14_carry__1_i_8_n_40));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    tmp_product__14_carry__1_i_9
       (.I0(tmp_product__14_carry__1_i_1_n_40),
        .I1(DOUTBDOUT[23]),
        .I2(Q[1]),
        .I3(tmp_product_carry_0[23]),
        .I4(tmp_product__14_carry__1_i_19_n_40),
        .I5(tmp_product__14_carry__1_i_18_n_40),
        .O(tmp_product__14_carry__1_i_9_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__2
       (.CI(tmp_product__14_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__2_n_40,tmp_product__14_carry__2_n_41,tmp_product__14_carry__2_n_42,tmp_product__14_carry__2_n_43,tmp_product__14_carry__2_n_44,tmp_product__14_carry__2_n_45,tmp_product__14_carry__2_n_46,tmp_product__14_carry__2_n_47}),
        .DI({tmp_product__14_carry__2_i_1_n_40,tmp_product__14_carry__2_i_2_n_40,tmp_product__14_carry__2_i_3_n_40,tmp_product__14_carry__2_i_4_n_40,tmp_product__14_carry__2_i_5_n_40,tmp_product__14_carry__2_i_6_n_40,tmp_product__14_carry__2_i_7_n_40,tmp_product__14_carry__2_i_8_n_40}),
        .O(sext_ln244_1_fu_884_p1[31:24]),
        .S({tmp_product__14_carry__2_i_9_n_40,tmp_product__14_carry__2_i_10_n_40,tmp_product__14_carry__2_i_11_n_40,tmp_product__14_carry__2_i_12_n_40,tmp_product__14_carry__2_i_13_n_40,tmp_product__14_carry__2_i_14_n_40,tmp_product__14_carry__2_i_15_n_40,tmp_product__14_carry__2_i_16_n_40}));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    tmp_product__14_carry__2_i_1
       (.I0(tmp_product__8_carry_n_55),
        .I1(tmp_product__14_carry__2_i_17_n_40),
        .I2(tmp_product_carry_n_52),
        .I3(O[0]),
        .I4(CO),
        .I5(\tqmf_load_2_reg_3015_reg[29] [1]),
        .O(tmp_product__14_carry__2_i_1_n_40));
  LUT5 #(
    .INIT(32'hC96C93C9)) 
    tmp_product__14_carry__2_i_10
       (.I0(tmp_product__14_carry__2_i_21_n_40),
        .I1(tmp_product__14_carry__2_i_22_n_40),
        .I2(tmp_product__8_carry_n_55),
        .I3(tmp_product__14_carry__2_i_17_n_40),
        .I4(tmp_product_carry_n_52),
        .O(tmp_product__14_carry__2_i_10_n_40));
  LUT5 #(
    .INIT(32'h69969669)) 
    tmp_product__14_carry__2_i_11
       (.I0(tmp_product__14_carry__2_i_3_n_40),
        .I1(tmp_product__8_carry_n_55),
        .I2(tmp_product_carry_n_52),
        .I3(tmp_product__14_carry__2_i_17_n_40),
        .I4(tmp_product__14_carry__2_i_21_n_40),
        .O(tmp_product__14_carry__2_i_11_n_40));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    tmp_product__14_carry__2_i_12
       (.I0(tmp_product__14_carry__2_i_4_n_40),
        .I1(tmp_product__14_carry__2_i_19_n_40),
        .I2(tmp_product_carry_n_53),
        .I3(\tqmf_load_2_reg_3015_reg[29] [1]),
        .I4(tmp_product_carry_n_54),
        .I5(tmp_product__14_carry__2_i_17_n_40),
        .O(tmp_product__14_carry__2_i_12_n_40));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    tmp_product__14_carry__2_i_13
       (.I0(tmp_product_carry_n_54),
        .I1(tmp_product__14_carry__2_i_17_n_40),
        .I2(tmp_product__14_carry__1_i_19_n_40),
        .I3(tmp_product__14_carry__2_i_19_n_40),
        .I4(tmp_product_carry_n_55),
        .I5(tmp_product__14_carry__1_i_20_n_40),
        .O(tmp_product__14_carry__2_i_13_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__2_i_14
       (.I0(tmp_product__14_carry__2_i_6_n_40),
        .I1(tmp_product_carry_n_55),
        .I2(tmp_product__14_carry__2_i_19_n_40),
        .I3(tmp_product_carry_0[24]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[24]),
        .O(tmp_product__14_carry__2_i_14_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__2_i_15
       (.I0(tmp_product__14_carry__2_i_7_n_40),
        .I1(tmp_product__14_carry__2_i_17_n_40),
        .I2(DOUTBDOUT[23]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[23]),
        .I5(tmp_product__14_carry__1_i_19_n_40),
        .O(tmp_product__14_carry__2_i_15_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__2_i_16
       (.I0(tmp_product__14_carry__2_i_8_n_40),
        .I1(tmp_product__14_carry__2_i_19_n_40),
        .I2(DOUTBDOUT[22]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[22]),
        .I5(tmp_product__14_carry__1_i_20_n_40),
        .O(tmp_product__14_carry__2_i_16_n_40));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_17
       (.I0(tmp_product_carry_0[27]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[27]),
        .O(tmp_product__14_carry__2_i_17_n_40));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_18
       (.I0(tmp_product_carry_0[28]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[28]),
        .O(\tqmf_load_2_reg_3015_reg[29] [1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_19
       (.I0(tmp_product_carry_0[26]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[26]),
        .O(tmp_product__14_carry__2_i_19_n_40));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    tmp_product__14_carry__2_i_2
       (.I0(\tqmf_load_2_reg_3015_reg[29] [1]),
        .I1(tmp_product__14_carry__2_i_19_n_40),
        .I2(tmp_product_carry_n_53),
        .I3(tmp_product__8_carry_n_55),
        .I4(tmp_product_carry_n_52),
        .I5(tmp_product__14_carry__2_i_17_n_40),
        .O(tmp_product__14_carry__2_i_2_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_20
       (.I0(tmp_product_carry_0[29]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[29]),
        .O(\tqmf_load_2_reg_3015_reg[29] [2]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry__2_i_21
       (.I0(tmp_product_carry_n_53),
        .I1(DOUTBDOUT[26]),
        .I2(tmp_product_carry_0[26]),
        .I3(DOUTBDOUT[28]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[28]),
        .O(tmp_product__14_carry__2_i_21_n_40));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    tmp_product__14_carry__2_i_22
       (.I0(DOUTBDOUT[28]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[28]),
        .I3(CO),
        .I4(O[0]),
        .O(tmp_product__14_carry__2_i_22_n_40));
  LUT5 #(
    .INIT(32'h0EE0E00E)) 
    tmp_product__14_carry__2_i_3
       (.I0(tmp_product__14_carry__2_i_17_n_40),
        .I1(tmp_product_carry_n_54),
        .I2(\tqmf_load_2_reg_3015_reg[29] [1]),
        .I3(tmp_product_carry_n_53),
        .I4(tmp_product__14_carry__2_i_19_n_40),
        .O(tmp_product__14_carry__2_i_3_n_40));
  LUT6 #(
    .INIT(64'h3055300003000355)) 
    tmp_product__14_carry__2_i_4
       (.I0(DOUTBDOUT[25]),
        .I1(tmp_product_carry_0[25]),
        .I2(tmp_product_carry_0[27]),
        .I3(Q[1]),
        .I4(DOUTBDOUT[27]),
        .I5(tmp_product_carry_n_54),
        .O(tmp_product__14_carry__2_i_4_n_40));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    tmp_product__14_carry__2_i_5
       (.I0(DOUTBDOUT[25]),
        .I1(tmp_product_carry_0[25]),
        .I2(tmp_product_carry_0[27]),
        .I3(Q[1]),
        .I4(DOUTBDOUT[27]),
        .I5(tmp_product_carry_n_54),
        .O(tmp_product__14_carry__2_i_5_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__2_i_6
       (.I0(tmp_product_carry_0[27]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[27]),
        .I3(DOUTBDOUT[23]),
        .I4(tmp_product_carry_0[23]),
        .I5(tmp_product__14_carry__1_i_19_n_40),
        .O(tmp_product__14_carry__2_i_6_n_40));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry__2_i_7
       (.I0(tmp_product__14_carry__2_i_19_n_40),
        .I1(DOUTBDOUT[22]),
        .I2(tmp_product_carry_0[22]),
        .I3(DOUTBDOUT[24]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[24]),
        .O(tmp_product__14_carry__2_i_7_n_40));
  LUT6 #(
    .INIT(64'hF5F5DD445050DD44)) 
    tmp_product__14_carry__2_i_8
       (.I0(tmp_product__14_carry__1_i_18_n_40),
        .I1(DOUTBDOUT[23]),
        .I2(tmp_product_carry_0[23]),
        .I3(DOUTBDOUT[25]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[25]),
        .O(tmp_product__14_carry__2_i_8_n_40));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__14_carry__2_i_9
       (.I0(tmp_product__14_carry__2_i_1_n_40),
        .I1(O[1]),
        .I2(\tqmf_load_2_reg_3015_reg[29] [2]),
        .I3(\tqmf_load_2_reg_3015_reg[29] [1]),
        .I4(O[0]),
        .I5(CO),
        .O(tmp_product__14_carry__2_i_9_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__3
       (.CI(tmp_product__14_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product__14_carry__3_CO_UNCONNECTED[7:2],tmp_product__14_carry__3_n_46,tmp_product__14_carry__3_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({NLW_tmp_product__14_carry__3_O_UNCONNECTED[7:3],sext_ln244_1_fu_884_p1[34:32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry_i_1
       (.I0(tmp_product_carry_0[4]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[4]),
        .I3(DOUTBDOUT[6]),
        .I4(tmp_product_carry_0[6]),
        .I5(tmp_product__14_carry_i_17_n_40),
        .O(tmp_product__14_carry_i_1_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_10
       (.I0(tmp_product__14_carry_i_2_n_40),
        .I1(tmp_product__14_carry_i_19_n_40),
        .I2(tmp_product__14_carry_i_17_n_40),
        .I3(tmp_product_carry_0[4]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[4]),
        .O(tmp_product__14_carry_i_10_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry_i_11
       (.I0(tmp_product__14_carry_i_3_n_40),
        .I1(tmp_product__14_carry_i_18_n_40),
        .I2(DOUTBDOUT[3]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[3]),
        .I5(tmp_product__14_carry_i_20_n_40),
        .O(tmp_product__14_carry_i_11_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry_i_12
       (.I0(tmp_product__14_carry_i_4_n_40),
        .I1(tmp_product__14_carry_i_19_n_40),
        .I2(DOUTBDOUT[2]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[2]),
        .I5(tmp_product__14_carry_i_22_n_40),
        .O(tmp_product__14_carry_i_12_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_13
       (.I0(tmp_product__14_carry_i_5_n_40),
        .I1(grp_fu_730_p0[3]),
        .I2(tmp_product__14_carry_i_20_n_40),
        .I3(tmp_product_carry_0[1]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[1]),
        .O(tmp_product__14_carry_i_13_n_40));
  LUT6 #(
    .INIT(64'hB8748B47478B74B8)) 
    tmp_product__14_carry_i_14
       (.I0(tmp_product_carry_0[4]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[4]),
        .I3(tmp_product_carry_0[2]),
        .I4(DOUTBDOUT[2]),
        .I5(\tqmf_load_2_reg_3015_reg[29] [0]),
        .O(tmp_product__14_carry_i_14_n_40));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    tmp_product__14_carry_i_15
       (.I0(DOUTBDOUT[3]),
        .I1(tmp_product_carry_0[3]),
        .I2(DOUTBDOUT[1]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[1]),
        .O(tmp_product__14_carry_i_15_n_40));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    tmp_product__14_carry_i_16
       (.I0(DOUTBDOUT[2]),
        .I1(tmp_product_carry_0[2]),
        .I2(DOUTBDOUT[0]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[0]),
        .O(tmp_product__14_carry_i_16_n_40));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_17
       (.I0(tmp_product_carry_0[8]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[8]),
        .O(tmp_product__14_carry_i_17_n_40));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_18
       (.I0(tmp_product_carry_0[7]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[7]),
        .O(tmp_product__14_carry_i_18_n_40));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_19
       (.I0(tmp_product_carry_0[6]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[6]),
        .O(tmp_product__14_carry_i_19_n_40));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry_i_2
       (.I0(tmp_product__14_carry_i_18_n_40),
        .I1(DOUTBDOUT[3]),
        .I2(tmp_product_carry_0[3]),
        .I3(DOUTBDOUT[5]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[5]),
        .O(tmp_product__14_carry_i_2_n_40));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_20
       (.I0(tmp_product_carry_0[5]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[5]),
        .O(tmp_product__14_carry_i_20_n_40));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_21
       (.I0(tmp_product_carry_0[9]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[9]),
        .O(tmp_product__14_carry_i_21_n_40));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_22
       (.I0(tmp_product_carry_0[4]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[4]),
        .O(tmp_product__14_carry_i_22_n_40));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_23
       (.I0(tmp_product_carry_0[3]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[3]),
        .O(grp_fu_730_p0[3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_24
       (.I0(tmp_product_carry_0[0]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[0]),
        .O(\tqmf_load_2_reg_3015_reg[29] [0]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry_i_3
       (.I0(tmp_product__14_carry_i_19_n_40),
        .I1(DOUTBDOUT[2]),
        .I2(tmp_product_carry_0[2]),
        .I3(DOUTBDOUT[4]),
        .I4(Q[1]),
        .I5(tmp_product_carry_0[4]),
        .O(tmp_product__14_carry_i_3_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry_i_4
       (.I0(tmp_product_carry_0[1]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[1]),
        .I3(DOUTBDOUT[3]),
        .I4(tmp_product_carry_0[3]),
        .I5(tmp_product__14_carry_i_20_n_40),
        .O(tmp_product__14_carry_i_4_n_40));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    tmp_product__14_carry_i_5
       (.I0(DOUTBDOUT[2]),
        .I1(tmp_product_carry_0[2]),
        .I2(DOUTBDOUT[4]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[4]),
        .O(tmp_product__14_carry_i_5_n_40));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    tmp_product__14_carry_i_6
       (.I0(DOUTBDOUT[2]),
        .I1(tmp_product_carry_0[2]),
        .I2(DOUTBDOUT[4]),
        .I3(Q[1]),
        .I4(tmp_product_carry_0[4]),
        .O(tmp_product__14_carry_i_6_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_7
       (.I0(tmp_product_carry_0[3]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[3]),
        .O(tmp_product__14_carry_i_7_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_8
       (.I0(tmp_product_carry_0[2]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[2]),
        .O(grp_fu_730_p0[2]));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_9
       (.I0(tmp_product__14_carry_i_1_n_40),
        .I1(tmp_product__14_carry_i_18_n_40),
        .I2(tmp_product__14_carry_i_21_n_40),
        .I3(tmp_product_carry_0[5]),
        .I4(Q[1]),
        .I5(DOUTBDOUT[5]),
        .O(tmp_product__14_carry_i_9_n_40));
  CARRY8 tmp_product__8_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product__8_carry_CO_UNCONNECTED[7:4],\tqmf_load_2_reg_3015_reg[30] ,NLW_tmp_product__8_carry_CO_UNCONNECTED[2],tmp_product__8_carry_n_46,tmp_product__8_carry_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__8_carry_i_1_n_40,1'b0}),
        .O({NLW_tmp_product__8_carry_O_UNCONNECTED[7:3],O,tmp_product__8_carry_n_55}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,tmp_product__8_carry_i_2_n_40,tmp_product__8_carry_i_3_n_40,tmp_product__8_carry_i_4_n_40}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__8_carry_i_1
       (.I0(tmp_product_carry_0[30]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[30]),
        .O(tmp_product__8_carry_i_1_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product__8_carry_i_2
       (.I0(DOUTBDOUT[31]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[31]),
        .O(tmp_product__8_carry_i_2_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product__8_carry_i_3
       (.I0(DOUTBDOUT[30]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[30]),
        .O(tmp_product__8_carry_i_3_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__8_carry_i_4
       (.I0(tmp_product_carry_0[29]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[29]),
        .O(tmp_product__8_carry_i_4_n_40));
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry_CO_UNCONNECTED[7:5],CO,NLW_tmp_product_carry_CO_UNCONNECTED[3],tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry_i_1_n_40,tmp_product_carry_i_2_n_40,1'b0}),
        .O({NLW_tmp_product_carry_O_UNCONNECTED[7:4],tmp_product_carry_n_52,tmp_product_carry_n_53,tmp_product_carry_n_54,tmp_product_carry_n_55}),
        .S({1'b0,1'b0,1'b0,1'b1,tmp_product_carry_i_3_n_40,tmp_product_carry_i_4_n_40,tmp_product_carry_i_5_n_40,tmp_product_carry_i_6_n_40}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_1
       (.I0(tmp_product_carry_0[30]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[30]),
        .O(tmp_product_carry_i_1_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_2
       (.I0(tmp_product_carry_0[29]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[29]),
        .O(tmp_product_carry_i_2_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_3
       (.I0(DOUTBDOUT[31]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[31]),
        .O(tmp_product_carry_i_3_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_4
       (.I0(DOUTBDOUT[30]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[30]),
        .O(tmp_product_carry_i_4_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_5
       (.I0(DOUTBDOUT[29]),
        .I1(Q[1]),
        .I2(tmp_product_carry_0[29]),
        .O(tmp_product_carry_i_5_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_6
       (.I0(tmp_product_carry_0[28]),
        .I1(Q[1]),
        .I2(DOUTBDOUT[28]),
        .O(tmp_product_carry_i_6_n_40));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_10 
       (.I0(sext_ln244_1_fu_884_p1[4]),
        .I1(xb_4_fu_1191_p2[5]),
        .I2(\trunc_ln2_reg_3080_reg[31] [5]),
        .O(\trunc_ln2_reg_3080[0]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_11 
       (.I0(xb_4_fu_1191_p2[11]),
        .I1(\trunc_ln2_reg_3080_reg[31] [11]),
        .I2(sext_ln244_1_fu_884_p1[10]),
        .I3(\trunc_ln2_reg_3080_reg[31] [12]),
        .I4(xb_4_fu_1191_p2[12]),
        .I5(sext_ln244_1_fu_884_p1[11]),
        .O(\trunc_ln2_reg_3080[0]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_12 
       (.I0(xb_4_fu_1191_p2[10]),
        .I1(\trunc_ln2_reg_3080_reg[31] [10]),
        .I2(sext_ln244_1_fu_884_p1[9]),
        .I3(\trunc_ln2_reg_3080_reg[31] [11]),
        .I4(xb_4_fu_1191_p2[11]),
        .I5(sext_ln244_1_fu_884_p1[10]),
        .O(\trunc_ln2_reg_3080[0]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_13 
       (.I0(xb_4_fu_1191_p2[9]),
        .I1(\trunc_ln2_reg_3080_reg[31] [9]),
        .I2(sext_ln244_1_fu_884_p1[8]),
        .I3(\trunc_ln2_reg_3080_reg[31] [10]),
        .I4(xb_4_fu_1191_p2[10]),
        .I5(sext_ln244_1_fu_884_p1[9]),
        .O(\trunc_ln2_reg_3080[0]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_14 
       (.I0(xb_4_fu_1191_p2[8]),
        .I1(\trunc_ln2_reg_3080_reg[31] [8]),
        .I2(sext_ln244_1_fu_884_p1[7]),
        .I3(\trunc_ln2_reg_3080_reg[31] [9]),
        .I4(xb_4_fu_1191_p2[9]),
        .I5(sext_ln244_1_fu_884_p1[8]),
        .O(\trunc_ln2_reg_3080[0]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_15 
       (.I0(xb_4_fu_1191_p2[7]),
        .I1(\trunc_ln2_reg_3080_reg[31] [7]),
        .I2(sext_ln244_1_fu_884_p1[6]),
        .I3(\trunc_ln2_reg_3080_reg[31] [8]),
        .I4(xb_4_fu_1191_p2[8]),
        .I5(sext_ln244_1_fu_884_p1[7]),
        .O(\trunc_ln2_reg_3080[0]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_16 
       (.I0(xb_4_fu_1191_p2[6]),
        .I1(\trunc_ln2_reg_3080_reg[31] [6]),
        .I2(sext_ln244_1_fu_884_p1[5]),
        .I3(\trunc_ln2_reg_3080_reg[31] [7]),
        .I4(xb_4_fu_1191_p2[7]),
        .I5(sext_ln244_1_fu_884_p1[6]),
        .O(\trunc_ln2_reg_3080[0]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_17 
       (.I0(xb_4_fu_1191_p2[5]),
        .I1(\trunc_ln2_reg_3080_reg[31] [5]),
        .I2(sext_ln244_1_fu_884_p1[4]),
        .I3(\trunc_ln2_reg_3080_reg[31] [6]),
        .I4(xb_4_fu_1191_p2[6]),
        .I5(sext_ln244_1_fu_884_p1[5]),
        .O(\trunc_ln2_reg_3080[0]_i_17_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_18 
       (.I0(xb_4_fu_1191_p2[4]),
        .I1(\trunc_ln2_reg_3080_reg[31] [4]),
        .I2(sext_ln244_1_fu_884_p1[3]),
        .I3(\trunc_ln2_reg_3080_reg[31] [5]),
        .I4(xb_4_fu_1191_p2[5]),
        .I5(sext_ln244_1_fu_884_p1[4]),
        .O(\trunc_ln2_reg_3080[0]_i_18_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_19 
       (.I0(sext_ln244_1_fu_884_p1[3]),
        .I1(xb_4_fu_1191_p2[4]),
        .I2(\trunc_ln2_reg_3080_reg[31] [4]),
        .O(\trunc_ln2_reg_3080[0]_i_19_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_20 
       (.I0(sext_ln244_1_fu_884_p1[2]),
        .I1(xb_4_fu_1191_p2[3]),
        .I2(\trunc_ln2_reg_3080_reg[31] [3]),
        .O(\trunc_ln2_reg_3080[0]_i_20_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_21 
       (.I0(sext_ln244_1_fu_884_p1[1]),
        .I1(xb_4_fu_1191_p2[2]),
        .I2(\trunc_ln2_reg_3080_reg[31] [2]),
        .O(\trunc_ln2_reg_3080[0]_i_21_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_22 
       (.I0(sext_ln244_1_fu_884_p1[0]),
        .I1(xb_4_fu_1191_p2[1]),
        .I2(\trunc_ln2_reg_3080_reg[31] [1]),
        .O(\trunc_ln2_reg_3080[0]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_26 
       (.I0(xb_4_fu_1191_p2[3]),
        .I1(\trunc_ln2_reg_3080_reg[31] [3]),
        .I2(sext_ln244_1_fu_884_p1[2]),
        .I3(\trunc_ln2_reg_3080_reg[31] [4]),
        .I4(xb_4_fu_1191_p2[4]),
        .I5(sext_ln244_1_fu_884_p1[3]),
        .O(\trunc_ln2_reg_3080[0]_i_26_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_27 
       (.I0(xb_4_fu_1191_p2[2]),
        .I1(\trunc_ln2_reg_3080_reg[31] [2]),
        .I2(sext_ln244_1_fu_884_p1[1]),
        .I3(\trunc_ln2_reg_3080_reg[31] [3]),
        .I4(xb_4_fu_1191_p2[3]),
        .I5(sext_ln244_1_fu_884_p1[2]),
        .O(\trunc_ln2_reg_3080[0]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_28 
       (.I0(xb_4_fu_1191_p2[1]),
        .I1(\trunc_ln2_reg_3080_reg[31] [1]),
        .I2(sext_ln244_1_fu_884_p1[0]),
        .I3(\trunc_ln2_reg_3080_reg[31] [2]),
        .I4(xb_4_fu_1191_p2[2]),
        .I5(sext_ln244_1_fu_884_p1[1]),
        .O(\trunc_ln2_reg_3080[0]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[0]_i_29 
       (.I0(\trunc_ln3_reg_3085_reg[1]_i_2_0 ),
        .I1(xb_4_fu_1191_p2[0]),
        .I2(\trunc_ln2_reg_3080_reg[31] [0]),
        .I3(\trunc_ln2_reg_3080_reg[31] [1]),
        .I4(xb_4_fu_1191_p2[1]),
        .I5(sext_ln244_1_fu_884_p1[0]),
        .O(\trunc_ln2_reg_3080[0]_i_29_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_3 
       (.I0(sext_ln244_1_fu_884_p1[11]),
        .I1(xb_4_fu_1191_p2[12]),
        .I2(\trunc_ln2_reg_3080_reg[31] [12]),
        .O(\trunc_ln2_reg_3080[0]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_4 
       (.I0(sext_ln244_1_fu_884_p1[10]),
        .I1(xb_4_fu_1191_p2[11]),
        .I2(\trunc_ln2_reg_3080_reg[31] [11]),
        .O(\trunc_ln2_reg_3080[0]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_5 
       (.I0(sext_ln244_1_fu_884_p1[9]),
        .I1(xb_4_fu_1191_p2[10]),
        .I2(\trunc_ln2_reg_3080_reg[31] [10]),
        .O(\trunc_ln2_reg_3080[0]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_6 
       (.I0(sext_ln244_1_fu_884_p1[8]),
        .I1(xb_4_fu_1191_p2[9]),
        .I2(\trunc_ln2_reg_3080_reg[31] [9]),
        .O(\trunc_ln2_reg_3080[0]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_7 
       (.I0(sext_ln244_1_fu_884_p1[7]),
        .I1(xb_4_fu_1191_p2[8]),
        .I2(\trunc_ln2_reg_3080_reg[31] [8]),
        .O(\trunc_ln2_reg_3080[0]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_8 
       (.I0(sext_ln244_1_fu_884_p1[6]),
        .I1(xb_4_fu_1191_p2[7]),
        .I2(\trunc_ln2_reg_3080_reg[31] [7]),
        .O(\trunc_ln2_reg_3080[0]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[0]_i_9 
       (.I0(sext_ln244_1_fu_884_p1[5]),
        .I1(xb_4_fu_1191_p2[6]),
        .I2(\trunc_ln2_reg_3080_reg[31] [6]),
        .O(\trunc_ln2_reg_3080[0]_i_9_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_10 
       (.I0(xb_4_fu_1191_p2[27]),
        .I1(\trunc_ln2_reg_3080_reg[31] [27]),
        .I2(sext_ln244_1_fu_884_p1[26]),
        .I3(\trunc_ln2_reg_3080_reg[31] [28]),
        .I4(xb_4_fu_1191_p2[28]),
        .I5(sext_ln244_1_fu_884_p1[27]),
        .O(\trunc_ln2_reg_3080[16]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_11 
       (.I0(xb_4_fu_1191_p2[26]),
        .I1(\trunc_ln2_reg_3080_reg[31] [26]),
        .I2(sext_ln244_1_fu_884_p1[25]),
        .I3(\trunc_ln2_reg_3080_reg[31] [27]),
        .I4(xb_4_fu_1191_p2[27]),
        .I5(sext_ln244_1_fu_884_p1[26]),
        .O(\trunc_ln2_reg_3080[16]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_12 
       (.I0(xb_4_fu_1191_p2[25]),
        .I1(\trunc_ln2_reg_3080_reg[31] [25]),
        .I2(sext_ln244_1_fu_884_p1[24]),
        .I3(\trunc_ln2_reg_3080_reg[31] [26]),
        .I4(xb_4_fu_1191_p2[26]),
        .I5(sext_ln244_1_fu_884_p1[25]),
        .O(\trunc_ln2_reg_3080[16]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_13 
       (.I0(xb_4_fu_1191_p2[24]),
        .I1(\trunc_ln2_reg_3080_reg[31] [24]),
        .I2(sext_ln244_1_fu_884_p1[23]),
        .I3(\trunc_ln2_reg_3080_reg[31] [25]),
        .I4(xb_4_fu_1191_p2[25]),
        .I5(sext_ln244_1_fu_884_p1[24]),
        .O(\trunc_ln2_reg_3080[16]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_14 
       (.I0(xb_4_fu_1191_p2[23]),
        .I1(\trunc_ln2_reg_3080_reg[31] [23]),
        .I2(sext_ln244_1_fu_884_p1[22]),
        .I3(\trunc_ln2_reg_3080_reg[31] [24]),
        .I4(xb_4_fu_1191_p2[24]),
        .I5(sext_ln244_1_fu_884_p1[23]),
        .O(\trunc_ln2_reg_3080[16]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_15 
       (.I0(xb_4_fu_1191_p2[22]),
        .I1(\trunc_ln2_reg_3080_reg[31] [22]),
        .I2(sext_ln244_1_fu_884_p1[21]),
        .I3(\trunc_ln2_reg_3080_reg[31] [23]),
        .I4(xb_4_fu_1191_p2[23]),
        .I5(sext_ln244_1_fu_884_p1[22]),
        .O(\trunc_ln2_reg_3080[16]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_16 
       (.I0(xb_4_fu_1191_p2[21]),
        .I1(\trunc_ln2_reg_3080_reg[31] [21]),
        .I2(sext_ln244_1_fu_884_p1[20]),
        .I3(\trunc_ln2_reg_3080_reg[31] [22]),
        .I4(xb_4_fu_1191_p2[22]),
        .I5(sext_ln244_1_fu_884_p1[21]),
        .O(\trunc_ln2_reg_3080[16]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[16]_i_17 
       (.I0(xb_4_fu_1191_p2[20]),
        .I1(\trunc_ln2_reg_3080_reg[31] [20]),
        .I2(sext_ln244_1_fu_884_p1[19]),
        .I3(\trunc_ln2_reg_3080_reg[31] [21]),
        .I4(xb_4_fu_1191_p2[21]),
        .I5(sext_ln244_1_fu_884_p1[20]),
        .O(\trunc_ln2_reg_3080[16]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_2 
       (.I0(sext_ln244_1_fu_884_p1[27]),
        .I1(xb_4_fu_1191_p2[28]),
        .I2(\trunc_ln2_reg_3080_reg[31] [28]),
        .O(\trunc_ln2_reg_3080[16]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_3 
       (.I0(sext_ln244_1_fu_884_p1[26]),
        .I1(xb_4_fu_1191_p2[27]),
        .I2(\trunc_ln2_reg_3080_reg[31] [27]),
        .O(\trunc_ln2_reg_3080[16]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_4 
       (.I0(sext_ln244_1_fu_884_p1[25]),
        .I1(xb_4_fu_1191_p2[26]),
        .I2(\trunc_ln2_reg_3080_reg[31] [26]),
        .O(\trunc_ln2_reg_3080[16]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_5 
       (.I0(sext_ln244_1_fu_884_p1[24]),
        .I1(xb_4_fu_1191_p2[25]),
        .I2(\trunc_ln2_reg_3080_reg[31] [25]),
        .O(\trunc_ln2_reg_3080[16]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_6 
       (.I0(sext_ln244_1_fu_884_p1[23]),
        .I1(xb_4_fu_1191_p2[24]),
        .I2(\trunc_ln2_reg_3080_reg[31] [24]),
        .O(\trunc_ln2_reg_3080[16]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_7 
       (.I0(sext_ln244_1_fu_884_p1[22]),
        .I1(xb_4_fu_1191_p2[23]),
        .I2(\trunc_ln2_reg_3080_reg[31] [23]),
        .O(\trunc_ln2_reg_3080[16]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_8 
       (.I0(sext_ln244_1_fu_884_p1[21]),
        .I1(xb_4_fu_1191_p2[22]),
        .I2(\trunc_ln2_reg_3080_reg[31] [22]),
        .O(\trunc_ln2_reg_3080[16]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[16]_i_9 
       (.I0(sext_ln244_1_fu_884_p1[20]),
        .I1(xb_4_fu_1191_p2[21]),
        .I2(\trunc_ln2_reg_3080_reg[31] [21]),
        .O(\trunc_ln2_reg_3080[16]_i_9_n_40 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \trunc_ln2_reg_3080[24]_i_10 
       (.I0(\trunc_ln2_reg_3080_reg[31] [35]),
        .I1(sext_ln244_1_fu_884_p1[34]),
        .I2(xb_4_fu_1191_p2[36]),
        .I3(\trunc_ln2_reg_3080_reg[31] [36]),
        .I4(\trunc_ln2_reg_3080[24]_i_2_n_40 ),
        .O(\trunc_ln2_reg_3080[24]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \trunc_ln2_reg_3080[24]_i_11 
       (.I0(xb_4_fu_1191_p2[35]),
        .I1(\trunc_ln2_reg_3080_reg[31] [35]),
        .I2(sext_ln244_1_fu_884_p1[34]),
        .I3(xb_4_fu_1191_p2[34]),
        .I4(\trunc_ln2_reg_3080_reg[31] [34]),
        .I5(sext_ln244_1_fu_884_p1[33]),
        .O(\trunc_ln2_reg_3080[24]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_12 
       (.I0(xb_4_fu_1191_p2[33]),
        .I1(\trunc_ln2_reg_3080_reg[31] [33]),
        .I2(sext_ln244_1_fu_884_p1[32]),
        .I3(\trunc_ln2_reg_3080_reg[31] [34]),
        .I4(xb_4_fu_1191_p2[34]),
        .I5(sext_ln244_1_fu_884_p1[33]),
        .O(\trunc_ln2_reg_3080[24]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_13 
       (.I0(xb_4_fu_1191_p2[32]),
        .I1(\trunc_ln2_reg_3080_reg[31] [32]),
        .I2(sext_ln244_1_fu_884_p1[31]),
        .I3(\trunc_ln2_reg_3080_reg[31] [33]),
        .I4(xb_4_fu_1191_p2[33]),
        .I5(sext_ln244_1_fu_884_p1[32]),
        .O(\trunc_ln2_reg_3080[24]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_14 
       (.I0(xb_4_fu_1191_p2[31]),
        .I1(\trunc_ln2_reg_3080_reg[31] [31]),
        .I2(sext_ln244_1_fu_884_p1[30]),
        .I3(\trunc_ln2_reg_3080_reg[31] [32]),
        .I4(xb_4_fu_1191_p2[32]),
        .I5(sext_ln244_1_fu_884_p1[31]),
        .O(\trunc_ln2_reg_3080[24]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_15 
       (.I0(xb_4_fu_1191_p2[30]),
        .I1(\trunc_ln2_reg_3080_reg[31] [30]),
        .I2(sext_ln244_1_fu_884_p1[29]),
        .I3(\trunc_ln2_reg_3080_reg[31] [31]),
        .I4(xb_4_fu_1191_p2[31]),
        .I5(sext_ln244_1_fu_884_p1[30]),
        .O(\trunc_ln2_reg_3080[24]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_16 
       (.I0(xb_4_fu_1191_p2[29]),
        .I1(\trunc_ln2_reg_3080_reg[31] [29]),
        .I2(sext_ln244_1_fu_884_p1[28]),
        .I3(\trunc_ln2_reg_3080_reg[31] [30]),
        .I4(xb_4_fu_1191_p2[30]),
        .I5(sext_ln244_1_fu_884_p1[29]),
        .O(\trunc_ln2_reg_3080[24]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[24]_i_17 
       (.I0(xb_4_fu_1191_p2[28]),
        .I1(\trunc_ln2_reg_3080_reg[31] [28]),
        .I2(sext_ln244_1_fu_884_p1[27]),
        .I3(\trunc_ln2_reg_3080_reg[31] [29]),
        .I4(xb_4_fu_1191_p2[29]),
        .I5(sext_ln244_1_fu_884_p1[28]),
        .O(\trunc_ln2_reg_3080[24]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'h60)) 
    \trunc_ln2_reg_3080[24]_i_2 
       (.I0(\trunc_ln2_reg_3080_reg[31] [35]),
        .I1(sext_ln244_1_fu_884_p1[34]),
        .I2(xb_4_fu_1191_p2[35]),
        .O(\trunc_ln2_reg_3080[24]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_3 
       (.I0(sext_ln244_1_fu_884_p1[34]),
        .I1(\trunc_ln2_reg_3080_reg[31] [35]),
        .I2(xb_4_fu_1191_p2[35]),
        .O(\trunc_ln2_reg_3080[24]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_4 
       (.I0(sext_ln244_1_fu_884_p1[33]),
        .I1(xb_4_fu_1191_p2[34]),
        .I2(\trunc_ln2_reg_3080_reg[31] [34]),
        .O(\trunc_ln2_reg_3080[24]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_5 
       (.I0(sext_ln244_1_fu_884_p1[32]),
        .I1(xb_4_fu_1191_p2[33]),
        .I2(\trunc_ln2_reg_3080_reg[31] [33]),
        .O(\trunc_ln2_reg_3080[24]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_6 
       (.I0(sext_ln244_1_fu_884_p1[31]),
        .I1(xb_4_fu_1191_p2[32]),
        .I2(\trunc_ln2_reg_3080_reg[31] [32]),
        .O(\trunc_ln2_reg_3080[24]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_7 
       (.I0(sext_ln244_1_fu_884_p1[30]),
        .I1(xb_4_fu_1191_p2[31]),
        .I2(\trunc_ln2_reg_3080_reg[31] [31]),
        .O(\trunc_ln2_reg_3080[24]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_8 
       (.I0(sext_ln244_1_fu_884_p1[29]),
        .I1(xb_4_fu_1191_p2[30]),
        .I2(\trunc_ln2_reg_3080_reg[31] [30]),
        .O(\trunc_ln2_reg_3080[24]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[24]_i_9 
       (.I0(sext_ln244_1_fu_884_p1[28]),
        .I1(xb_4_fu_1191_p2[29]),
        .I2(\trunc_ln2_reg_3080_reg[31] [29]),
        .O(\trunc_ln2_reg_3080[24]_i_9_n_40 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \trunc_ln2_reg_3080[31]_i_14 
       (.I0(xb_4_fu_1191_p2[36]),
        .I1(\trunc_ln2_reg_3080_reg[31] [36]),
        .I2(xb_4_fu_1191_p2[37]),
        .I3(\trunc_ln2_reg_3080_reg[31] [37]),
        .I4(\trunc_ln2_reg_3080[31]_i_7_n_40 ),
        .O(\trunc_ln2_reg_3080[31]_i_14_n_40 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hB00B)) 
    \trunc_ln2_reg_3080[31]_i_7 
       (.I0(\trunc_ln2_reg_3080_reg[31] [35]),
        .I1(sext_ln244_1_fu_884_p1[34]),
        .I2(xb_4_fu_1191_p2[36]),
        .I3(\trunc_ln2_reg_3080_reg[31] [36]),
        .O(\trunc_ln2_reg_3080[31]_i_7_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_10 
       (.I0(xb_4_fu_1191_p2[19]),
        .I1(\trunc_ln2_reg_3080_reg[31] [19]),
        .I2(sext_ln244_1_fu_884_p1[18]),
        .I3(\trunc_ln2_reg_3080_reg[31] [20]),
        .I4(xb_4_fu_1191_p2[20]),
        .I5(sext_ln244_1_fu_884_p1[19]),
        .O(\trunc_ln2_reg_3080[8]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_11 
       (.I0(xb_4_fu_1191_p2[18]),
        .I1(\trunc_ln2_reg_3080_reg[31] [18]),
        .I2(sext_ln244_1_fu_884_p1[17]),
        .I3(\trunc_ln2_reg_3080_reg[31] [19]),
        .I4(xb_4_fu_1191_p2[19]),
        .I5(sext_ln244_1_fu_884_p1[18]),
        .O(\trunc_ln2_reg_3080[8]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_12 
       (.I0(xb_4_fu_1191_p2[17]),
        .I1(\trunc_ln2_reg_3080_reg[31] [17]),
        .I2(sext_ln244_1_fu_884_p1[16]),
        .I3(\trunc_ln2_reg_3080_reg[31] [18]),
        .I4(xb_4_fu_1191_p2[18]),
        .I5(sext_ln244_1_fu_884_p1[17]),
        .O(\trunc_ln2_reg_3080[8]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_13 
       (.I0(xb_4_fu_1191_p2[16]),
        .I1(\trunc_ln2_reg_3080_reg[31] [16]),
        .I2(sext_ln244_1_fu_884_p1[15]),
        .I3(\trunc_ln2_reg_3080_reg[31] [17]),
        .I4(xb_4_fu_1191_p2[17]),
        .I5(sext_ln244_1_fu_884_p1[16]),
        .O(\trunc_ln2_reg_3080[8]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_14 
       (.I0(xb_4_fu_1191_p2[15]),
        .I1(\trunc_ln2_reg_3080_reg[31] [15]),
        .I2(sext_ln244_1_fu_884_p1[14]),
        .I3(\trunc_ln2_reg_3080_reg[31] [16]),
        .I4(xb_4_fu_1191_p2[16]),
        .I5(sext_ln244_1_fu_884_p1[15]),
        .O(\trunc_ln2_reg_3080[8]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_15 
       (.I0(xb_4_fu_1191_p2[14]),
        .I1(\trunc_ln2_reg_3080_reg[31] [14]),
        .I2(sext_ln244_1_fu_884_p1[13]),
        .I3(\trunc_ln2_reg_3080_reg[31] [15]),
        .I4(xb_4_fu_1191_p2[15]),
        .I5(sext_ln244_1_fu_884_p1[14]),
        .O(\trunc_ln2_reg_3080[8]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_16 
       (.I0(xb_4_fu_1191_p2[13]),
        .I1(\trunc_ln2_reg_3080_reg[31] [13]),
        .I2(sext_ln244_1_fu_884_p1[12]),
        .I3(\trunc_ln2_reg_3080_reg[31] [14]),
        .I4(xb_4_fu_1191_p2[14]),
        .I5(sext_ln244_1_fu_884_p1[13]),
        .O(\trunc_ln2_reg_3080[8]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln2_reg_3080[8]_i_17 
       (.I0(xb_4_fu_1191_p2[12]),
        .I1(\trunc_ln2_reg_3080_reg[31] [12]),
        .I2(sext_ln244_1_fu_884_p1[11]),
        .I3(\trunc_ln2_reg_3080_reg[31] [13]),
        .I4(xb_4_fu_1191_p2[13]),
        .I5(sext_ln244_1_fu_884_p1[12]),
        .O(\trunc_ln2_reg_3080[8]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_2 
       (.I0(sext_ln244_1_fu_884_p1[19]),
        .I1(xb_4_fu_1191_p2[20]),
        .I2(\trunc_ln2_reg_3080_reg[31] [20]),
        .O(\trunc_ln2_reg_3080[8]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_3 
       (.I0(sext_ln244_1_fu_884_p1[18]),
        .I1(xb_4_fu_1191_p2[19]),
        .I2(\trunc_ln2_reg_3080_reg[31] [19]),
        .O(\trunc_ln2_reg_3080[8]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_4 
       (.I0(sext_ln244_1_fu_884_p1[17]),
        .I1(xb_4_fu_1191_p2[18]),
        .I2(\trunc_ln2_reg_3080_reg[31] [18]),
        .O(\trunc_ln2_reg_3080[8]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_5 
       (.I0(sext_ln244_1_fu_884_p1[16]),
        .I1(xb_4_fu_1191_p2[17]),
        .I2(\trunc_ln2_reg_3080_reg[31] [17]),
        .O(\trunc_ln2_reg_3080[8]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_6 
       (.I0(sext_ln244_1_fu_884_p1[15]),
        .I1(xb_4_fu_1191_p2[16]),
        .I2(\trunc_ln2_reg_3080_reg[31] [16]),
        .O(\trunc_ln2_reg_3080[8]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_7 
       (.I0(sext_ln244_1_fu_884_p1[14]),
        .I1(xb_4_fu_1191_p2[15]),
        .I2(\trunc_ln2_reg_3080_reg[31] [15]),
        .O(\trunc_ln2_reg_3080[8]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_8 
       (.I0(sext_ln244_1_fu_884_p1[13]),
        .I1(xb_4_fu_1191_p2[14]),
        .I2(\trunc_ln2_reg_3080_reg[31] [14]),
        .O(\trunc_ln2_reg_3080[8]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln2_reg_3080[8]_i_9 
       (.I0(sext_ln244_1_fu_884_p1[12]),
        .I1(xb_4_fu_1191_p2[13]),
        .I2(\trunc_ln2_reg_3080_reg[31] [13]),
        .O(\trunc_ln2_reg_3080[8]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[0]_i_1 
       (.CI(\trunc_ln2_reg_3080_reg[0]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[0]_i_1_n_40 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_41 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_42 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_43 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_44 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_45 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_46 ,\trunc_ln2_reg_3080_reg[0]_i_1_n_47 }),
        .DI({\trunc_ln2_reg_3080[0]_i_3_n_40 ,\trunc_ln2_reg_3080[0]_i_4_n_40 ,\trunc_ln2_reg_3080[0]_i_5_n_40 ,\trunc_ln2_reg_3080[0]_i_6_n_40 ,\trunc_ln2_reg_3080[0]_i_7_n_40 ,\trunc_ln2_reg_3080[0]_i_8_n_40 ,\trunc_ln2_reg_3080[0]_i_9_n_40 ,\trunc_ln2_reg_3080[0]_i_10_n_40 }),
        .O({\trunc_ln255_1_reg_3010_reg[43] [0],\NLW_trunc_ln2_reg_3080_reg[0]_i_1_O_UNCONNECTED [6:0]}),
        .S({\trunc_ln2_reg_3080[0]_i_11_n_40 ,\trunc_ln2_reg_3080[0]_i_12_n_40 ,\trunc_ln2_reg_3080[0]_i_13_n_40 ,\trunc_ln2_reg_3080[0]_i_14_n_40 ,\trunc_ln2_reg_3080[0]_i_15_n_40 ,\trunc_ln2_reg_3080[0]_i_16_n_40 ,\trunc_ln2_reg_3080[0]_i_17_n_40 ,\trunc_ln2_reg_3080[0]_i_18_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[0]_i_2_n_40 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_41 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_42 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_43 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_44 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_45 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_46 ,\trunc_ln2_reg_3080_reg[0]_i_2_n_47 }),
        .DI({\trunc_ln2_reg_3080[0]_i_19_n_40 ,\trunc_ln2_reg_3080[0]_i_20_n_40 ,\trunc_ln2_reg_3080[0]_i_21_n_40 ,\trunc_ln2_reg_3080[0]_i_22_n_40 ,\trunc_ln2_reg_3080_reg[0] ,1'b0}),
        .O(\NLW_trunc_ln2_reg_3080_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln2_reg_3080[0]_i_26_n_40 ,\trunc_ln2_reg_3080[0]_i_27_n_40 ,\trunc_ln2_reg_3080[0]_i_28_n_40 ,\trunc_ln2_reg_3080[0]_i_29_n_40 ,\trunc_ln2_reg_3080_reg[0]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[16]_i_1 
       (.CI(\trunc_ln2_reg_3080_reg[8]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[16]_i_1_n_40 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_41 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_42 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_43 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_44 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_45 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_46 ,\trunc_ln2_reg_3080_reg[16]_i_1_n_47 }),
        .DI({\trunc_ln2_reg_3080[16]_i_2_n_40 ,\trunc_ln2_reg_3080[16]_i_3_n_40 ,\trunc_ln2_reg_3080[16]_i_4_n_40 ,\trunc_ln2_reg_3080[16]_i_5_n_40 ,\trunc_ln2_reg_3080[16]_i_6_n_40 ,\trunc_ln2_reg_3080[16]_i_7_n_40 ,\trunc_ln2_reg_3080[16]_i_8_n_40 ,\trunc_ln2_reg_3080[16]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[43] [16:9]),
        .S({\trunc_ln2_reg_3080[16]_i_10_n_40 ,\trunc_ln2_reg_3080[16]_i_11_n_40 ,\trunc_ln2_reg_3080[16]_i_12_n_40 ,\trunc_ln2_reg_3080[16]_i_13_n_40 ,\trunc_ln2_reg_3080[16]_i_14_n_40 ,\trunc_ln2_reg_3080[16]_i_15_n_40 ,\trunc_ln2_reg_3080[16]_i_16_n_40 ,\trunc_ln2_reg_3080[16]_i_17_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[24]_i_1 
       (.CI(\trunc_ln2_reg_3080_reg[16]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[24]_i_1_n_40 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_41 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_42 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_43 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_44 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_45 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_46 ,\trunc_ln2_reg_3080_reg[24]_i_1_n_47 }),
        .DI({\trunc_ln2_reg_3080[24]_i_2_n_40 ,\trunc_ln2_reg_3080[24]_i_3_n_40 ,\trunc_ln2_reg_3080[24]_i_4_n_40 ,\trunc_ln2_reg_3080[24]_i_5_n_40 ,\trunc_ln2_reg_3080[24]_i_6_n_40 ,\trunc_ln2_reg_3080[24]_i_7_n_40 ,\trunc_ln2_reg_3080[24]_i_8_n_40 ,\trunc_ln2_reg_3080[24]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[43] [24:17]),
        .S({\trunc_ln2_reg_3080[24]_i_10_n_40 ,\trunc_ln2_reg_3080[24]_i_11_n_40 ,\trunc_ln2_reg_3080[24]_i_12_n_40 ,\trunc_ln2_reg_3080[24]_i_13_n_40 ,\trunc_ln2_reg_3080[24]_i_14_n_40 ,\trunc_ln2_reg_3080[24]_i_15_n_40 ,\trunc_ln2_reg_3080[24]_i_16_n_40 ,\trunc_ln2_reg_3080[24]_i_17_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[31]_i_1 
       (.CI(\trunc_ln2_reg_3080_reg[24]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln2_reg_3080_reg[31]_i_1_CO_UNCONNECTED [7:6],\trunc_ln2_reg_3080_reg[31]_i_1_n_42 ,\trunc_ln2_reg_3080_reg[31]_i_1_n_43 ,\trunc_ln2_reg_3080_reg[31]_i_1_n_44 ,\trunc_ln2_reg_3080_reg[31]_i_1_n_45 ,\trunc_ln2_reg_3080_reg[31]_i_1_n_46 ,\trunc_ln2_reg_3080_reg[31]_i_1_n_47 }),
        .DI({1'b0,1'b0,\trunc_ln2_reg_3080_reg[31]_0 ,\trunc_ln2_reg_3080[31]_i_7_n_40 }),
        .O({\NLW_trunc_ln2_reg_3080_reg[31]_i_1_O_UNCONNECTED [7],\trunc_ln255_1_reg_3010_reg[43] [31:25]}),
        .S({1'b0,\trunc_ln2_reg_3080_reg[31]_1 ,\trunc_ln2_reg_3080[31]_i_14_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln2_reg_3080_reg[8]_i_1 
       (.CI(\trunc_ln2_reg_3080_reg[0]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln2_reg_3080_reg[8]_i_1_n_40 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_41 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_42 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_43 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_44 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_45 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_46 ,\trunc_ln2_reg_3080_reg[8]_i_1_n_47 }),
        .DI({\trunc_ln2_reg_3080[8]_i_2_n_40 ,\trunc_ln2_reg_3080[8]_i_3_n_40 ,\trunc_ln2_reg_3080[8]_i_4_n_40 ,\trunc_ln2_reg_3080[8]_i_5_n_40 ,\trunc_ln2_reg_3080[8]_i_6_n_40 ,\trunc_ln2_reg_3080[8]_i_7_n_40 ,\trunc_ln2_reg_3080[8]_i_8_n_40 ,\trunc_ln2_reg_3080[8]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[43] [8:1]),
        .S({\trunc_ln2_reg_3080[8]_i_10_n_40 ,\trunc_ln2_reg_3080[8]_i_11_n_40 ,\trunc_ln2_reg_3080[8]_i_12_n_40 ,\trunc_ln2_reg_3080[8]_i_13_n_40 ,\trunc_ln2_reg_3080[8]_i_14_n_40 ,\trunc_ln2_reg_3080[8]_i_15_n_40 ,\trunc_ln2_reg_3080[8]_i_16_n_40 ,\trunc_ln2_reg_3080[8]_i_17_n_40 }));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_10 
       (.I0(sext_ln244_1_fu_884_p1[27]),
        .I1(\trunc_ln2_reg_3080_reg[31] [28]),
        .I2(xb_4_fu_1191_p2[28]),
        .I3(\trunc_ln2_reg_3080_reg[31] [29]),
        .I4(xb_4_fu_1191_p2[29]),
        .I5(sext_ln244_1_fu_884_p1[28]),
        .O(\trunc_ln3_reg_3085[17]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_11 
       (.I0(sext_ln244_1_fu_884_p1[26]),
        .I1(\trunc_ln2_reg_3080_reg[31] [27]),
        .I2(xb_4_fu_1191_p2[27]),
        .I3(\trunc_ln2_reg_3080_reg[31] [28]),
        .I4(xb_4_fu_1191_p2[28]),
        .I5(sext_ln244_1_fu_884_p1[27]),
        .O(\trunc_ln3_reg_3085[17]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_12 
       (.I0(sext_ln244_1_fu_884_p1[25]),
        .I1(\trunc_ln2_reg_3080_reg[31] [26]),
        .I2(xb_4_fu_1191_p2[26]),
        .I3(\trunc_ln2_reg_3080_reg[31] [27]),
        .I4(xb_4_fu_1191_p2[27]),
        .I5(sext_ln244_1_fu_884_p1[26]),
        .O(\trunc_ln3_reg_3085[17]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_13 
       (.I0(sext_ln244_1_fu_884_p1[24]),
        .I1(\trunc_ln2_reg_3080_reg[31] [25]),
        .I2(xb_4_fu_1191_p2[25]),
        .I3(\trunc_ln2_reg_3080_reg[31] [26]),
        .I4(xb_4_fu_1191_p2[26]),
        .I5(sext_ln244_1_fu_884_p1[25]),
        .O(\trunc_ln3_reg_3085[17]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_14 
       (.I0(sext_ln244_1_fu_884_p1[23]),
        .I1(\trunc_ln2_reg_3080_reg[31] [24]),
        .I2(xb_4_fu_1191_p2[24]),
        .I3(\trunc_ln2_reg_3080_reg[31] [25]),
        .I4(xb_4_fu_1191_p2[25]),
        .I5(sext_ln244_1_fu_884_p1[24]),
        .O(\trunc_ln3_reg_3085[17]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_15 
       (.I0(sext_ln244_1_fu_884_p1[22]),
        .I1(\trunc_ln2_reg_3080_reg[31] [23]),
        .I2(xb_4_fu_1191_p2[23]),
        .I3(\trunc_ln2_reg_3080_reg[31] [24]),
        .I4(xb_4_fu_1191_p2[24]),
        .I5(sext_ln244_1_fu_884_p1[23]),
        .O(\trunc_ln3_reg_3085[17]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_16 
       (.I0(sext_ln244_1_fu_884_p1[21]),
        .I1(\trunc_ln2_reg_3080_reg[31] [22]),
        .I2(xb_4_fu_1191_p2[22]),
        .I3(\trunc_ln2_reg_3080_reg[31] [23]),
        .I4(xb_4_fu_1191_p2[23]),
        .I5(sext_ln244_1_fu_884_p1[22]),
        .O(\trunc_ln3_reg_3085[17]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[17]_i_17 
       (.I0(sext_ln244_1_fu_884_p1[20]),
        .I1(\trunc_ln2_reg_3080_reg[31] [21]),
        .I2(xb_4_fu_1191_p2[21]),
        .I3(\trunc_ln2_reg_3080_reg[31] [22]),
        .I4(xb_4_fu_1191_p2[22]),
        .I5(sext_ln244_1_fu_884_p1[21]),
        .O(\trunc_ln3_reg_3085[17]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_2 
       (.I0(xb_4_fu_1191_p2[28]),
        .I1(\trunc_ln2_reg_3080_reg[31] [28]),
        .I2(sext_ln244_1_fu_884_p1[27]),
        .O(\trunc_ln3_reg_3085[17]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_3 
       (.I0(xb_4_fu_1191_p2[27]),
        .I1(\trunc_ln2_reg_3080_reg[31] [27]),
        .I2(sext_ln244_1_fu_884_p1[26]),
        .O(\trunc_ln3_reg_3085[17]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_4 
       (.I0(xb_4_fu_1191_p2[26]),
        .I1(\trunc_ln2_reg_3080_reg[31] [26]),
        .I2(sext_ln244_1_fu_884_p1[25]),
        .O(\trunc_ln3_reg_3085[17]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_5 
       (.I0(xb_4_fu_1191_p2[25]),
        .I1(\trunc_ln2_reg_3080_reg[31] [25]),
        .I2(sext_ln244_1_fu_884_p1[24]),
        .O(\trunc_ln3_reg_3085[17]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_6 
       (.I0(xb_4_fu_1191_p2[24]),
        .I1(\trunc_ln2_reg_3080_reg[31] [24]),
        .I2(sext_ln244_1_fu_884_p1[23]),
        .O(\trunc_ln3_reg_3085[17]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_7 
       (.I0(xb_4_fu_1191_p2[23]),
        .I1(\trunc_ln2_reg_3080_reg[31] [23]),
        .I2(sext_ln244_1_fu_884_p1[22]),
        .O(\trunc_ln3_reg_3085[17]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_8 
       (.I0(xb_4_fu_1191_p2[22]),
        .I1(\trunc_ln2_reg_3080_reg[31] [22]),
        .I2(sext_ln244_1_fu_884_p1[21]),
        .O(\trunc_ln3_reg_3085[17]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[17]_i_9 
       (.I0(xb_4_fu_1191_p2[21]),
        .I1(\trunc_ln2_reg_3080_reg[31] [21]),
        .I2(sext_ln244_1_fu_884_p1[20]),
        .O(\trunc_ln3_reg_3085[17]_i_9_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_10 
       (.I0(xb_4_fu_1191_p2[5]),
        .I1(\trunc_ln2_reg_3080_reg[31] [5]),
        .I2(sext_ln244_1_fu_884_p1[4]),
        .O(\trunc_ln3_reg_3085[1]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_11 
       (.I0(sext_ln244_1_fu_884_p1[11]),
        .I1(\trunc_ln2_reg_3080_reg[31] [12]),
        .I2(xb_4_fu_1191_p2[12]),
        .I3(\trunc_ln2_reg_3080_reg[31] [13]),
        .I4(xb_4_fu_1191_p2[13]),
        .I5(sext_ln244_1_fu_884_p1[12]),
        .O(\trunc_ln3_reg_3085[1]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_12 
       (.I0(sext_ln244_1_fu_884_p1[10]),
        .I1(\trunc_ln2_reg_3080_reg[31] [11]),
        .I2(xb_4_fu_1191_p2[11]),
        .I3(\trunc_ln2_reg_3080_reg[31] [12]),
        .I4(xb_4_fu_1191_p2[12]),
        .I5(sext_ln244_1_fu_884_p1[11]),
        .O(\trunc_ln3_reg_3085[1]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_13 
       (.I0(sext_ln244_1_fu_884_p1[9]),
        .I1(\trunc_ln2_reg_3080_reg[31] [10]),
        .I2(xb_4_fu_1191_p2[10]),
        .I3(\trunc_ln2_reg_3080_reg[31] [11]),
        .I4(xb_4_fu_1191_p2[11]),
        .I5(sext_ln244_1_fu_884_p1[10]),
        .O(\trunc_ln3_reg_3085[1]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_14 
       (.I0(sext_ln244_1_fu_884_p1[8]),
        .I1(\trunc_ln2_reg_3080_reg[31] [9]),
        .I2(xb_4_fu_1191_p2[9]),
        .I3(\trunc_ln2_reg_3080_reg[31] [10]),
        .I4(xb_4_fu_1191_p2[10]),
        .I5(sext_ln244_1_fu_884_p1[9]),
        .O(\trunc_ln3_reg_3085[1]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_15 
       (.I0(sext_ln244_1_fu_884_p1[7]),
        .I1(\trunc_ln2_reg_3080_reg[31] [8]),
        .I2(xb_4_fu_1191_p2[8]),
        .I3(\trunc_ln2_reg_3080_reg[31] [9]),
        .I4(xb_4_fu_1191_p2[9]),
        .I5(sext_ln244_1_fu_884_p1[8]),
        .O(\trunc_ln3_reg_3085[1]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_16 
       (.I0(sext_ln244_1_fu_884_p1[6]),
        .I1(\trunc_ln2_reg_3080_reg[31] [7]),
        .I2(xb_4_fu_1191_p2[7]),
        .I3(\trunc_ln2_reg_3080_reg[31] [8]),
        .I4(xb_4_fu_1191_p2[8]),
        .I5(sext_ln244_1_fu_884_p1[7]),
        .O(\trunc_ln3_reg_3085[1]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_17 
       (.I0(sext_ln244_1_fu_884_p1[5]),
        .I1(\trunc_ln2_reg_3080_reg[31] [6]),
        .I2(xb_4_fu_1191_p2[6]),
        .I3(\trunc_ln2_reg_3080_reg[31] [7]),
        .I4(xb_4_fu_1191_p2[7]),
        .I5(sext_ln244_1_fu_884_p1[6]),
        .O(\trunc_ln3_reg_3085[1]_i_17_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_18 
       (.I0(sext_ln244_1_fu_884_p1[4]),
        .I1(\trunc_ln2_reg_3080_reg[31] [5]),
        .I2(xb_4_fu_1191_p2[5]),
        .I3(\trunc_ln2_reg_3080_reg[31] [6]),
        .I4(xb_4_fu_1191_p2[6]),
        .I5(sext_ln244_1_fu_884_p1[5]),
        .O(\trunc_ln3_reg_3085[1]_i_18_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_19 
       (.I0(xb_4_fu_1191_p2[4]),
        .I1(\trunc_ln2_reg_3080_reg[31] [4]),
        .I2(sext_ln244_1_fu_884_p1[3]),
        .O(\trunc_ln3_reg_3085[1]_i_19_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_20 
       (.I0(xb_4_fu_1191_p2[3]),
        .I1(\trunc_ln2_reg_3080_reg[31] [3]),
        .I2(sext_ln244_1_fu_884_p1[2]),
        .O(\trunc_ln3_reg_3085[1]_i_20_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_21 
       (.I0(xb_4_fu_1191_p2[2]),
        .I1(\trunc_ln2_reg_3080_reg[31] [2]),
        .I2(sext_ln244_1_fu_884_p1[1]),
        .O(\trunc_ln3_reg_3085[1]_i_21_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_22 
       (.I0(xb_4_fu_1191_p2[1]),
        .I1(\trunc_ln2_reg_3080_reg[31] [1]),
        .I2(sext_ln244_1_fu_884_p1[0]),
        .O(\trunc_ln3_reg_3085[1]_i_22_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_27 
       (.I0(sext_ln244_1_fu_884_p1[3]),
        .I1(\trunc_ln2_reg_3080_reg[31] [4]),
        .I2(xb_4_fu_1191_p2[4]),
        .I3(\trunc_ln2_reg_3080_reg[31] [5]),
        .I4(xb_4_fu_1191_p2[5]),
        .I5(sext_ln244_1_fu_884_p1[4]),
        .O(\trunc_ln3_reg_3085[1]_i_27_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_28 
       (.I0(sext_ln244_1_fu_884_p1[2]),
        .I1(\trunc_ln2_reg_3080_reg[31] [3]),
        .I2(xb_4_fu_1191_p2[3]),
        .I3(\trunc_ln2_reg_3080_reg[31] [4]),
        .I4(xb_4_fu_1191_p2[4]),
        .I5(sext_ln244_1_fu_884_p1[3]),
        .O(\trunc_ln3_reg_3085[1]_i_28_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_29 
       (.I0(sext_ln244_1_fu_884_p1[1]),
        .I1(\trunc_ln2_reg_3080_reg[31] [2]),
        .I2(xb_4_fu_1191_p2[2]),
        .I3(\trunc_ln2_reg_3080_reg[31] [3]),
        .I4(xb_4_fu_1191_p2[3]),
        .I5(sext_ln244_1_fu_884_p1[2]),
        .O(\trunc_ln3_reg_3085[1]_i_29_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_3 
       (.I0(xb_4_fu_1191_p2[12]),
        .I1(\trunc_ln2_reg_3080_reg[31] [12]),
        .I2(sext_ln244_1_fu_884_p1[11]),
        .O(\trunc_ln3_reg_3085[1]_i_3_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_30 
       (.I0(sext_ln244_1_fu_884_p1[0]),
        .I1(\trunc_ln2_reg_3080_reg[31] [1]),
        .I2(xb_4_fu_1191_p2[1]),
        .I3(\trunc_ln2_reg_3080_reg[31] [2]),
        .I4(xb_4_fu_1191_p2[2]),
        .I5(sext_ln244_1_fu_884_p1[1]),
        .O(\trunc_ln3_reg_3085[1]_i_30_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[1]_i_31 
       (.I0(\trunc_ln3_reg_3085_reg[1]_i_2_0 ),
        .I1(\trunc_ln2_reg_3080_reg[31] [0]),
        .I2(xb_4_fu_1191_p2[0]),
        .I3(\trunc_ln2_reg_3080_reg[31] [1]),
        .I4(xb_4_fu_1191_p2[1]),
        .I5(sext_ln244_1_fu_884_p1[0]),
        .O(\trunc_ln3_reg_3085[1]_i_31_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_4 
       (.I0(xb_4_fu_1191_p2[11]),
        .I1(\trunc_ln2_reg_3080_reg[31] [11]),
        .I2(sext_ln244_1_fu_884_p1[10]),
        .O(\trunc_ln3_reg_3085[1]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_5 
       (.I0(xb_4_fu_1191_p2[10]),
        .I1(\trunc_ln2_reg_3080_reg[31] [10]),
        .I2(sext_ln244_1_fu_884_p1[9]),
        .O(\trunc_ln3_reg_3085[1]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_6 
       (.I0(xb_4_fu_1191_p2[9]),
        .I1(\trunc_ln2_reg_3080_reg[31] [9]),
        .I2(sext_ln244_1_fu_884_p1[8]),
        .O(\trunc_ln3_reg_3085[1]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_7 
       (.I0(xb_4_fu_1191_p2[8]),
        .I1(\trunc_ln2_reg_3080_reg[31] [8]),
        .I2(sext_ln244_1_fu_884_p1[7]),
        .O(\trunc_ln3_reg_3085[1]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_8 
       (.I0(xb_4_fu_1191_p2[7]),
        .I1(\trunc_ln2_reg_3080_reg[31] [7]),
        .I2(sext_ln244_1_fu_884_p1[6]),
        .O(\trunc_ln3_reg_3085[1]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[1]_i_9 
       (.I0(xb_4_fu_1191_p2[6]),
        .I1(\trunc_ln2_reg_3080_reg[31] [6]),
        .I2(sext_ln244_1_fu_884_p1[5]),
        .O(\trunc_ln3_reg_3085[1]_i_9_n_40 ));
  LUT5 #(
    .INIT(32'hC36996C3)) 
    \trunc_ln3_reg_3085[25]_i_11 
       (.I0(sext_ln244_1_fu_884_p1[34]),
        .I1(xb_4_fu_1191_p2[36]),
        .I2(\trunc_ln2_reg_3080_reg[31] [36]),
        .I3(\trunc_ln2_reg_3080_reg[31] [35]),
        .I4(xb_4_fu_1191_p2[35]),
        .O(\trunc_ln3_reg_3085[25]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \trunc_ln3_reg_3085[25]_i_12 
       (.I0(sext_ln244_1_fu_884_p1[34]),
        .I1(\trunc_ln2_reg_3080_reg[31] [35]),
        .I2(xb_4_fu_1191_p2[35]),
        .I3(sext_ln244_1_fu_884_p1[33]),
        .I4(\trunc_ln2_reg_3080_reg[31] [34]),
        .I5(xb_4_fu_1191_p2[34]),
        .O(\trunc_ln3_reg_3085[25]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[25]_i_13 
       (.I0(sext_ln244_1_fu_884_p1[32]),
        .I1(\trunc_ln2_reg_3080_reg[31] [33]),
        .I2(xb_4_fu_1191_p2[33]),
        .I3(\trunc_ln2_reg_3080_reg[31] [34]),
        .I4(xb_4_fu_1191_p2[34]),
        .I5(sext_ln244_1_fu_884_p1[33]),
        .O(\trunc_ln3_reg_3085[25]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[25]_i_14 
       (.I0(sext_ln244_1_fu_884_p1[31]),
        .I1(\trunc_ln2_reg_3080_reg[31] [32]),
        .I2(xb_4_fu_1191_p2[32]),
        .I3(\trunc_ln2_reg_3080_reg[31] [33]),
        .I4(xb_4_fu_1191_p2[33]),
        .I5(sext_ln244_1_fu_884_p1[32]),
        .O(\trunc_ln3_reg_3085[25]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[25]_i_15 
       (.I0(sext_ln244_1_fu_884_p1[30]),
        .I1(\trunc_ln2_reg_3080_reg[31] [31]),
        .I2(xb_4_fu_1191_p2[31]),
        .I3(\trunc_ln2_reg_3080_reg[31] [32]),
        .I4(xb_4_fu_1191_p2[32]),
        .I5(sext_ln244_1_fu_884_p1[31]),
        .O(\trunc_ln3_reg_3085[25]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[25]_i_16 
       (.I0(sext_ln244_1_fu_884_p1[29]),
        .I1(\trunc_ln2_reg_3080_reg[31] [30]),
        .I2(xb_4_fu_1191_p2[30]),
        .I3(\trunc_ln2_reg_3080_reg[31] [31]),
        .I4(xb_4_fu_1191_p2[31]),
        .I5(sext_ln244_1_fu_884_p1[30]),
        .O(\trunc_ln3_reg_3085[25]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[25]_i_17 
       (.I0(sext_ln244_1_fu_884_p1[28]),
        .I1(\trunc_ln2_reg_3080_reg[31] [29]),
        .I2(xb_4_fu_1191_p2[29]),
        .I3(\trunc_ln2_reg_3080_reg[31] [30]),
        .I4(xb_4_fu_1191_p2[30]),
        .I5(sext_ln244_1_fu_884_p1[29]),
        .O(\trunc_ln3_reg_3085[25]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'h06)) 
    \trunc_ln3_reg_3085[25]_i_3 
       (.I0(xb_4_fu_1191_p2[35]),
        .I1(\trunc_ln2_reg_3080_reg[31] [35]),
        .I2(sext_ln244_1_fu_884_p1[34]),
        .O(\trunc_ln3_reg_3085[25]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln3_reg_3085[25]_i_4 
       (.I0(xb_4_fu_1191_p2[35]),
        .I1(\trunc_ln2_reg_3080_reg[31] [35]),
        .I2(sext_ln244_1_fu_884_p1[34]),
        .O(\trunc_ln3_reg_3085[25]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[25]_i_5 
       (.I0(xb_4_fu_1191_p2[33]),
        .I1(\trunc_ln2_reg_3080_reg[31] [33]),
        .I2(sext_ln244_1_fu_884_p1[32]),
        .O(\trunc_ln3_reg_3085[25]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[25]_i_6 
       (.I0(xb_4_fu_1191_p2[32]),
        .I1(\trunc_ln2_reg_3080_reg[31] [32]),
        .I2(sext_ln244_1_fu_884_p1[31]),
        .O(\trunc_ln3_reg_3085[25]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[25]_i_7 
       (.I0(xb_4_fu_1191_p2[31]),
        .I1(\trunc_ln2_reg_3080_reg[31] [31]),
        .I2(sext_ln244_1_fu_884_p1[30]),
        .O(\trunc_ln3_reg_3085[25]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[25]_i_8 
       (.I0(xb_4_fu_1191_p2[30]),
        .I1(\trunc_ln2_reg_3080_reg[31] [30]),
        .I2(sext_ln244_1_fu_884_p1[29]),
        .O(\trunc_ln3_reg_3085[25]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[25]_i_9 
       (.I0(xb_4_fu_1191_p2[29]),
        .I1(\trunc_ln2_reg_3080_reg[31] [29]),
        .I2(sext_ln244_1_fu_884_p1[28]),
        .O(\trunc_ln3_reg_3085[25]_i_9_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_10 
       (.I0(sext_ln244_1_fu_884_p1[19]),
        .I1(\trunc_ln2_reg_3080_reg[31] [20]),
        .I2(xb_4_fu_1191_p2[20]),
        .I3(\trunc_ln2_reg_3080_reg[31] [21]),
        .I4(xb_4_fu_1191_p2[21]),
        .I5(sext_ln244_1_fu_884_p1[20]),
        .O(\trunc_ln3_reg_3085[9]_i_10_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_11 
       (.I0(sext_ln244_1_fu_884_p1[18]),
        .I1(\trunc_ln2_reg_3080_reg[31] [19]),
        .I2(xb_4_fu_1191_p2[19]),
        .I3(\trunc_ln2_reg_3080_reg[31] [20]),
        .I4(xb_4_fu_1191_p2[20]),
        .I5(sext_ln244_1_fu_884_p1[19]),
        .O(\trunc_ln3_reg_3085[9]_i_11_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_12 
       (.I0(sext_ln244_1_fu_884_p1[17]),
        .I1(\trunc_ln2_reg_3080_reg[31] [18]),
        .I2(xb_4_fu_1191_p2[18]),
        .I3(\trunc_ln2_reg_3080_reg[31] [19]),
        .I4(xb_4_fu_1191_p2[19]),
        .I5(sext_ln244_1_fu_884_p1[18]),
        .O(\trunc_ln3_reg_3085[9]_i_12_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_13 
       (.I0(sext_ln244_1_fu_884_p1[16]),
        .I1(\trunc_ln2_reg_3080_reg[31] [17]),
        .I2(xb_4_fu_1191_p2[17]),
        .I3(\trunc_ln2_reg_3080_reg[31] [18]),
        .I4(xb_4_fu_1191_p2[18]),
        .I5(sext_ln244_1_fu_884_p1[17]),
        .O(\trunc_ln3_reg_3085[9]_i_13_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_14 
       (.I0(sext_ln244_1_fu_884_p1[15]),
        .I1(\trunc_ln2_reg_3080_reg[31] [16]),
        .I2(xb_4_fu_1191_p2[16]),
        .I3(\trunc_ln2_reg_3080_reg[31] [17]),
        .I4(xb_4_fu_1191_p2[17]),
        .I5(sext_ln244_1_fu_884_p1[16]),
        .O(\trunc_ln3_reg_3085[9]_i_14_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_15 
       (.I0(sext_ln244_1_fu_884_p1[14]),
        .I1(\trunc_ln2_reg_3080_reg[31] [15]),
        .I2(xb_4_fu_1191_p2[15]),
        .I3(\trunc_ln2_reg_3080_reg[31] [16]),
        .I4(xb_4_fu_1191_p2[16]),
        .I5(sext_ln244_1_fu_884_p1[15]),
        .O(\trunc_ln3_reg_3085[9]_i_15_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_16 
       (.I0(sext_ln244_1_fu_884_p1[13]),
        .I1(\trunc_ln2_reg_3080_reg[31] [14]),
        .I2(xb_4_fu_1191_p2[14]),
        .I3(\trunc_ln2_reg_3080_reg[31] [15]),
        .I4(xb_4_fu_1191_p2[15]),
        .I5(sext_ln244_1_fu_884_p1[14]),
        .O(\trunc_ln3_reg_3085[9]_i_16_n_40 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \trunc_ln3_reg_3085[9]_i_17 
       (.I0(sext_ln244_1_fu_884_p1[12]),
        .I1(\trunc_ln2_reg_3080_reg[31] [13]),
        .I2(xb_4_fu_1191_p2[13]),
        .I3(\trunc_ln2_reg_3080_reg[31] [14]),
        .I4(xb_4_fu_1191_p2[14]),
        .I5(sext_ln244_1_fu_884_p1[13]),
        .O(\trunc_ln3_reg_3085[9]_i_17_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_2 
       (.I0(xb_4_fu_1191_p2[20]),
        .I1(\trunc_ln2_reg_3080_reg[31] [20]),
        .I2(sext_ln244_1_fu_884_p1[19]),
        .O(\trunc_ln3_reg_3085[9]_i_2_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_3 
       (.I0(xb_4_fu_1191_p2[19]),
        .I1(\trunc_ln2_reg_3080_reg[31] [19]),
        .I2(sext_ln244_1_fu_884_p1[18]),
        .O(\trunc_ln3_reg_3085[9]_i_3_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_4 
       (.I0(xb_4_fu_1191_p2[18]),
        .I1(\trunc_ln2_reg_3080_reg[31] [18]),
        .I2(sext_ln244_1_fu_884_p1[17]),
        .O(\trunc_ln3_reg_3085[9]_i_4_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_5 
       (.I0(xb_4_fu_1191_p2[17]),
        .I1(\trunc_ln2_reg_3080_reg[31] [17]),
        .I2(sext_ln244_1_fu_884_p1[16]),
        .O(\trunc_ln3_reg_3085[9]_i_5_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_6 
       (.I0(xb_4_fu_1191_p2[16]),
        .I1(\trunc_ln2_reg_3080_reg[31] [16]),
        .I2(sext_ln244_1_fu_884_p1[15]),
        .O(\trunc_ln3_reg_3085[9]_i_6_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_7 
       (.I0(xb_4_fu_1191_p2[15]),
        .I1(\trunc_ln2_reg_3080_reg[31] [15]),
        .I2(sext_ln244_1_fu_884_p1[14]),
        .O(\trunc_ln3_reg_3085[9]_i_7_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_8 
       (.I0(xb_4_fu_1191_p2[14]),
        .I1(\trunc_ln2_reg_3080_reg[31] [14]),
        .I2(sext_ln244_1_fu_884_p1[13]),
        .O(\trunc_ln3_reg_3085[9]_i_8_n_40 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln3_reg_3085[9]_i_9 
       (.I0(xb_4_fu_1191_p2[13]),
        .I1(\trunc_ln2_reg_3080_reg[31] [13]),
        .I2(sext_ln244_1_fu_884_p1[12]),
        .O(\trunc_ln3_reg_3085[9]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[17]_i_1 
       (.CI(\trunc_ln3_reg_3085_reg[9]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_3085_reg[17]_i_1_n_40 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_41 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_42 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_43 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_44 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_45 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_46 ,\trunc_ln3_reg_3085_reg[17]_i_1_n_47 }),
        .DI({\trunc_ln3_reg_3085[17]_i_2_n_40 ,\trunc_ln3_reg_3085[17]_i_3_n_40 ,\trunc_ln3_reg_3085[17]_i_4_n_40 ,\trunc_ln3_reg_3085[17]_i_5_n_40 ,\trunc_ln3_reg_3085[17]_i_6_n_40 ,\trunc_ln3_reg_3085[17]_i_7_n_40 ,\trunc_ln3_reg_3085[17]_i_8_n_40 ,\trunc_ln3_reg_3085[17]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[44] [17:10]),
        .S({\trunc_ln3_reg_3085[17]_i_10_n_40 ,\trunc_ln3_reg_3085[17]_i_11_n_40 ,\trunc_ln3_reg_3085[17]_i_12_n_40 ,\trunc_ln3_reg_3085[17]_i_13_n_40 ,\trunc_ln3_reg_3085[17]_i_14_n_40 ,\trunc_ln3_reg_3085[17]_i_15_n_40 ,\trunc_ln3_reg_3085[17]_i_16_n_40 ,\trunc_ln3_reg_3085[17]_i_17_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[1]_i_1 
       (.CI(\trunc_ln3_reg_3085_reg[1]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_3085_reg[1]_i_1_n_40 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_41 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_42 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_43 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_44 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_45 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_46 ,\trunc_ln3_reg_3085_reg[1]_i_1_n_47 }),
        .DI({\trunc_ln3_reg_3085[1]_i_3_n_40 ,\trunc_ln3_reg_3085[1]_i_4_n_40 ,\trunc_ln3_reg_3085[1]_i_5_n_40 ,\trunc_ln3_reg_3085[1]_i_6_n_40 ,\trunc_ln3_reg_3085[1]_i_7_n_40 ,\trunc_ln3_reg_3085[1]_i_8_n_40 ,\trunc_ln3_reg_3085[1]_i_9_n_40 ,\trunc_ln3_reg_3085[1]_i_10_n_40 }),
        .O({\trunc_ln255_1_reg_3010_reg[44] [1:0],\NLW_trunc_ln3_reg_3085_reg[1]_i_1_O_UNCONNECTED [5:0]}),
        .S({\trunc_ln3_reg_3085[1]_i_11_n_40 ,\trunc_ln3_reg_3085[1]_i_12_n_40 ,\trunc_ln3_reg_3085[1]_i_13_n_40 ,\trunc_ln3_reg_3085[1]_i_14_n_40 ,\trunc_ln3_reg_3085[1]_i_15_n_40 ,\trunc_ln3_reg_3085[1]_i_16_n_40 ,\trunc_ln3_reg_3085[1]_i_17_n_40 ,\trunc_ln3_reg_3085[1]_i_18_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_3085_reg[1]_i_2_n_40 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_41 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_42 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_43 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_44 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_45 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_46 ,\trunc_ln3_reg_3085_reg[1]_i_2_n_47 }),
        .DI({\trunc_ln3_reg_3085[1]_i_19_n_40 ,\trunc_ln3_reg_3085[1]_i_20_n_40 ,\trunc_ln3_reg_3085[1]_i_21_n_40 ,\trunc_ln3_reg_3085[1]_i_22_n_40 ,\trunc_ln3_reg_3085_reg[1] }),
        .O(\NLW_trunc_ln3_reg_3085_reg[1]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln3_reg_3085[1]_i_27_n_40 ,\trunc_ln3_reg_3085[1]_i_28_n_40 ,\trunc_ln3_reg_3085[1]_i_29_n_40 ,\trunc_ln3_reg_3085[1]_i_30_n_40 ,\trunc_ln3_reg_3085[1]_i_31_n_40 ,\trunc_ln3_reg_3085_reg[1]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[25]_i_1 
       (.CI(\trunc_ln3_reg_3085_reg[17]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_3085_reg[25]_i_1_n_40 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_41 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_42 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_43 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_44 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_45 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_46 ,\trunc_ln3_reg_3085_reg[25]_i_1_n_47 }),
        .DI({\trunc_ln3_reg_3085_reg[25] ,\trunc_ln3_reg_3085[25]_i_3_n_40 ,\trunc_ln3_reg_3085[25]_i_4_n_40 ,\trunc_ln3_reg_3085[25]_i_5_n_40 ,\trunc_ln3_reg_3085[25]_i_6_n_40 ,\trunc_ln3_reg_3085[25]_i_7_n_40 ,\trunc_ln3_reg_3085[25]_i_8_n_40 ,\trunc_ln3_reg_3085[25]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[44] [25:18]),
        .S({\trunc_ln3_reg_3085_reg[25]_0 ,\trunc_ln3_reg_3085[25]_i_11_n_40 ,\trunc_ln3_reg_3085[25]_i_12_n_40 ,\trunc_ln3_reg_3085[25]_i_13_n_40 ,\trunc_ln3_reg_3085[25]_i_14_n_40 ,\trunc_ln3_reg_3085[25]_i_15_n_40 ,\trunc_ln3_reg_3085[25]_i_16_n_40 ,\trunc_ln3_reg_3085[25]_i_17_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[31]_i_1 
       (.CI(\trunc_ln3_reg_3085_reg[25]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln3_reg_3085_reg[31]_i_1_CO_UNCONNECTED [7:5],\trunc_ln3_reg_3085_reg[31]_i_1_n_43 ,\trunc_ln3_reg_3085_reg[31]_i_1_n_44 ,\trunc_ln3_reg_3085_reg[31]_i_1_n_45 ,\trunc_ln3_reg_3085_reg[31]_i_1_n_46 ,\trunc_ln3_reg_3085_reg[31]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,\trunc_ln3_reg_3085_reg[31] }),
        .O({\NLW_trunc_ln3_reg_3085_reg[31]_i_1_O_UNCONNECTED [7:6],\trunc_ln255_1_reg_3010_reg[44] [31:26]}),
        .S({1'b0,1'b0,\trunc_ln3_reg_3085_reg[31]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln3_reg_3085_reg[9]_i_1 
       (.CI(\trunc_ln3_reg_3085_reg[1]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln3_reg_3085_reg[9]_i_1_n_40 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_41 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_42 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_43 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_44 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_45 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_46 ,\trunc_ln3_reg_3085_reg[9]_i_1_n_47 }),
        .DI({\trunc_ln3_reg_3085[9]_i_2_n_40 ,\trunc_ln3_reg_3085[9]_i_3_n_40 ,\trunc_ln3_reg_3085[9]_i_4_n_40 ,\trunc_ln3_reg_3085[9]_i_5_n_40 ,\trunc_ln3_reg_3085[9]_i_6_n_40 ,\trunc_ln3_reg_3085[9]_i_7_n_40 ,\trunc_ln3_reg_3085[9]_i_8_n_40 ,\trunc_ln3_reg_3085[9]_i_9_n_40 }),
        .O(\trunc_ln255_1_reg_3010_reg[44] [9:2]),
        .S({\trunc_ln3_reg_3085[9]_i_10_n_40 ,\trunc_ln3_reg_3085[9]_i_11_n_40 ,\trunc_ln3_reg_3085[9]_i_12_n_40 ,\trunc_ln3_reg_3085[9]_i_13_n_40 ,\trunc_ln3_reg_3085[9]_i_14_n_40 ,\trunc_ln3_reg_3085[9]_i_15_n_40 ,\trunc_ln3_reg_3085[9]_i_16_n_40 ,\trunc_ln3_reg_3085[9]_i_17_n_40 }));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xb_1_fu_342[40]_i_8 
       (.I0(sext_ln244_1_fu_884_p1[34]),
        .I1(Q[0]),
        .I2(D),
        .I3(P),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mul_32s_7s_39_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20
   (CO,
    \q0_reg[30] ,
    O,
    sext_ln333_1_fu_2459_p1,
    \q0_reg[29] ,
    sext_ln386_fu_2454_p1,
    \ap_CS_fsm_reg[22] ,
    \xa1_2_fu_338_reg[43] ,
    DI,
    \xout1_reg[27] ,
    S,
    Q,
    \add_ln379_reg_3102_reg[31] ,
    tmp_product__14_carry_0,
    q0,
    xa2_2_fu_334_reg,
    P,
    \xout1_reg[3] ,
    \xout1_reg[31] ,
    \xout1_reg[27]_0 ,
    \xout1_reg[27]_1 ,
    \xout1_reg[31]_0 );
  output [0:0]CO;
  output [0:0]\q0_reg[30] ;
  output [1:0]O;
  output [34:0]sext_ln333_1_fu_2459_p1;
  output [1:0]\q0_reg[29] ;
  output [31:0]sext_ln386_fu_2454_p1;
  output [0:0]\ap_CS_fsm_reg[22] ;
  output [31:0]\xa1_2_fu_338_reg[43] ;
  input [1:0]DI;
  input [1:0]\xout1_reg[27] ;
  input [2:0]S;
  input [31:0]Q;
  input [31:0]\add_ln379_reg_3102_reg[31] ;
  input [1:0]tmp_product__14_carry_0;
  input [31:0]q0;
  input [0:0]xa2_2_fu_334_reg;
  input [0:0]P;
  input [1:0]\xout1_reg[3] ;
  input [39:0]\xout1_reg[31] ;
  input [0:0]\xout1_reg[27]_0 ;
  input [2:0]\xout1_reg[27]_1 ;
  input [3:0]\xout1_reg[31]_0 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]O;
  wire [0:0]P;
  wire [31:0]Q;
  wire [2:0]S;
  wire \add_ln379_reg_3102[15]_i_2_n_40 ;
  wire \add_ln379_reg_3102[15]_i_3_n_40 ;
  wire \add_ln379_reg_3102[15]_i_4_n_40 ;
  wire \add_ln379_reg_3102[15]_i_5_n_40 ;
  wire \add_ln379_reg_3102[15]_i_6_n_40 ;
  wire \add_ln379_reg_3102[15]_i_7_n_40 ;
  wire \add_ln379_reg_3102[15]_i_8_n_40 ;
  wire \add_ln379_reg_3102[15]_i_9_n_40 ;
  wire \add_ln379_reg_3102[23]_i_2_n_40 ;
  wire \add_ln379_reg_3102[23]_i_3_n_40 ;
  wire \add_ln379_reg_3102[23]_i_4_n_40 ;
  wire \add_ln379_reg_3102[23]_i_5_n_40 ;
  wire \add_ln379_reg_3102[23]_i_6_n_40 ;
  wire \add_ln379_reg_3102[23]_i_7_n_40 ;
  wire \add_ln379_reg_3102[23]_i_8_n_40 ;
  wire \add_ln379_reg_3102[23]_i_9_n_40 ;
  wire \add_ln379_reg_3102[31]_i_2_n_40 ;
  wire \add_ln379_reg_3102[31]_i_3_n_40 ;
  wire \add_ln379_reg_3102[31]_i_4_n_40 ;
  wire \add_ln379_reg_3102[31]_i_5_n_40 ;
  wire \add_ln379_reg_3102[31]_i_6_n_40 ;
  wire \add_ln379_reg_3102[31]_i_7_n_40 ;
  wire \add_ln379_reg_3102[31]_i_8_n_40 ;
  wire \add_ln379_reg_3102[31]_i_9_n_40 ;
  wire \add_ln379_reg_3102[7]_i_2_n_40 ;
  wire \add_ln379_reg_3102[7]_i_3_n_40 ;
  wire \add_ln379_reg_3102[7]_i_4_n_40 ;
  wire \add_ln379_reg_3102[7]_i_5_n_40 ;
  wire \add_ln379_reg_3102[7]_i_6_n_40 ;
  wire \add_ln379_reg_3102[7]_i_7_n_40 ;
  wire \add_ln379_reg_3102[7]_i_8_n_40 ;
  wire \add_ln379_reg_3102[7]_i_9_n_40 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_40 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_41 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_42 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_43 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_44 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_45 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_46 ;
  wire \add_ln379_reg_3102_reg[15]_i_1_n_47 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_40 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_41 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_42 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_43 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_44 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_45 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_46 ;
  wire \add_ln379_reg_3102_reg[23]_i_1_n_47 ;
  wire [31:0]\add_ln379_reg_3102_reg[31] ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_41 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_42 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_43 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_44 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_45 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_46 ;
  wire \add_ln379_reg_3102_reg[31]_i_1_n_47 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_40 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_41 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_42 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_43 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_44 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_45 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_46 ;
  wire \add_ln379_reg_3102_reg[7]_i_1_n_47 ;
  wire [0:0]\ap_CS_fsm_reg[22] ;
  wire [3:2]grp_fu_667_p0;
  wire [31:0]q0;
  wire [1:0]\q0_reg[29] ;
  wire [0:0]\q0_reg[30] ;
  wire [34:0]sext_ln333_1_fu_2459_p1;
  wire [31:0]sext_ln386_fu_2454_p1;
  wire [1:0]tmp_product__14_carry_0;
  wire tmp_product__14_carry__0_i_10__0_n_40;
  wire tmp_product__14_carry__0_i_11__0_n_40;
  wire tmp_product__14_carry__0_i_12__0_n_40;
  wire tmp_product__14_carry__0_i_13__0_n_40;
  wire tmp_product__14_carry__0_i_14__0_n_40;
  wire tmp_product__14_carry__0_i_15__0_n_40;
  wire tmp_product__14_carry__0_i_16__0_n_40;
  wire tmp_product__14_carry__0_i_17__0_n_40;
  wire tmp_product__14_carry__0_i_18__0_n_40;
  wire tmp_product__14_carry__0_i_19__0_n_40;
  wire tmp_product__14_carry__0_i_1__0_n_40;
  wire tmp_product__14_carry__0_i_20__0_n_40;
  wire tmp_product__14_carry__0_i_21__0_n_40;
  wire tmp_product__14_carry__0_i_22__0_n_40;
  wire tmp_product__14_carry__0_i_23__0_n_40;
  wire tmp_product__14_carry__0_i_24__0_n_40;
  wire tmp_product__14_carry__0_i_2__0_n_40;
  wire tmp_product__14_carry__0_i_3__0_n_40;
  wire tmp_product__14_carry__0_i_4__0_n_40;
  wire tmp_product__14_carry__0_i_5__0_n_40;
  wire tmp_product__14_carry__0_i_6__0_n_40;
  wire tmp_product__14_carry__0_i_7__0_n_40;
  wire tmp_product__14_carry__0_i_8__0_n_40;
  wire tmp_product__14_carry__0_i_9__0_n_40;
  wire tmp_product__14_carry__0_n_40;
  wire tmp_product__14_carry__0_n_41;
  wire tmp_product__14_carry__0_n_42;
  wire tmp_product__14_carry__0_n_43;
  wire tmp_product__14_carry__0_n_44;
  wire tmp_product__14_carry__0_n_45;
  wire tmp_product__14_carry__0_n_46;
  wire tmp_product__14_carry__0_n_47;
  wire tmp_product__14_carry__1_i_10__0_n_40;
  wire tmp_product__14_carry__1_i_11__0_n_40;
  wire tmp_product__14_carry__1_i_12__0_n_40;
  wire tmp_product__14_carry__1_i_13__0_n_40;
  wire tmp_product__14_carry__1_i_14__0_n_40;
  wire tmp_product__14_carry__1_i_15__0_n_40;
  wire tmp_product__14_carry__1_i_16__0_n_40;
  wire tmp_product__14_carry__1_i_17__0_n_40;
  wire tmp_product__14_carry__1_i_18__0_n_40;
  wire tmp_product__14_carry__1_i_19__0_n_40;
  wire tmp_product__14_carry__1_i_1__0_n_40;
  wire tmp_product__14_carry__1_i_20__0_n_40;
  wire tmp_product__14_carry__1_i_21__0_n_40;
  wire tmp_product__14_carry__1_i_22__0_n_40;
  wire tmp_product__14_carry__1_i_2__0_n_40;
  wire tmp_product__14_carry__1_i_3__0_n_40;
  wire tmp_product__14_carry__1_i_4__0_n_40;
  wire tmp_product__14_carry__1_i_5__0_n_40;
  wire tmp_product__14_carry__1_i_6__0_n_40;
  wire tmp_product__14_carry__1_i_7__0_n_40;
  wire tmp_product__14_carry__1_i_8__0_n_40;
  wire tmp_product__14_carry__1_i_9__0_n_40;
  wire tmp_product__14_carry__1_n_40;
  wire tmp_product__14_carry__1_n_41;
  wire tmp_product__14_carry__1_n_42;
  wire tmp_product__14_carry__1_n_43;
  wire tmp_product__14_carry__1_n_44;
  wire tmp_product__14_carry__1_n_45;
  wire tmp_product__14_carry__1_n_46;
  wire tmp_product__14_carry__1_n_47;
  wire tmp_product__14_carry__2_i_10__0_n_40;
  wire tmp_product__14_carry__2_i_11__0_n_40;
  wire tmp_product__14_carry__2_i_12__0_n_40;
  wire tmp_product__14_carry__2_i_13__0_n_40;
  wire tmp_product__14_carry__2_i_14__0_n_40;
  wire tmp_product__14_carry__2_i_15__0_n_40;
  wire tmp_product__14_carry__2_i_16__0_n_40;
  wire tmp_product__14_carry__2_i_17__0_n_40;
  wire tmp_product__14_carry__2_i_19__0_n_40;
  wire tmp_product__14_carry__2_i_1__0_n_40;
  wire tmp_product__14_carry__2_i_21__0_n_40;
  wire tmp_product__14_carry__2_i_22__0_n_40;
  wire tmp_product__14_carry__2_i_2__0_n_40;
  wire tmp_product__14_carry__2_i_3__0_n_40;
  wire tmp_product__14_carry__2_i_4__0_n_40;
  wire tmp_product__14_carry__2_i_5__0_n_40;
  wire tmp_product__14_carry__2_i_6__0_n_40;
  wire tmp_product__14_carry__2_i_7__0_n_40;
  wire tmp_product__14_carry__2_i_8__0_n_40;
  wire tmp_product__14_carry__2_i_9__0_n_40;
  wire tmp_product__14_carry__2_n_40;
  wire tmp_product__14_carry__2_n_41;
  wire tmp_product__14_carry__2_n_42;
  wire tmp_product__14_carry__2_n_43;
  wire tmp_product__14_carry__2_n_44;
  wire tmp_product__14_carry__2_n_45;
  wire tmp_product__14_carry__2_n_46;
  wire tmp_product__14_carry__2_n_47;
  wire tmp_product__14_carry__3_n_46;
  wire tmp_product__14_carry__3_n_47;
  wire tmp_product__14_carry_i_10__0_n_40;
  wire tmp_product__14_carry_i_11__0_n_40;
  wire tmp_product__14_carry_i_12__0_n_40;
  wire tmp_product__14_carry_i_13__0_n_40;
  wire tmp_product__14_carry_i_14__0_n_40;
  wire tmp_product__14_carry_i_15__0_n_40;
  wire tmp_product__14_carry_i_16__0_n_40;
  wire tmp_product__14_carry_i_17__0_n_40;
  wire tmp_product__14_carry_i_18__0_n_40;
  wire tmp_product__14_carry_i_19__0_n_40;
  wire tmp_product__14_carry_i_1__0_n_40;
  wire tmp_product__14_carry_i_20__0_n_40;
  wire tmp_product__14_carry_i_21__0_n_40;
  wire tmp_product__14_carry_i_22__0_n_40;
  wire tmp_product__14_carry_i_2__0_n_40;
  wire tmp_product__14_carry_i_3__0_n_40;
  wire tmp_product__14_carry_i_4__0_n_40;
  wire tmp_product__14_carry_i_5__0_n_40;
  wire tmp_product__14_carry_i_6__0_n_40;
  wire tmp_product__14_carry_i_7__0_n_40;
  wire tmp_product__14_carry_i_9__0_n_40;
  wire tmp_product__14_carry_n_40;
  wire tmp_product__14_carry_n_41;
  wire tmp_product__14_carry_n_42;
  wire tmp_product__14_carry_n_43;
  wire tmp_product__14_carry_n_44;
  wire tmp_product__14_carry_n_45;
  wire tmp_product__14_carry_n_46;
  wire tmp_product__14_carry_n_47;
  wire tmp_product__8_carry_i_1__0_n_40;
  wire tmp_product__8_carry_i_2__0_n_40;
  wire tmp_product__8_carry_i_3__0_n_40;
  wire tmp_product__8_carry_i_4__0_n_40;
  wire tmp_product__8_carry_n_46;
  wire tmp_product__8_carry_n_47;
  wire tmp_product__8_carry_n_55;
  wire tmp_product_carry_i_1__2_n_40;
  wire tmp_product_carry_i_2__2_n_40;
  wire tmp_product_carry_i_3__2_n_40;
  wire tmp_product_carry_i_4__2_n_40;
  wire tmp_product_carry_i_5__2_n_40;
  wire tmp_product_carry_i_6__2_n_40;
  wire tmp_product_carry_n_45;
  wire tmp_product_carry_n_46;
  wire tmp_product_carry_n_47;
  wire tmp_product_carry_n_52;
  wire tmp_product_carry_n_53;
  wire tmp_product_carry_n_54;
  wire tmp_product_carry_n_55;
  wire [31:0]\xa1_2_fu_338_reg[43] ;
  wire [0:0]xa2_2_fu_334_reg;
  wire \xout1[11]_i_2_n_40 ;
  wire \xout1[11]_i_3_n_40 ;
  wire \xout1[11]_i_4_n_40 ;
  wire \xout1[11]_i_5_n_40 ;
  wire \xout1[11]_i_6_n_40 ;
  wire \xout1[11]_i_7_n_40 ;
  wire \xout1[11]_i_8_n_40 ;
  wire \xout1[11]_i_9_n_40 ;
  wire \xout1[19]_i_2_n_40 ;
  wire \xout1[19]_i_3_n_40 ;
  wire \xout1[19]_i_4_n_40 ;
  wire \xout1[19]_i_5_n_40 ;
  wire \xout1[19]_i_6_n_40 ;
  wire \xout1[19]_i_7_n_40 ;
  wire \xout1[19]_i_8_n_40 ;
  wire \xout1[19]_i_9_n_40 ;
  wire \xout1[27]_i_10_n_40 ;
  wire \xout1[27]_i_6_n_40 ;
  wire \xout1[27]_i_7_n_40 ;
  wire \xout1[27]_i_8_n_40 ;
  wire \xout1[27]_i_9_n_40 ;
  wire \xout1[3]_i_10_n_40 ;
  wire \xout1[3]_i_13_n_40 ;
  wire \xout1[3]_i_14_n_40 ;
  wire \xout1[3]_i_15_n_40 ;
  wire \xout1[3]_i_16_n_40 ;
  wire \xout1[3]_i_17_n_40 ;
  wire \xout1[3]_i_18_n_40 ;
  wire \xout1[3]_i_3_n_40 ;
  wire \xout1[3]_i_4_n_40 ;
  wire \xout1[3]_i_5_n_40 ;
  wire \xout1[3]_i_6_n_40 ;
  wire \xout1[3]_i_7_n_40 ;
  wire \xout1[3]_i_8_n_40 ;
  wire \xout1[3]_i_9_n_40 ;
  wire \xout1_reg[11]_i_1_n_40 ;
  wire \xout1_reg[11]_i_1_n_41 ;
  wire \xout1_reg[11]_i_1_n_42 ;
  wire \xout1_reg[11]_i_1_n_43 ;
  wire \xout1_reg[11]_i_1_n_44 ;
  wire \xout1_reg[11]_i_1_n_45 ;
  wire \xout1_reg[11]_i_1_n_46 ;
  wire \xout1_reg[11]_i_1_n_47 ;
  wire \xout1_reg[19]_i_1_n_40 ;
  wire \xout1_reg[19]_i_1_n_41 ;
  wire \xout1_reg[19]_i_1_n_42 ;
  wire \xout1_reg[19]_i_1_n_43 ;
  wire \xout1_reg[19]_i_1_n_44 ;
  wire \xout1_reg[19]_i_1_n_45 ;
  wire \xout1_reg[19]_i_1_n_46 ;
  wire \xout1_reg[19]_i_1_n_47 ;
  wire [1:0]\xout1_reg[27] ;
  wire [0:0]\xout1_reg[27]_0 ;
  wire [2:0]\xout1_reg[27]_1 ;
  wire \xout1_reg[27]_i_1_n_40 ;
  wire \xout1_reg[27]_i_1_n_41 ;
  wire \xout1_reg[27]_i_1_n_42 ;
  wire \xout1_reg[27]_i_1_n_43 ;
  wire \xout1_reg[27]_i_1_n_44 ;
  wire \xout1_reg[27]_i_1_n_45 ;
  wire \xout1_reg[27]_i_1_n_46 ;
  wire \xout1_reg[27]_i_1_n_47 ;
  wire [39:0]\xout1_reg[31] ;
  wire [3:0]\xout1_reg[31]_0 ;
  wire \xout1_reg[31]_i_1_n_45 ;
  wire \xout1_reg[31]_i_1_n_46 ;
  wire \xout1_reg[31]_i_1_n_47 ;
  wire [1:0]\xout1_reg[3] ;
  wire \xout1_reg[3]_i_1_n_40 ;
  wire \xout1_reg[3]_i_1_n_41 ;
  wire \xout1_reg[3]_i_1_n_42 ;
  wire \xout1_reg[3]_i_1_n_43 ;
  wire \xout1_reg[3]_i_1_n_44 ;
  wire \xout1_reg[3]_i_1_n_45 ;
  wire \xout1_reg[3]_i_1_n_46 ;
  wire \xout1_reg[3]_i_1_n_47 ;
  wire \xout1_reg[3]_i_2_n_40 ;
  wire \xout1_reg[3]_i_2_n_41 ;
  wire \xout1_reg[3]_i_2_n_42 ;
  wire \xout1_reg[3]_i_2_n_43 ;
  wire \xout1_reg[3]_i_2_n_44 ;
  wire \xout1_reg[3]_i_2_n_45 ;
  wire \xout1_reg[3]_i_2_n_46 ;
  wire \xout1_reg[3]_i_2_n_47 ;
  wire [7:7]\NLW_add_ln379_reg_3102_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:2]NLW_tmp_product__14_carry__3_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_product__14_carry__3_O_UNCONNECTED;
  wire [7:2]NLW_tmp_product__8_carry_CO_UNCONNECTED;
  wire [7:3]NLW_tmp_product__8_carry_O_UNCONNECTED;
  wire [7:3]NLW_tmp_product_carry_CO_UNCONNECTED;
  wire [7:4]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:3]\NLW_xout1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_xout1_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xout1_reg[3]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_xout1_reg[3]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_2 
       (.I0(\add_ln379_reg_3102_reg[31] [15]),
        .I1(Q[15]),
        .O(\add_ln379_reg_3102[15]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_3 
       (.I0(\add_ln379_reg_3102_reg[31] [14]),
        .I1(Q[14]),
        .O(\add_ln379_reg_3102[15]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_4 
       (.I0(\add_ln379_reg_3102_reg[31] [13]),
        .I1(Q[13]),
        .O(\add_ln379_reg_3102[15]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_5 
       (.I0(\add_ln379_reg_3102_reg[31] [12]),
        .I1(Q[12]),
        .O(\add_ln379_reg_3102[15]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_6 
       (.I0(\add_ln379_reg_3102_reg[31] [11]),
        .I1(Q[11]),
        .O(\add_ln379_reg_3102[15]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_7 
       (.I0(\add_ln379_reg_3102_reg[31] [10]),
        .I1(Q[10]),
        .O(\add_ln379_reg_3102[15]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_8 
       (.I0(\add_ln379_reg_3102_reg[31] [9]),
        .I1(Q[9]),
        .O(\add_ln379_reg_3102[15]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[15]_i_9 
       (.I0(\add_ln379_reg_3102_reg[31] [8]),
        .I1(Q[8]),
        .O(\add_ln379_reg_3102[15]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_2 
       (.I0(\add_ln379_reg_3102_reg[31] [23]),
        .I1(Q[23]),
        .O(\add_ln379_reg_3102[23]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_3 
       (.I0(\add_ln379_reg_3102_reg[31] [22]),
        .I1(Q[22]),
        .O(\add_ln379_reg_3102[23]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_4 
       (.I0(\add_ln379_reg_3102_reg[31] [21]),
        .I1(Q[21]),
        .O(\add_ln379_reg_3102[23]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_5 
       (.I0(\add_ln379_reg_3102_reg[31] [20]),
        .I1(Q[20]),
        .O(\add_ln379_reg_3102[23]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_6 
       (.I0(\add_ln379_reg_3102_reg[31] [19]),
        .I1(Q[19]),
        .O(\add_ln379_reg_3102[23]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_7 
       (.I0(\add_ln379_reg_3102_reg[31] [18]),
        .I1(Q[18]),
        .O(\add_ln379_reg_3102[23]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_8 
       (.I0(\add_ln379_reg_3102_reg[31] [17]),
        .I1(Q[17]),
        .O(\add_ln379_reg_3102[23]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[23]_i_9 
       (.I0(\add_ln379_reg_3102_reg[31] [16]),
        .I1(Q[16]),
        .O(\add_ln379_reg_3102[23]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_2 
       (.I0(Q[31]),
        .I1(\add_ln379_reg_3102_reg[31] [31]),
        .O(\add_ln379_reg_3102[31]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_3 
       (.I0(\add_ln379_reg_3102_reg[31] [30]),
        .I1(Q[30]),
        .O(\add_ln379_reg_3102[31]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_4 
       (.I0(\add_ln379_reg_3102_reg[31] [29]),
        .I1(Q[29]),
        .O(\add_ln379_reg_3102[31]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_5 
       (.I0(\add_ln379_reg_3102_reg[31] [28]),
        .I1(Q[28]),
        .O(\add_ln379_reg_3102[31]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_6 
       (.I0(\add_ln379_reg_3102_reg[31] [27]),
        .I1(Q[27]),
        .O(\add_ln379_reg_3102[31]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_7 
       (.I0(\add_ln379_reg_3102_reg[31] [26]),
        .I1(Q[26]),
        .O(\add_ln379_reg_3102[31]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_8 
       (.I0(\add_ln379_reg_3102_reg[31] [25]),
        .I1(Q[25]),
        .O(\add_ln379_reg_3102[31]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[31]_i_9 
       (.I0(\add_ln379_reg_3102_reg[31] [24]),
        .I1(Q[24]),
        .O(\add_ln379_reg_3102[31]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_2 
       (.I0(\add_ln379_reg_3102_reg[31] [7]),
        .I1(Q[7]),
        .O(\add_ln379_reg_3102[7]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_3 
       (.I0(\add_ln379_reg_3102_reg[31] [6]),
        .I1(Q[6]),
        .O(\add_ln379_reg_3102[7]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_4 
       (.I0(\add_ln379_reg_3102_reg[31] [5]),
        .I1(Q[5]),
        .O(\add_ln379_reg_3102[7]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_5 
       (.I0(\add_ln379_reg_3102_reg[31] [4]),
        .I1(Q[4]),
        .O(\add_ln379_reg_3102[7]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_6 
       (.I0(\add_ln379_reg_3102_reg[31] [3]),
        .I1(Q[3]),
        .O(\add_ln379_reg_3102[7]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_7 
       (.I0(\add_ln379_reg_3102_reg[31] [2]),
        .I1(Q[2]),
        .O(\add_ln379_reg_3102[7]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_8 
       (.I0(\add_ln379_reg_3102_reg[31] [1]),
        .I1(Q[1]),
        .O(\add_ln379_reg_3102[7]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln379_reg_3102[7]_i_9 
       (.I0(\add_ln379_reg_3102_reg[31] [0]),
        .I1(Q[0]),
        .O(\add_ln379_reg_3102[7]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln379_reg_3102_reg[15]_i_1 
       (.CI(\add_ln379_reg_3102_reg[7]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln379_reg_3102_reg[15]_i_1_n_40 ,\add_ln379_reg_3102_reg[15]_i_1_n_41 ,\add_ln379_reg_3102_reg[15]_i_1_n_42 ,\add_ln379_reg_3102_reg[15]_i_1_n_43 ,\add_ln379_reg_3102_reg[15]_i_1_n_44 ,\add_ln379_reg_3102_reg[15]_i_1_n_45 ,\add_ln379_reg_3102_reg[15]_i_1_n_46 ,\add_ln379_reg_3102_reg[15]_i_1_n_47 }),
        .DI(\add_ln379_reg_3102_reg[31] [15:8]),
        .O(sext_ln386_fu_2454_p1[15:8]),
        .S({\add_ln379_reg_3102[15]_i_2_n_40 ,\add_ln379_reg_3102[15]_i_3_n_40 ,\add_ln379_reg_3102[15]_i_4_n_40 ,\add_ln379_reg_3102[15]_i_5_n_40 ,\add_ln379_reg_3102[15]_i_6_n_40 ,\add_ln379_reg_3102[15]_i_7_n_40 ,\add_ln379_reg_3102[15]_i_8_n_40 ,\add_ln379_reg_3102[15]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln379_reg_3102_reg[23]_i_1 
       (.CI(\add_ln379_reg_3102_reg[15]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\add_ln379_reg_3102_reg[23]_i_1_n_40 ,\add_ln379_reg_3102_reg[23]_i_1_n_41 ,\add_ln379_reg_3102_reg[23]_i_1_n_42 ,\add_ln379_reg_3102_reg[23]_i_1_n_43 ,\add_ln379_reg_3102_reg[23]_i_1_n_44 ,\add_ln379_reg_3102_reg[23]_i_1_n_45 ,\add_ln379_reg_3102_reg[23]_i_1_n_46 ,\add_ln379_reg_3102_reg[23]_i_1_n_47 }),
        .DI(\add_ln379_reg_3102_reg[31] [23:16]),
        .O(sext_ln386_fu_2454_p1[23:16]),
        .S({\add_ln379_reg_3102[23]_i_2_n_40 ,\add_ln379_reg_3102[23]_i_3_n_40 ,\add_ln379_reg_3102[23]_i_4_n_40 ,\add_ln379_reg_3102[23]_i_5_n_40 ,\add_ln379_reg_3102[23]_i_6_n_40 ,\add_ln379_reg_3102[23]_i_7_n_40 ,\add_ln379_reg_3102[23]_i_8_n_40 ,\add_ln379_reg_3102[23]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln379_reg_3102_reg[31]_i_1 
       (.CI(\add_ln379_reg_3102_reg[23]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln379_reg_3102_reg[31]_i_1_CO_UNCONNECTED [7],\add_ln379_reg_3102_reg[31]_i_1_n_41 ,\add_ln379_reg_3102_reg[31]_i_1_n_42 ,\add_ln379_reg_3102_reg[31]_i_1_n_43 ,\add_ln379_reg_3102_reg[31]_i_1_n_44 ,\add_ln379_reg_3102_reg[31]_i_1_n_45 ,\add_ln379_reg_3102_reg[31]_i_1_n_46 ,\add_ln379_reg_3102_reg[31]_i_1_n_47 }),
        .DI({1'b0,\add_ln379_reg_3102_reg[31] [30:24]}),
        .O(sext_ln386_fu_2454_p1[31:24]),
        .S({\add_ln379_reg_3102[31]_i_2_n_40 ,\add_ln379_reg_3102[31]_i_3_n_40 ,\add_ln379_reg_3102[31]_i_4_n_40 ,\add_ln379_reg_3102[31]_i_5_n_40 ,\add_ln379_reg_3102[31]_i_6_n_40 ,\add_ln379_reg_3102[31]_i_7_n_40 ,\add_ln379_reg_3102[31]_i_8_n_40 ,\add_ln379_reg_3102[31]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln379_reg_3102_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln379_reg_3102_reg[7]_i_1_n_40 ,\add_ln379_reg_3102_reg[7]_i_1_n_41 ,\add_ln379_reg_3102_reg[7]_i_1_n_42 ,\add_ln379_reg_3102_reg[7]_i_1_n_43 ,\add_ln379_reg_3102_reg[7]_i_1_n_44 ,\add_ln379_reg_3102_reg[7]_i_1_n_45 ,\add_ln379_reg_3102_reg[7]_i_1_n_46 ,\add_ln379_reg_3102_reg[7]_i_1_n_47 }),
        .DI(\add_ln379_reg_3102_reg[31] [7:0]),
        .O(sext_ln386_fu_2454_p1[7:0]),
        .S({\add_ln379_reg_3102[7]_i_2_n_40 ,\add_ln379_reg_3102[7]_i_3_n_40 ,\add_ln379_reg_3102[7]_i_4_n_40 ,\add_ln379_reg_3102[7]_i_5_n_40 ,\add_ln379_reg_3102[7]_i_6_n_40 ,\add_ln379_reg_3102[7]_i_7_n_40 ,\add_ln379_reg_3102[7]_i_8_n_40 ,\add_ln379_reg_3102[7]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry_n_40,tmp_product__14_carry_n_41,tmp_product__14_carry_n_42,tmp_product__14_carry_n_43,tmp_product__14_carry_n_44,tmp_product__14_carry_n_45,tmp_product__14_carry_n_46,tmp_product__14_carry_n_47}),
        .DI({tmp_product__14_carry_i_1__0_n_40,tmp_product__14_carry_i_2__0_n_40,tmp_product__14_carry_i_3__0_n_40,tmp_product__14_carry_i_4__0_n_40,tmp_product__14_carry_i_5__0_n_40,tmp_product__14_carry_i_6__0_n_40,tmp_product__14_carry_i_7__0_n_40,grp_fu_667_p0[2]}),
        .O(sext_ln333_1_fu_2459_p1[7:0]),
        .S({tmp_product__14_carry_i_9__0_n_40,tmp_product__14_carry_i_10__0_n_40,tmp_product__14_carry_i_11__0_n_40,tmp_product__14_carry_i_12__0_n_40,tmp_product__14_carry_i_13__0_n_40,tmp_product__14_carry_i_14__0_n_40,tmp_product__14_carry_i_15__0_n_40,tmp_product__14_carry_i_16__0_n_40}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__0
       (.CI(tmp_product__14_carry_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__0_n_40,tmp_product__14_carry__0_n_41,tmp_product__14_carry__0_n_42,tmp_product__14_carry__0_n_43,tmp_product__14_carry__0_n_44,tmp_product__14_carry__0_n_45,tmp_product__14_carry__0_n_46,tmp_product__14_carry__0_n_47}),
        .DI({tmp_product__14_carry__0_i_1__0_n_40,tmp_product__14_carry__0_i_2__0_n_40,tmp_product__14_carry__0_i_3__0_n_40,tmp_product__14_carry__0_i_4__0_n_40,tmp_product__14_carry__0_i_5__0_n_40,tmp_product__14_carry__0_i_6__0_n_40,tmp_product__14_carry__0_i_7__0_n_40,tmp_product__14_carry__0_i_8__0_n_40}),
        .O(sext_ln333_1_fu_2459_p1[15:8]),
        .S({tmp_product__14_carry__0_i_9__0_n_40,tmp_product__14_carry__0_i_10__0_n_40,tmp_product__14_carry__0_i_11__0_n_40,tmp_product__14_carry__0_i_12__0_n_40,tmp_product__14_carry__0_i_13__0_n_40,tmp_product__14_carry__0_i_14__0_n_40,tmp_product__14_carry__0_i_15__0_n_40,tmp_product__14_carry__0_i_16__0_n_40}));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_10__0
       (.I0(tmp_product__14_carry__0_i_2__0_n_40),
        .I1(tmp_product__14_carry__0_i_22__0_n_40),
        .I2(tmp_product__14_carry__0_i_17__0_n_40),
        .I3(q0[12]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[12]),
        .O(tmp_product__14_carry__0_i_10__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_11__0
       (.I0(tmp_product__14_carry__0_i_3__0_n_40),
        .I1(tmp_product__14_carry__0_i_18__0_n_40),
        .I2(tmp_product__14_carry__0_i_20__0_n_40),
        .I3(q0[11]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[11]),
        .O(tmp_product__14_carry__0_i_11__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_12__0
       (.I0(tmp_product__14_carry__0_i_4__0_n_40),
        .I1(tmp_product__14_carry__0_i_19__0_n_40),
        .I2(tmp_product__14_carry__0_i_22__0_n_40),
        .I3(q0[10]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[10]),
        .O(tmp_product__14_carry__0_i_12__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_13__0
       (.I0(tmp_product__14_carry__0_i_5__0_n_40),
        .I1(tmp_product__14_carry__0_i_23__0_n_40),
        .I2(tmp_product__14_carry__0_i_18__0_n_40),
        .I3(q0[9]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[9]),
        .O(tmp_product__14_carry__0_i_13__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_14__0
       (.I0(tmp_product__14_carry__0_i_6__0_n_40),
        .I1(tmp_product__14_carry__0_i_24__0_n_40),
        .I2(tmp_product__14_carry__0_i_19__0_n_40),
        .I3(q0[8]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[8]),
        .O(tmp_product__14_carry__0_i_14__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_15__0
       (.I0(tmp_product__14_carry__0_i_7__0_n_40),
        .I1(tmp_product__14_carry_i_21__0_n_40),
        .I2(tmp_product__14_carry__0_i_23__0_n_40),
        .I3(q0[7]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[7]),
        .O(tmp_product__14_carry__0_i_15__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_16__0
       (.I0(tmp_product__14_carry__0_i_8__0_n_40),
        .I1(tmp_product__14_carry_i_17__0_n_40),
        .I2(tmp_product__14_carry__0_i_24__0_n_40),
        .I3(q0[6]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[6]),
        .O(tmp_product__14_carry__0_i_16__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_17__0
       (.I0(q0[16]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[16]),
        .O(tmp_product__14_carry__0_i_17__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_18__0
       (.I0(q0[13]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[13]),
        .O(tmp_product__14_carry__0_i_18__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_19__0
       (.I0(q0[12]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[12]),
        .O(tmp_product__14_carry__0_i_19__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_1__0
       (.I0(q0[12]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[12]),
        .I3(sext_ln386_fu_2454_p1[14]),
        .I4(q0[14]),
        .I5(tmp_product__14_carry__0_i_17__0_n_40),
        .O(tmp_product__14_carry__0_i_1__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_20__0
       (.I0(q0[15]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[15]),
        .O(tmp_product__14_carry__0_i_20__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_21__0
       (.I0(q0[17]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[17]),
        .O(tmp_product__14_carry__0_i_21__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_22__0
       (.I0(q0[14]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[14]),
        .O(tmp_product__14_carry__0_i_22__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_23__0
       (.I0(q0[11]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[11]),
        .O(tmp_product__14_carry__0_i_23__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__0_i_24__0
       (.I0(q0[10]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[10]),
        .O(tmp_product__14_carry__0_i_24__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_2__0
       (.I0(q0[15]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[15]),
        .I3(sext_ln386_fu_2454_p1[11]),
        .I4(q0[11]),
        .I5(tmp_product__14_carry__0_i_18__0_n_40),
        .O(tmp_product__14_carry__0_i_2__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_3__0
       (.I0(q0[14]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[14]),
        .I3(sext_ln386_fu_2454_p1[10]),
        .I4(q0[10]),
        .I5(tmp_product__14_carry__0_i_19__0_n_40),
        .O(tmp_product__14_carry__0_i_3__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_4__0
       (.I0(q0[9]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[9]),
        .I3(sext_ln386_fu_2454_p1[11]),
        .I4(q0[11]),
        .I5(tmp_product__14_carry__0_i_18__0_n_40),
        .O(tmp_product__14_carry__0_i_4__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_5__0
       (.I0(q0[8]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[8]),
        .I3(sext_ln386_fu_2454_p1[10]),
        .I4(q0[10]),
        .I5(tmp_product__14_carry__0_i_19__0_n_40),
        .O(tmp_product__14_carry__0_i_5__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_6__0
       (.I0(q0[11]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[11]),
        .I3(sext_ln386_fu_2454_p1[7]),
        .I4(q0[7]),
        .I5(tmp_product__14_carry_i_21__0_n_40),
        .O(tmp_product__14_carry__0_i_6__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__0_i_7__0
       (.I0(q0[10]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[10]),
        .I3(sext_ln386_fu_2454_p1[6]),
        .I4(q0[6]),
        .I5(tmp_product__14_carry_i_17__0_n_40),
        .O(tmp_product__14_carry__0_i_7__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__0_i_8__0
       (.I0(q0[5]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[5]),
        .I3(sext_ln386_fu_2454_p1[7]),
        .I4(q0[7]),
        .I5(tmp_product__14_carry_i_21__0_n_40),
        .O(tmp_product__14_carry__0_i_8__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__0_i_9__0
       (.I0(tmp_product__14_carry__0_i_1__0_n_40),
        .I1(tmp_product__14_carry__0_i_20__0_n_40),
        .I2(tmp_product__14_carry__0_i_21__0_n_40),
        .I3(q0[13]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[13]),
        .O(tmp_product__14_carry__0_i_9__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__1
       (.CI(tmp_product__14_carry__0_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__1_n_40,tmp_product__14_carry__1_n_41,tmp_product__14_carry__1_n_42,tmp_product__14_carry__1_n_43,tmp_product__14_carry__1_n_44,tmp_product__14_carry__1_n_45,tmp_product__14_carry__1_n_46,tmp_product__14_carry__1_n_47}),
        .DI({tmp_product__14_carry__1_i_1__0_n_40,tmp_product__14_carry__1_i_2__0_n_40,tmp_product__14_carry__1_i_3__0_n_40,tmp_product__14_carry__1_i_4__0_n_40,tmp_product__14_carry__1_i_5__0_n_40,tmp_product__14_carry__1_i_6__0_n_40,tmp_product__14_carry__1_i_7__0_n_40,tmp_product__14_carry__1_i_8__0_n_40}),
        .O(sext_ln333_1_fu_2459_p1[23:16]),
        .S({tmp_product__14_carry__1_i_9__0_n_40,tmp_product__14_carry__1_i_10__0_n_40,tmp_product__14_carry__1_i_11__0_n_40,tmp_product__14_carry__1_i_12__0_n_40,tmp_product__14_carry__1_i_13__0_n_40,tmp_product__14_carry__1_i_14__0_n_40,tmp_product__14_carry__1_i_15__0_n_40,tmp_product__14_carry__1_i_16__0_n_40}));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    tmp_product__14_carry__1_i_10__0
       (.I0(tmp_product__14_carry__1_i_2__0_n_40),
        .I1(sext_ln386_fu_2454_p1[22]),
        .I2(tmp_product__14_carry_0[1]),
        .I3(q0[22]),
        .I4(tmp_product__14_carry__1_i_20__0_n_40),
        .I5(tmp_product__14_carry__1_i_17__0_n_40),
        .O(tmp_product__14_carry__1_i_10__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__1_i_11__0
       (.I0(tmp_product__14_carry__1_i_3__0_n_40),
        .I1(tmp_product__14_carry__1_i_18__0_n_40),
        .I2(sext_ln386_fu_2454_p1[23]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[23]),
        .I5(tmp_product__14_carry__1_i_21__0_n_40),
        .O(tmp_product__14_carry__1_i_11__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__1_i_12__0
       (.I0(tmp_product__14_carry__1_i_4__0_n_40),
        .I1(tmp_product__14_carry__1_i_17__0_n_40),
        .I2(sext_ln386_fu_2454_p1[22]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[22]),
        .I5(tmp_product__14_carry__1_i_22__0_n_40),
        .O(tmp_product__14_carry__1_i_12__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_13__0
       (.I0(tmp_product__14_carry__1_i_5__0_n_40),
        .I1(tmp_product__14_carry__1_i_21__0_n_40),
        .I2(tmp_product__14_carry__1_i_18__0_n_40),
        .I3(q0[17]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[17]),
        .O(tmp_product__14_carry__1_i_13__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_14__0
       (.I0(tmp_product__14_carry__1_i_6__0_n_40),
        .I1(tmp_product__14_carry__1_i_22__0_n_40),
        .I2(tmp_product__14_carry__1_i_17__0_n_40),
        .I3(q0[16]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[16]),
        .O(tmp_product__14_carry__1_i_14__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_15__0
       (.I0(tmp_product__14_carry__1_i_7__0_n_40),
        .I1(tmp_product__14_carry__0_i_21__0_n_40),
        .I2(tmp_product__14_carry__1_i_21__0_n_40),
        .I3(q0[15]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[15]),
        .O(tmp_product__14_carry__1_i_15__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__1_i_16__0
       (.I0(tmp_product__14_carry__1_i_8__0_n_40),
        .I1(tmp_product__14_carry__0_i_17__0_n_40),
        .I2(tmp_product__14_carry__1_i_22__0_n_40),
        .I3(q0[14]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[14]),
        .O(tmp_product__14_carry__1_i_16__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_17__0
       (.I0(q0[20]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[20]),
        .O(tmp_product__14_carry__1_i_17__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_18__0
       (.I0(q0[21]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[21]),
        .O(tmp_product__14_carry__1_i_18__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_19__0
       (.I0(q0[25]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[25]),
        .O(tmp_product__14_carry__1_i_19__0_n_40));
  LUT6 #(
    .INIT(64'hF5F5DD445050DD44)) 
    tmp_product__14_carry__1_i_1__0
       (.I0(tmp_product__14_carry__1_i_17__0_n_40),
        .I1(sext_ln386_fu_2454_p1[22]),
        .I2(q0[22]),
        .I3(sext_ln386_fu_2454_p1[24]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[24]),
        .O(tmp_product__14_carry__1_i_1__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_20__0
       (.I0(q0[24]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[24]),
        .O(tmp_product__14_carry__1_i_20__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_21__0
       (.I0(q0[19]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[19]),
        .O(tmp_product__14_carry__1_i_21__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__1_i_22__0
       (.I0(q0[18]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[18]),
        .O(tmp_product__14_carry__1_i_22__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_2__0
       (.I0(q0[23]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[23]),
        .I3(sext_ln386_fu_2454_p1[19]),
        .I4(q0[19]),
        .I5(tmp_product__14_carry__1_i_18__0_n_40),
        .O(tmp_product__14_carry__1_i_2__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_3__0
       (.I0(q0[22]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[22]),
        .I3(sext_ln386_fu_2454_p1[18]),
        .I4(q0[18]),
        .I5(tmp_product__14_carry__1_i_17__0_n_40),
        .O(tmp_product__14_carry__1_i_3__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_4__0
       (.I0(q0[17]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[17]),
        .I3(sext_ln386_fu_2454_p1[19]),
        .I4(q0[19]),
        .I5(tmp_product__14_carry__1_i_18__0_n_40),
        .O(tmp_product__14_carry__1_i_4__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_5__0
       (.I0(q0[16]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[16]),
        .I3(sext_ln386_fu_2454_p1[18]),
        .I4(q0[18]),
        .I5(tmp_product__14_carry__1_i_17__0_n_40),
        .O(tmp_product__14_carry__1_i_5__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_6__0
       (.I0(q0[19]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[19]),
        .I3(sext_ln386_fu_2454_p1[15]),
        .I4(q0[15]),
        .I5(tmp_product__14_carry__0_i_21__0_n_40),
        .O(tmp_product__14_carry__1_i_6__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__1_i_7__0
       (.I0(q0[18]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[18]),
        .I3(sext_ln386_fu_2454_p1[14]),
        .I4(q0[14]),
        .I5(tmp_product__14_carry__0_i_17__0_n_40),
        .O(tmp_product__14_carry__1_i_7__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry__1_i_8__0
       (.I0(q0[13]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[13]),
        .I3(sext_ln386_fu_2454_p1[15]),
        .I4(q0[15]),
        .I5(tmp_product__14_carry__0_i_21__0_n_40),
        .O(tmp_product__14_carry__1_i_8__0_n_40));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    tmp_product__14_carry__1_i_9__0
       (.I0(tmp_product__14_carry__1_i_1__0_n_40),
        .I1(sext_ln386_fu_2454_p1[23]),
        .I2(tmp_product__14_carry_0[1]),
        .I3(q0[23]),
        .I4(tmp_product__14_carry__1_i_19__0_n_40),
        .I5(tmp_product__14_carry__1_i_18__0_n_40),
        .O(tmp_product__14_carry__1_i_9__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__2
       (.CI(tmp_product__14_carry__1_n_40),
        .CI_TOP(1'b0),
        .CO({tmp_product__14_carry__2_n_40,tmp_product__14_carry__2_n_41,tmp_product__14_carry__2_n_42,tmp_product__14_carry__2_n_43,tmp_product__14_carry__2_n_44,tmp_product__14_carry__2_n_45,tmp_product__14_carry__2_n_46,tmp_product__14_carry__2_n_47}),
        .DI({tmp_product__14_carry__2_i_1__0_n_40,tmp_product__14_carry__2_i_2__0_n_40,tmp_product__14_carry__2_i_3__0_n_40,tmp_product__14_carry__2_i_4__0_n_40,tmp_product__14_carry__2_i_5__0_n_40,tmp_product__14_carry__2_i_6__0_n_40,tmp_product__14_carry__2_i_7__0_n_40,tmp_product__14_carry__2_i_8__0_n_40}),
        .O(sext_ln333_1_fu_2459_p1[31:24]),
        .S({tmp_product__14_carry__2_i_9__0_n_40,tmp_product__14_carry__2_i_10__0_n_40,tmp_product__14_carry__2_i_11__0_n_40,tmp_product__14_carry__2_i_12__0_n_40,tmp_product__14_carry__2_i_13__0_n_40,tmp_product__14_carry__2_i_14__0_n_40,tmp_product__14_carry__2_i_15__0_n_40,tmp_product__14_carry__2_i_16__0_n_40}));
  LUT5 #(
    .INIT(32'hC96C93C9)) 
    tmp_product__14_carry__2_i_10__0
       (.I0(tmp_product__14_carry__2_i_21__0_n_40),
        .I1(tmp_product__14_carry__2_i_22__0_n_40),
        .I2(tmp_product__8_carry_n_55),
        .I3(tmp_product__14_carry__2_i_17__0_n_40),
        .I4(tmp_product_carry_n_52),
        .O(tmp_product__14_carry__2_i_10__0_n_40));
  LUT5 #(
    .INIT(32'h69969669)) 
    tmp_product__14_carry__2_i_11__0
       (.I0(tmp_product__14_carry__2_i_3__0_n_40),
        .I1(tmp_product__8_carry_n_55),
        .I2(tmp_product_carry_n_52),
        .I3(tmp_product__14_carry__2_i_17__0_n_40),
        .I4(tmp_product__14_carry__2_i_21__0_n_40),
        .O(tmp_product__14_carry__2_i_11__0_n_40));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    tmp_product__14_carry__2_i_12__0
       (.I0(tmp_product__14_carry__2_i_4__0_n_40),
        .I1(tmp_product__14_carry__2_i_19__0_n_40),
        .I2(tmp_product_carry_n_53),
        .I3(\q0_reg[29] [0]),
        .I4(tmp_product_carry_n_54),
        .I5(tmp_product__14_carry__2_i_17__0_n_40),
        .O(tmp_product__14_carry__2_i_12__0_n_40));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    tmp_product__14_carry__2_i_13__0
       (.I0(tmp_product_carry_n_54),
        .I1(tmp_product__14_carry__2_i_17__0_n_40),
        .I2(tmp_product__14_carry__1_i_19__0_n_40),
        .I3(tmp_product__14_carry__2_i_19__0_n_40),
        .I4(tmp_product_carry_n_55),
        .I5(tmp_product__14_carry__1_i_20__0_n_40),
        .O(tmp_product__14_carry__2_i_13__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry__2_i_14__0
       (.I0(tmp_product__14_carry__2_i_6__0_n_40),
        .I1(tmp_product_carry_n_55),
        .I2(tmp_product__14_carry__2_i_19__0_n_40),
        .I3(q0[24]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[24]),
        .O(tmp_product__14_carry__2_i_14__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__2_i_15__0
       (.I0(tmp_product__14_carry__2_i_7__0_n_40),
        .I1(tmp_product__14_carry__2_i_17__0_n_40),
        .I2(sext_ln386_fu_2454_p1[23]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[23]),
        .I5(tmp_product__14_carry__1_i_19__0_n_40),
        .O(tmp_product__14_carry__2_i_15__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry__2_i_16__0
       (.I0(tmp_product__14_carry__2_i_8__0_n_40),
        .I1(tmp_product__14_carry__2_i_19__0_n_40),
        .I2(sext_ln386_fu_2454_p1[22]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[22]),
        .I5(tmp_product__14_carry__1_i_20__0_n_40),
        .O(tmp_product__14_carry__2_i_16__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_17__0
       (.I0(q0[27]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[27]),
        .O(tmp_product__14_carry__2_i_17__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_18__0
       (.I0(q0[28]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[28]),
        .O(\q0_reg[29] [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_19__0
       (.I0(q0[26]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[26]),
        .O(tmp_product__14_carry__2_i_19__0_n_40));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    tmp_product__14_carry__2_i_1__0
       (.I0(tmp_product__8_carry_n_55),
        .I1(tmp_product__14_carry__2_i_17__0_n_40),
        .I2(tmp_product_carry_n_52),
        .I3(O[0]),
        .I4(CO),
        .I5(\q0_reg[29] [0]),
        .O(tmp_product__14_carry__2_i_1__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry__2_i_20__0
       (.I0(q0[29]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[29]),
        .O(\q0_reg[29] [1]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry__2_i_21__0
       (.I0(tmp_product_carry_n_53),
        .I1(sext_ln386_fu_2454_p1[26]),
        .I2(q0[26]),
        .I3(sext_ln386_fu_2454_p1[28]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[28]),
        .O(tmp_product__14_carry__2_i_21__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    tmp_product__14_carry__2_i_22__0
       (.I0(sext_ln386_fu_2454_p1[28]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[28]),
        .I3(CO),
        .I4(O[0]),
        .O(tmp_product__14_carry__2_i_22__0_n_40));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    tmp_product__14_carry__2_i_2__0
       (.I0(\q0_reg[29] [0]),
        .I1(tmp_product__14_carry__2_i_19__0_n_40),
        .I2(tmp_product_carry_n_53),
        .I3(tmp_product__8_carry_n_55),
        .I4(tmp_product_carry_n_52),
        .I5(tmp_product__14_carry__2_i_17__0_n_40),
        .O(tmp_product__14_carry__2_i_2__0_n_40));
  LUT5 #(
    .INIT(32'h0EE0E00E)) 
    tmp_product__14_carry__2_i_3__0
       (.I0(tmp_product__14_carry__2_i_17__0_n_40),
        .I1(tmp_product_carry_n_54),
        .I2(\q0_reg[29] [0]),
        .I3(tmp_product_carry_n_53),
        .I4(tmp_product__14_carry__2_i_19__0_n_40),
        .O(tmp_product__14_carry__2_i_3__0_n_40));
  LUT6 #(
    .INIT(64'h3055300003000355)) 
    tmp_product__14_carry__2_i_4__0
       (.I0(sext_ln386_fu_2454_p1[25]),
        .I1(q0[25]),
        .I2(q0[27]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(sext_ln386_fu_2454_p1[27]),
        .I5(tmp_product_carry_n_54),
        .O(tmp_product__14_carry__2_i_4__0_n_40));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    tmp_product__14_carry__2_i_5__0
       (.I0(sext_ln386_fu_2454_p1[25]),
        .I1(q0[25]),
        .I2(q0[27]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(sext_ln386_fu_2454_p1[27]),
        .I5(tmp_product_carry_n_54),
        .O(tmp_product__14_carry__2_i_5__0_n_40));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    tmp_product__14_carry__2_i_6__0
       (.I0(q0[27]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[27]),
        .I3(sext_ln386_fu_2454_p1[23]),
        .I4(q0[23]),
        .I5(tmp_product__14_carry__1_i_19__0_n_40),
        .O(tmp_product__14_carry__2_i_6__0_n_40));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry__2_i_7__0
       (.I0(tmp_product__14_carry__2_i_19__0_n_40),
        .I1(sext_ln386_fu_2454_p1[22]),
        .I2(q0[22]),
        .I3(sext_ln386_fu_2454_p1[24]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[24]),
        .O(tmp_product__14_carry__2_i_7__0_n_40));
  LUT6 #(
    .INIT(64'hF5F5DD445050DD44)) 
    tmp_product__14_carry__2_i_8__0
       (.I0(tmp_product__14_carry__1_i_18__0_n_40),
        .I1(sext_ln386_fu_2454_p1[23]),
        .I2(q0[23]),
        .I3(sext_ln386_fu_2454_p1[25]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[25]),
        .O(tmp_product__14_carry__2_i_8__0_n_40));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__14_carry__2_i_9__0
       (.I0(tmp_product__14_carry__2_i_1__0_n_40),
        .I1(O[1]),
        .I2(\q0_reg[29] [1]),
        .I3(\q0_reg[29] [0]),
        .I4(O[0]),
        .I5(CO),
        .O(tmp_product__14_carry__2_i_9__0_n_40));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product__14_carry__3
       (.CI(tmp_product__14_carry__2_n_40),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product__14_carry__3_CO_UNCONNECTED[7:2],tmp_product__14_carry__3_n_46,tmp_product__14_carry__3_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xout1_reg[27] }),
        .O({NLW_tmp_product__14_carry__3_O_UNCONNECTED[7:3],sext_ln333_1_fu_2459_p1[34:32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_10__0
       (.I0(tmp_product__14_carry_i_2__0_n_40),
        .I1(tmp_product__14_carry_i_19__0_n_40),
        .I2(tmp_product__14_carry_i_17__0_n_40),
        .I3(q0[4]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[4]),
        .O(tmp_product__14_carry_i_10__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry_i_11__0
       (.I0(tmp_product__14_carry_i_3__0_n_40),
        .I1(tmp_product__14_carry_i_18__0_n_40),
        .I2(sext_ln386_fu_2454_p1[3]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[3]),
        .I5(tmp_product__14_carry_i_20__0_n_40),
        .O(tmp_product__14_carry_i_11__0_n_40));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_product__14_carry_i_12__0
       (.I0(tmp_product__14_carry_i_4__0_n_40),
        .I1(tmp_product__14_carry_i_19__0_n_40),
        .I2(sext_ln386_fu_2454_p1[2]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[2]),
        .I5(tmp_product__14_carry_i_22__0_n_40),
        .O(tmp_product__14_carry_i_12__0_n_40));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_13__0
       (.I0(tmp_product__14_carry_i_5__0_n_40),
        .I1(grp_fu_667_p0[3]),
        .I2(tmp_product__14_carry_i_20__0_n_40),
        .I3(q0[1]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[1]),
        .O(tmp_product__14_carry_i_13__0_n_40));
  LUT6 #(
    .INIT(64'h9999A55A6666A55A)) 
    tmp_product__14_carry_i_14__0
       (.I0(tmp_product__14_carry_i_22__0_n_40),
        .I1(q0[2]),
        .I2(sext_ln386_fu_2454_p1[2]),
        .I3(sext_ln386_fu_2454_p1[0]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[0]),
        .O(tmp_product__14_carry_i_14__0_n_40));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    tmp_product__14_carry_i_15__0
       (.I0(sext_ln386_fu_2454_p1[3]),
        .I1(q0[3]),
        .I2(sext_ln386_fu_2454_p1[1]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[1]),
        .O(tmp_product__14_carry_i_15__0_n_40));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    tmp_product__14_carry_i_16__0
       (.I0(sext_ln386_fu_2454_p1[2]),
        .I1(q0[2]),
        .I2(sext_ln386_fu_2454_p1[0]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[0]),
        .O(tmp_product__14_carry_i_16__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_17__0
       (.I0(q0[8]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[8]),
        .O(tmp_product__14_carry_i_17__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_18__0
       (.I0(q0[7]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[7]),
        .O(tmp_product__14_carry_i_18__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_19__0
       (.I0(q0[6]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[6]),
        .O(tmp_product__14_carry_i_19__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry_i_1__0
       (.I0(q0[4]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[4]),
        .I3(sext_ln386_fu_2454_p1[6]),
        .I4(q0[6]),
        .I5(tmp_product__14_carry_i_17__0_n_40),
        .O(tmp_product__14_carry_i_1__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_20__0
       (.I0(q0[5]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[5]),
        .O(tmp_product__14_carry_i_20__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_21__0
       (.I0(q0[9]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[9]),
        .O(tmp_product__14_carry_i_21__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_22__0
       (.I0(q0[4]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[4]),
        .O(tmp_product__14_carry_i_22__0_n_40));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_23__0
       (.I0(q0[3]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[3]),
        .O(grp_fu_667_p0[3]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry_i_2__0
       (.I0(tmp_product__14_carry_i_18__0_n_40),
        .I1(sext_ln386_fu_2454_p1[3]),
        .I2(q0[3]),
        .I3(sext_ln386_fu_2454_p1[5]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[5]),
        .O(tmp_product__14_carry_i_2__0_n_40));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    tmp_product__14_carry_i_3__0
       (.I0(tmp_product__14_carry_i_19__0_n_40),
        .I1(sext_ln386_fu_2454_p1[2]),
        .I2(q0[2]),
        .I3(sext_ln386_fu_2454_p1[4]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(q0[4]),
        .O(tmp_product__14_carry_i_3__0_n_40));
  LUT6 #(
    .INIT(64'hFFCF774747440300)) 
    tmp_product__14_carry_i_4__0
       (.I0(q0[1]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[1]),
        .I3(sext_ln386_fu_2454_p1[3]),
        .I4(q0[3]),
        .I5(tmp_product__14_carry_i_20__0_n_40),
        .O(tmp_product__14_carry_i_4__0_n_40));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    tmp_product__14_carry_i_5__0
       (.I0(sext_ln386_fu_2454_p1[2]),
        .I1(q0[2]),
        .I2(sext_ln386_fu_2454_p1[4]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[4]),
        .O(tmp_product__14_carry_i_5__0_n_40));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    tmp_product__14_carry_i_6__0
       (.I0(sext_ln386_fu_2454_p1[2]),
        .I1(q0[2]),
        .I2(sext_ln386_fu_2454_p1[4]),
        .I3(tmp_product__14_carry_0[1]),
        .I4(q0[4]),
        .O(tmp_product__14_carry_i_6__0_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_7__0
       (.I0(q0[3]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[3]),
        .O(tmp_product__14_carry_i_7__0_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__14_carry_i_8__0
       (.I0(q0[2]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[2]),
        .O(grp_fu_667_p0[2]));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    tmp_product__14_carry_i_9__0
       (.I0(tmp_product__14_carry_i_1__0_n_40),
        .I1(tmp_product__14_carry_i_18__0_n_40),
        .I2(tmp_product__14_carry_i_21__0_n_40),
        .I3(q0[5]),
        .I4(tmp_product__14_carry_0[1]),
        .I5(sext_ln386_fu_2454_p1[5]),
        .O(tmp_product__14_carry_i_9__0_n_40));
  CARRY8 tmp_product__8_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product__8_carry_CO_UNCONNECTED[7:4],\q0_reg[30] ,NLW_tmp_product__8_carry_CO_UNCONNECTED[2],tmp_product__8_carry_n_46,tmp_product__8_carry_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__8_carry_i_1__0_n_40,1'b0}),
        .O({NLW_tmp_product__8_carry_O_UNCONNECTED[7:3],O,tmp_product__8_carry_n_55}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,tmp_product__8_carry_i_2__0_n_40,tmp_product__8_carry_i_3__0_n_40,tmp_product__8_carry_i_4__0_n_40}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__8_carry_i_1__0
       (.I0(q0[30]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[30]),
        .O(tmp_product__8_carry_i_1__0_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product__8_carry_i_2__0
       (.I0(sext_ln386_fu_2454_p1[31]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[31]),
        .O(tmp_product__8_carry_i_2__0_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product__8_carry_i_3__0
       (.I0(sext_ln386_fu_2454_p1[30]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[30]),
        .O(tmp_product__8_carry_i_3__0_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__8_carry_i_4__0
       (.I0(q0[29]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[29]),
        .O(tmp_product__8_carry_i_4__0_n_40));
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_product_carry_CO_UNCONNECTED[7:5],CO,NLW_tmp_product_carry_CO_UNCONNECTED[3],tmp_product_carry_n_45,tmp_product_carry_n_46,tmp_product_carry_n_47}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry_i_1__2_n_40,tmp_product_carry_i_2__2_n_40,1'b0}),
        .O({NLW_tmp_product_carry_O_UNCONNECTED[7:4],tmp_product_carry_n_52,tmp_product_carry_n_53,tmp_product_carry_n_54,tmp_product_carry_n_55}),
        .S({1'b0,1'b0,1'b0,1'b1,tmp_product_carry_i_3__2_n_40,tmp_product_carry_i_4__2_n_40,tmp_product_carry_i_5__2_n_40,tmp_product_carry_i_6__2_n_40}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_1__2
       (.I0(q0[30]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[30]),
        .O(tmp_product_carry_i_1__2_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_2__2
       (.I0(q0[29]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[29]),
        .O(tmp_product_carry_i_2__2_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_3__2
       (.I0(sext_ln386_fu_2454_p1[31]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[31]),
        .O(tmp_product_carry_i_3__2_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_4__2
       (.I0(sext_ln386_fu_2454_p1[30]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[30]),
        .O(tmp_product_carry_i_4__2_n_40));
  LUT3 #(
    .INIT(8'h1D)) 
    tmp_product_carry_i_5__2
       (.I0(sext_ln386_fu_2454_p1[29]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(q0[29]),
        .O(tmp_product_carry_i_5__2_n_40));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_carry_i_6__2
       (.I0(q0[28]),
        .I1(tmp_product__14_carry_0[1]),
        .I2(sext_ln386_fu_2454_p1[28]),
        .O(tmp_product_carry_i_6__2_n_40));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \xa2_2_fu_334[40]_i_7 
       (.I0(sext_ln333_1_fu_2459_p1[34]),
        .I1(tmp_product__14_carry_0[0]),
        .I2(xa2_2_fu_334_reg),
        .I3(P),
        .O(\ap_CS_fsm_reg[22] ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_2 
       (.I0(sext_ln333_1_fu_2459_p1[21]),
        .I1(\xout1_reg[31] [21]),
        .O(\xout1[11]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_3 
       (.I0(sext_ln333_1_fu_2459_p1[20]),
        .I1(\xout1_reg[31] [20]),
        .O(\xout1[11]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_4 
       (.I0(sext_ln333_1_fu_2459_p1[19]),
        .I1(\xout1_reg[31] [19]),
        .O(\xout1[11]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_5 
       (.I0(sext_ln333_1_fu_2459_p1[18]),
        .I1(\xout1_reg[31] [18]),
        .O(\xout1[11]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_6 
       (.I0(sext_ln333_1_fu_2459_p1[17]),
        .I1(\xout1_reg[31] [17]),
        .O(\xout1[11]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_7 
       (.I0(sext_ln333_1_fu_2459_p1[16]),
        .I1(\xout1_reg[31] [16]),
        .O(\xout1[11]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_8 
       (.I0(sext_ln333_1_fu_2459_p1[15]),
        .I1(\xout1_reg[31] [15]),
        .O(\xout1[11]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[11]_i_9 
       (.I0(sext_ln333_1_fu_2459_p1[14]),
        .I1(\xout1_reg[31] [14]),
        .O(\xout1[11]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_2 
       (.I0(sext_ln333_1_fu_2459_p1[29]),
        .I1(\xout1_reg[31] [29]),
        .O(\xout1[19]_i_2_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_3 
       (.I0(sext_ln333_1_fu_2459_p1[28]),
        .I1(\xout1_reg[31] [28]),
        .O(\xout1[19]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_4 
       (.I0(sext_ln333_1_fu_2459_p1[27]),
        .I1(\xout1_reg[31] [27]),
        .O(\xout1[19]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_5 
       (.I0(sext_ln333_1_fu_2459_p1[26]),
        .I1(\xout1_reg[31] [26]),
        .O(\xout1[19]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_6 
       (.I0(sext_ln333_1_fu_2459_p1[25]),
        .I1(\xout1_reg[31] [25]),
        .O(\xout1[19]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_7 
       (.I0(sext_ln333_1_fu_2459_p1[24]),
        .I1(\xout1_reg[31] [24]),
        .O(\xout1[19]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_8 
       (.I0(sext_ln333_1_fu_2459_p1[23]),
        .I1(\xout1_reg[31] [23]),
        .O(\xout1[19]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[19]_i_9 
       (.I0(sext_ln333_1_fu_2459_p1[22]),
        .I1(\xout1_reg[31] [22]),
        .O(\xout1[19]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[27]_i_10 
       (.I0(sext_ln333_1_fu_2459_p1[30]),
        .I1(\xout1_reg[31] [30]),
        .O(\xout1[27]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[27]_i_6 
       (.I0(\xout1_reg[31] [34]),
        .I1(sext_ln333_1_fu_2459_p1[34]),
        .O(\xout1[27]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[27]_i_7 
       (.I0(sext_ln333_1_fu_2459_p1[33]),
        .I1(\xout1_reg[31] [33]),
        .O(\xout1[27]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[27]_i_8 
       (.I0(sext_ln333_1_fu_2459_p1[32]),
        .I1(\xout1_reg[31] [32]),
        .O(\xout1[27]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[27]_i_9 
       (.I0(sext_ln333_1_fu_2459_p1[31]),
        .I1(\xout1_reg[31] [31]),
        .O(\xout1[27]_i_9_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_10 
       (.I0(sext_ln333_1_fu_2459_p1[6]),
        .I1(\xout1_reg[31] [6]),
        .O(\xout1[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_13 
       (.I0(sext_ln333_1_fu_2459_p1[5]),
        .I1(\xout1_reg[31] [5]),
        .O(\xout1[3]_i_13_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_14 
       (.I0(sext_ln333_1_fu_2459_p1[4]),
        .I1(\xout1_reg[31] [4]),
        .O(\xout1[3]_i_14_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_15 
       (.I0(sext_ln333_1_fu_2459_p1[3]),
        .I1(\xout1_reg[31] [3]),
        .O(\xout1[3]_i_15_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_16 
       (.I0(sext_ln333_1_fu_2459_p1[2]),
        .I1(\xout1_reg[31] [2]),
        .O(\xout1[3]_i_16_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_17 
       (.I0(sext_ln333_1_fu_2459_p1[1]),
        .I1(\xout1_reg[31] [1]),
        .O(\xout1[3]_i_17_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_18 
       (.I0(sext_ln333_1_fu_2459_p1[0]),
        .I1(\xout1_reg[31] [0]),
        .O(\xout1[3]_i_18_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_3 
       (.I0(sext_ln333_1_fu_2459_p1[13]),
        .I1(\xout1_reg[31] [13]),
        .O(\xout1[3]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_4 
       (.I0(sext_ln333_1_fu_2459_p1[12]),
        .I1(\xout1_reg[31] [12]),
        .O(\xout1[3]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_5 
       (.I0(sext_ln333_1_fu_2459_p1[11]),
        .I1(\xout1_reg[31] [11]),
        .O(\xout1[3]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_6 
       (.I0(sext_ln333_1_fu_2459_p1[10]),
        .I1(\xout1_reg[31] [10]),
        .O(\xout1[3]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_7 
       (.I0(sext_ln333_1_fu_2459_p1[9]),
        .I1(\xout1_reg[31] [9]),
        .O(\xout1[3]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_8 
       (.I0(sext_ln333_1_fu_2459_p1[8]),
        .I1(\xout1_reg[31] [8]),
        .O(\xout1[3]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xout1[3]_i_9 
       (.I0(sext_ln333_1_fu_2459_p1[7]),
        .I1(\xout1_reg[31] [7]),
        .O(\xout1[3]_i_9_n_40 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[11]_i_1 
       (.CI(\xout1_reg[3]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout1_reg[11]_i_1_n_40 ,\xout1_reg[11]_i_1_n_41 ,\xout1_reg[11]_i_1_n_42 ,\xout1_reg[11]_i_1_n_43 ,\xout1_reg[11]_i_1_n_44 ,\xout1_reg[11]_i_1_n_45 ,\xout1_reg[11]_i_1_n_46 ,\xout1_reg[11]_i_1_n_47 }),
        .DI(sext_ln333_1_fu_2459_p1[21:14]),
        .O(\xa1_2_fu_338_reg[43] [11:4]),
        .S({\xout1[11]_i_2_n_40 ,\xout1[11]_i_3_n_40 ,\xout1[11]_i_4_n_40 ,\xout1[11]_i_5_n_40 ,\xout1[11]_i_6_n_40 ,\xout1[11]_i_7_n_40 ,\xout1[11]_i_8_n_40 ,\xout1[11]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[19]_i_1 
       (.CI(\xout1_reg[11]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout1_reg[19]_i_1_n_40 ,\xout1_reg[19]_i_1_n_41 ,\xout1_reg[19]_i_1_n_42 ,\xout1_reg[19]_i_1_n_43 ,\xout1_reg[19]_i_1_n_44 ,\xout1_reg[19]_i_1_n_45 ,\xout1_reg[19]_i_1_n_46 ,\xout1_reg[19]_i_1_n_47 }),
        .DI(sext_ln333_1_fu_2459_p1[29:22]),
        .O(\xa1_2_fu_338_reg[43] [19:12]),
        .S({\xout1[19]_i_2_n_40 ,\xout1[19]_i_3_n_40 ,\xout1[19]_i_4_n_40 ,\xout1[19]_i_5_n_40 ,\xout1[19]_i_6_n_40 ,\xout1[19]_i_7_n_40 ,\xout1[19]_i_8_n_40 ,\xout1[19]_i_9_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[27]_i_1 
       (.CI(\xout1_reg[19]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout1_reg[27]_i_1_n_40 ,\xout1_reg[27]_i_1_n_41 ,\xout1_reg[27]_i_1_n_42 ,\xout1_reg[27]_i_1_n_43 ,\xout1_reg[27]_i_1_n_44 ,\xout1_reg[27]_i_1_n_45 ,\xout1_reg[27]_i_1_n_46 ,\xout1_reg[27]_i_1_n_47 }),
        .DI({\xout1_reg[31] [36:34],\xout1_reg[27]_0 ,sext_ln333_1_fu_2459_p1[33:30]}),
        .O(\xa1_2_fu_338_reg[43] [27:20]),
        .S({\xout1_reg[27]_1 ,\xout1[27]_i_6_n_40 ,\xout1[27]_i_7_n_40 ,\xout1[27]_i_8_n_40 ,\xout1[27]_i_9_n_40 ,\xout1[27]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[31]_i_1 
       (.CI(\xout1_reg[27]_i_1_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xout1_reg[31]_i_1_CO_UNCONNECTED [7:3],\xout1_reg[31]_i_1_n_45 ,\xout1_reg[31]_i_1_n_46 ,\xout1_reg[31]_i_1_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\xout1_reg[31] [39:37]}),
        .O({\NLW_xout1_reg[31]_i_1_O_UNCONNECTED [7:4],\xa1_2_fu_338_reg[43] [31:28]}),
        .S({1'b0,1'b0,1'b0,1'b0,\xout1_reg[31]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[3]_i_1 
       (.CI(\xout1_reg[3]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xout1_reg[3]_i_1_n_40 ,\xout1_reg[3]_i_1_n_41 ,\xout1_reg[3]_i_1_n_42 ,\xout1_reg[3]_i_1_n_43 ,\xout1_reg[3]_i_1_n_44 ,\xout1_reg[3]_i_1_n_45 ,\xout1_reg[3]_i_1_n_46 ,\xout1_reg[3]_i_1_n_47 }),
        .DI(sext_ln333_1_fu_2459_p1[13:6]),
        .O({\xa1_2_fu_338_reg[43] [3:0],\NLW_xout1_reg[3]_i_1_O_UNCONNECTED [3:0]}),
        .S({\xout1[3]_i_3_n_40 ,\xout1[3]_i_4_n_40 ,\xout1[3]_i_5_n_40 ,\xout1[3]_i_6_n_40 ,\xout1[3]_i_7_n_40 ,\xout1[3]_i_8_n_40 ,\xout1[3]_i_9_n_40 ,\xout1[3]_i_10_n_40 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xout1_reg[3]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xout1_reg[3]_i_2_n_40 ,\xout1_reg[3]_i_2_n_41 ,\xout1_reg[3]_i_2_n_42 ,\xout1_reg[3]_i_2_n_43 ,\xout1_reg[3]_i_2_n_44 ,\xout1_reg[3]_i_2_n_45 ,\xout1_reg[3]_i_2_n_46 ,\xout1_reg[3]_i_2_n_47 }),
        .DI({sext_ln333_1_fu_2459_p1[5:0],DI}),
        .O(\NLW_xout1_reg[3]_i_2_O_UNCONNECTED [7:0]),
        .S({\xout1[3]_i_13_n_40 ,\xout1[3]_i_14_n_40 ,\xout1[3]_i_15_n_40 ,\xout1[3]_i_16_n_40 ,\xout1[3]_i_17_n_40 ,\xout1[3]_i_18_n_40 ,\xout1_reg[3] }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mux_4_2_14_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1
   (B,
    DI,
    Q);
  output [1:0]B;
  output [0:0]DI;
  input [1:0]Q;

  wire [1:0]B;
  wire [0:0]DI;
  wire [1:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_1
       (.I0(Q[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(B[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_1_reg_3355[3]_i_4 
       (.I0(Q[0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "adpcm_main_mux_4_2_14_1_1" *) 
module bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21
   (B,
    DI,
    Q);
  output [1:0]B;
  output [0:0]DI;
  input [1:0]Q;

  wire [1:0]B;
  wire [0:0]DI;
  wire [1:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_1
       (.I0(Q[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(B[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln522_2_reg_2961[3]_i_4 
       (.I0(Q[0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "adpcm_main_tqmf_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W
   (DOUTADOUT,
    DOUTBDOUT,
    sext_ln244_fu_875_p1,
    O,
    E,
    ap_clk,
    tqmf_ce1,
    tqmf_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    WEBWE,
    ram_reg_bram_0_0,
    Q,
    \i_23_fu_212_reg[0] ,
    \i_23_fu_212_reg[0]_0 ,
    ram_reg_bram_0_1);
  output [31:0]DOUTADOUT;
  output [31:0]DOUTBDOUT;
  output [33:0]sext_ln244_fu_875_p1;
  output [0:0]O;
  output [0:0]E;
  input ap_clk;
  input tqmf_ce1;
  input tqmf_ce0;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]ram_reg_bram_0_0;
  input [31:0]Q;
  input [4:0]\i_23_fu_212_reg[0] ;
  input [0:0]\i_23_fu_212_reg[0]_0 ;
  input [31:0]ram_reg_bram_0_1;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire [0:0]E;
  wire [0:0]O;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [31:0]grp_encode_fu_453_tqmf_d1;
  wire [4:0]\i_23_fu_212_reg[0] ;
  wire [0:0]\i_23_fu_212_reg[0]_0 ;
  wire [0:0]ram_reg_bram_0_0;
  wire [31:0]ram_reg_bram_0_1;
  wire [33:0]sext_ln244_fu_875_p1;
  wire tqmf_ce0;
  wire tqmf_ce1;
  wire [31:0]tqmf_d0;
  wire \xa_1_fu_338[0]_i_19_n_40 ;
  wire \xa_1_fu_338[0]_i_20_n_40 ;
  wire \xa_1_fu_338[0]_i_21_n_40 ;
  wire \xa_1_fu_338[0]_i_22_n_40 ;
  wire \xa_1_fu_338[0]_i_23_n_40 ;
  wire \xa_1_fu_338[0]_i_24_n_40 ;
  wire \xa_1_fu_338[0]_i_25_n_40 ;
  wire \xa_1_fu_338[16]_i_19_n_40 ;
  wire \xa_1_fu_338[16]_i_20_n_40 ;
  wire \xa_1_fu_338[16]_i_21_n_40 ;
  wire \xa_1_fu_338[16]_i_22_n_40 ;
  wire \xa_1_fu_338[16]_i_23_n_40 ;
  wire \xa_1_fu_338[16]_i_24_n_40 ;
  wire \xa_1_fu_338[16]_i_25_n_40 ;
  wire \xa_1_fu_338[16]_i_26_n_40 ;
  wire \xa_1_fu_338[24]_i_19_n_40 ;
  wire \xa_1_fu_338[24]_i_20_n_40 ;
  wire \xa_1_fu_338[24]_i_21_n_40 ;
  wire \xa_1_fu_338[24]_i_22_n_40 ;
  wire \xa_1_fu_338[24]_i_23_n_40 ;
  wire \xa_1_fu_338[24]_i_24_n_40 ;
  wire \xa_1_fu_338[24]_i_25_n_40 ;
  wire \xa_1_fu_338[24]_i_26_n_40 ;
  wire \xa_1_fu_338[32]_i_19_n_40 ;
  wire \xa_1_fu_338[32]_i_20_n_40 ;
  wire \xa_1_fu_338[32]_i_21_n_40 ;
  wire \xa_1_fu_338[8]_i_19_n_40 ;
  wire \xa_1_fu_338[8]_i_20_n_40 ;
  wire \xa_1_fu_338[8]_i_21_n_40 ;
  wire \xa_1_fu_338[8]_i_22_n_40 ;
  wire \xa_1_fu_338[8]_i_23_n_40 ;
  wire \xa_1_fu_338[8]_i_24_n_40 ;
  wire \xa_1_fu_338[8]_i_25_n_40 ;
  wire \xa_1_fu_338[8]_i_26_n_40 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_40 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_41 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_42 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_43 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_44 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_45 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_46 ;
  wire \xa_1_fu_338_reg[0]_i_18_n_47 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_40 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_41 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_42 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_43 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_44 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_45 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_46 ;
  wire \xa_1_fu_338_reg[16]_i_18_n_47 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_40 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_41 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_42 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_43 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_44 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_45 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_46 ;
  wire \xa_1_fu_338_reg[24]_i_18_n_47 ;
  wire \xa_1_fu_338_reg[32]_i_18_n_45 ;
  wire \xa_1_fu_338_reg[32]_i_18_n_46 ;
  wire \xa_1_fu_338_reg[32]_i_18_n_47 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_40 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_41 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_42 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_43 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_44 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_45 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_46 ;
  wire \xa_1_fu_338_reg[8]_i_18_n_47 ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [0:0]\NLW_xa_1_fu_338_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:3]\NLW_xa_1_fu_338_reg[32]_i_18_CO_UNCONNECTED ;
  wire [7:4]\NLW_xa_1_fu_338_reg[32]_i_18_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \i_23_fu_212[4]_i_2 
       (.I0(\i_23_fu_212_reg[0] [1]),
        .I1(\i_23_fu_212_reg[0] [3]),
        .I2(\i_23_fu_212_reg[0] [4]),
        .I3(\i_23_fu_212_reg[0] [2]),
        .I4(\i_23_fu_212_reg[0] [0]),
        .I5(\i_23_fu_212_reg[0]_0 ),
        .O(E));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "768" *) 
  (* RTL_RAM_NAME = "inst/tqmf_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "23" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(grp_encode_fu_453_tqmf_d1),
        .DINBDIN(tqmf_d0),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(tqmf_ce1),
        .ENBWREN(tqmf_ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13
       (.I0(DOUTBDOUT[31]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[31]),
        .O(grp_encode_fu_453_tqmf_d1[31]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14
       (.I0(DOUTBDOUT[30]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[30]),
        .O(grp_encode_fu_453_tqmf_d1[30]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15
       (.I0(DOUTBDOUT[29]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[29]),
        .O(grp_encode_fu_453_tqmf_d1[29]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16
       (.I0(DOUTBDOUT[28]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[28]),
        .O(grp_encode_fu_453_tqmf_d1[28]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17
       (.I0(DOUTBDOUT[27]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[27]),
        .O(grp_encode_fu_453_tqmf_d1[27]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18
       (.I0(DOUTBDOUT[26]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[26]),
        .O(grp_encode_fu_453_tqmf_d1[26]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19
       (.I0(DOUTBDOUT[25]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[25]),
        .O(grp_encode_fu_453_tqmf_d1[25]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20
       (.I0(DOUTBDOUT[24]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[24]),
        .O(grp_encode_fu_453_tqmf_d1[24]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21
       (.I0(DOUTBDOUT[23]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[23]),
        .O(grp_encode_fu_453_tqmf_d1[23]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22
       (.I0(DOUTBDOUT[22]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[22]),
        .O(grp_encode_fu_453_tqmf_d1[22]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23
       (.I0(DOUTBDOUT[21]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[21]),
        .O(grp_encode_fu_453_tqmf_d1[21]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24
       (.I0(DOUTBDOUT[20]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[20]),
        .O(grp_encode_fu_453_tqmf_d1[20]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25
       (.I0(DOUTBDOUT[19]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[19]),
        .O(grp_encode_fu_453_tqmf_d1[19]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26
       (.I0(DOUTBDOUT[18]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[18]),
        .O(grp_encode_fu_453_tqmf_d1[18]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27
       (.I0(DOUTBDOUT[17]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[17]),
        .O(grp_encode_fu_453_tqmf_d1[17]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28
       (.I0(DOUTBDOUT[16]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[16]),
        .O(grp_encode_fu_453_tqmf_d1[16]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29
       (.I0(DOUTBDOUT[15]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[15]),
        .O(grp_encode_fu_453_tqmf_d1[15]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30
       (.I0(DOUTBDOUT[14]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[14]),
        .O(grp_encode_fu_453_tqmf_d1[14]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31
       (.I0(DOUTBDOUT[13]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[13]),
        .O(grp_encode_fu_453_tqmf_d1[13]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_32
       (.I0(DOUTBDOUT[12]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[12]),
        .O(grp_encode_fu_453_tqmf_d1[12]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_33
       (.I0(DOUTBDOUT[11]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[11]),
        .O(grp_encode_fu_453_tqmf_d1[11]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_34
       (.I0(DOUTBDOUT[10]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[10]),
        .O(grp_encode_fu_453_tqmf_d1[10]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_35
       (.I0(DOUTBDOUT[9]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[9]),
        .O(grp_encode_fu_453_tqmf_d1[9]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_36
       (.I0(DOUTBDOUT[8]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[8]),
        .O(grp_encode_fu_453_tqmf_d1[8]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_37
       (.I0(DOUTBDOUT[7]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[7]),
        .O(grp_encode_fu_453_tqmf_d1[7]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_38
       (.I0(DOUTBDOUT[6]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[6]),
        .O(grp_encode_fu_453_tqmf_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_39__0
       (.I0(DOUTBDOUT[5]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[5]),
        .O(grp_encode_fu_453_tqmf_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_40__0
       (.I0(DOUTBDOUT[4]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[4]),
        .O(grp_encode_fu_453_tqmf_d1[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_41
       (.I0(DOUTBDOUT[3]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[3]),
        .O(grp_encode_fu_453_tqmf_d1[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_42
       (.I0(DOUTBDOUT[2]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[2]),
        .O(grp_encode_fu_453_tqmf_d1[2]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_43__0
       (.I0(DOUTBDOUT[1]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[1]),
        .O(grp_encode_fu_453_tqmf_d1[1]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_44__1
       (.I0(DOUTBDOUT[0]),
        .I1(ram_reg_bram_0_0),
        .I2(Q[0]),
        .O(grp_encode_fu_453_tqmf_d1[0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_45__0
       (.I0(ram_reg_bram_0_1[31]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[31]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_46__1
       (.I0(ram_reg_bram_0_1[30]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[30]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_47__1
       (.I0(ram_reg_bram_0_1[29]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_48__0
       (.I0(ram_reg_bram_0_1[28]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_49
       (.I0(ram_reg_bram_0_1[27]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_50
       (.I0(ram_reg_bram_0_1[26]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_1[25]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_1[24]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_1[23]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_54
       (.I0(ram_reg_bram_0_1[22]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_55
       (.I0(ram_reg_bram_0_1[21]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_1[20]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_57
       (.I0(ram_reg_bram_0_1[19]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_1[18]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_1[17]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_60
       (.I0(ram_reg_bram_0_1[16]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_1[15]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_62
       (.I0(ram_reg_bram_0_1[14]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_63
       (.I0(ram_reg_bram_0_1[13]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_64
       (.I0(ram_reg_bram_0_1[12]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_65
       (.I0(ram_reg_bram_0_1[11]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_66
       (.I0(ram_reg_bram_0_1[10]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_67
       (.I0(ram_reg_bram_0_1[9]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_68
       (.I0(ram_reg_bram_0_1[8]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_69
       (.I0(ram_reg_bram_0_1[7]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_1[6]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_1[5]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_72
       (.I0(ram_reg_bram_0_1[4]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_73
       (.I0(ram_reg_bram_0_1[3]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_74
       (.I0(ram_reg_bram_0_1[2]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_1[1]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_1[0]),
        .I1(\i_23_fu_212_reg[0]_0 ),
        .O(tqmf_d0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \xa_1_fu_338[0]_i_19 
       (.I0(DOUTADOUT[0]),
        .O(\xa_1_fu_338[0]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[0]_i_20 
       (.I0(DOUTADOUT[4]),
        .I1(DOUTADOUT[6]),
        .O(\xa_1_fu_338[0]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[0]_i_21 
       (.I0(DOUTADOUT[3]),
        .I1(DOUTADOUT[5]),
        .O(\xa_1_fu_338[0]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[0]_i_22 
       (.I0(DOUTADOUT[2]),
        .I1(DOUTADOUT[4]),
        .O(\xa_1_fu_338[0]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[0]_i_23 
       (.I0(DOUTADOUT[1]),
        .I1(DOUTADOUT[3]),
        .O(\xa_1_fu_338[0]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[0]_i_24 
       (.I0(DOUTADOUT[0]),
        .I1(DOUTADOUT[2]),
        .O(\xa_1_fu_338[0]_i_24_n_40 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xa_1_fu_338[0]_i_25 
       (.I0(DOUTADOUT[1]),
        .O(\xa_1_fu_338[0]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_19 
       (.I0(DOUTADOUT[20]),
        .I1(DOUTADOUT[22]),
        .O(\xa_1_fu_338[16]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_20 
       (.I0(DOUTADOUT[19]),
        .I1(DOUTADOUT[21]),
        .O(\xa_1_fu_338[16]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_21 
       (.I0(DOUTADOUT[18]),
        .I1(DOUTADOUT[20]),
        .O(\xa_1_fu_338[16]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_22 
       (.I0(DOUTADOUT[17]),
        .I1(DOUTADOUT[19]),
        .O(\xa_1_fu_338[16]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_23 
       (.I0(DOUTADOUT[16]),
        .I1(DOUTADOUT[18]),
        .O(\xa_1_fu_338[16]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_24 
       (.I0(DOUTADOUT[15]),
        .I1(DOUTADOUT[17]),
        .O(\xa_1_fu_338[16]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_25 
       (.I0(DOUTADOUT[14]),
        .I1(DOUTADOUT[16]),
        .O(\xa_1_fu_338[16]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[16]_i_26 
       (.I0(DOUTADOUT[13]),
        .I1(DOUTADOUT[15]),
        .O(\xa_1_fu_338[16]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_19 
       (.I0(DOUTADOUT[28]),
        .I1(DOUTADOUT[30]),
        .O(\xa_1_fu_338[24]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_20 
       (.I0(DOUTADOUT[27]),
        .I1(DOUTADOUT[29]),
        .O(\xa_1_fu_338[24]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_21 
       (.I0(DOUTADOUT[26]),
        .I1(DOUTADOUT[28]),
        .O(\xa_1_fu_338[24]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_22 
       (.I0(DOUTADOUT[25]),
        .I1(DOUTADOUT[27]),
        .O(\xa_1_fu_338[24]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_23 
       (.I0(DOUTADOUT[24]),
        .I1(DOUTADOUT[26]),
        .O(\xa_1_fu_338[24]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_24 
       (.I0(DOUTADOUT[23]),
        .I1(DOUTADOUT[25]),
        .O(\xa_1_fu_338[24]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_25 
       (.I0(DOUTADOUT[22]),
        .I1(DOUTADOUT[24]),
        .O(\xa_1_fu_338[24]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[24]_i_26 
       (.I0(DOUTADOUT[21]),
        .I1(DOUTADOUT[23]),
        .O(\xa_1_fu_338[24]_i_26_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[32]_i_19 
       (.I0(DOUTADOUT[30]),
        .I1(DOUTADOUT[31]),
        .O(\xa_1_fu_338[32]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[32]_i_20 
       (.I0(DOUTADOUT[31]),
        .I1(DOUTADOUT[30]),
        .O(\xa_1_fu_338[32]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[32]_i_21 
       (.I0(DOUTADOUT[31]),
        .I1(DOUTADOUT[29]),
        .O(\xa_1_fu_338[32]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_19 
       (.I0(DOUTADOUT[12]),
        .I1(DOUTADOUT[14]),
        .O(\xa_1_fu_338[8]_i_19_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_20 
       (.I0(DOUTADOUT[11]),
        .I1(DOUTADOUT[13]),
        .O(\xa_1_fu_338[8]_i_20_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_21 
       (.I0(DOUTADOUT[10]),
        .I1(DOUTADOUT[12]),
        .O(\xa_1_fu_338[8]_i_21_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_22 
       (.I0(DOUTADOUT[9]),
        .I1(DOUTADOUT[11]),
        .O(\xa_1_fu_338[8]_i_22_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_23 
       (.I0(DOUTADOUT[8]),
        .I1(DOUTADOUT[10]),
        .O(\xa_1_fu_338[8]_i_23_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_24 
       (.I0(DOUTADOUT[7]),
        .I1(DOUTADOUT[9]),
        .O(\xa_1_fu_338[8]_i_24_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_25 
       (.I0(DOUTADOUT[6]),
        .I1(DOUTADOUT[8]),
        .O(\xa_1_fu_338[8]_i_25_n_40 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xa_1_fu_338[8]_i_26 
       (.I0(DOUTADOUT[5]),
        .I1(DOUTADOUT[7]),
        .O(\xa_1_fu_338[8]_i_26_n_40 ));
  CARRY8 \xa_1_fu_338_reg[0]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[0]_i_18_n_40 ,\xa_1_fu_338_reg[0]_i_18_n_41 ,\xa_1_fu_338_reg[0]_i_18_n_42 ,\xa_1_fu_338_reg[0]_i_18_n_43 ,\xa_1_fu_338_reg[0]_i_18_n_44 ,\xa_1_fu_338_reg[0]_i_18_n_45 ,\xa_1_fu_338_reg[0]_i_18_n_46 ,\xa_1_fu_338_reg[0]_i_18_n_47 }),
        .DI({DOUTADOUT[4:0],1'b0,\xa_1_fu_338[0]_i_19_n_40 ,1'b0}),
        .O({sext_ln244_fu_875_p1[6:0],\NLW_xa_1_fu_338_reg[0]_i_18_O_UNCONNECTED [0]}),
        .S({\xa_1_fu_338[0]_i_20_n_40 ,\xa_1_fu_338[0]_i_21_n_40 ,\xa_1_fu_338[0]_i_22_n_40 ,\xa_1_fu_338[0]_i_23_n_40 ,\xa_1_fu_338[0]_i_24_n_40 ,\xa_1_fu_338[0]_i_25_n_40 ,DOUTADOUT[0],1'b0}));
  CARRY8 \xa_1_fu_338_reg[16]_i_18 
       (.CI(\xa_1_fu_338_reg[8]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[16]_i_18_n_40 ,\xa_1_fu_338_reg[16]_i_18_n_41 ,\xa_1_fu_338_reg[16]_i_18_n_42 ,\xa_1_fu_338_reg[16]_i_18_n_43 ,\xa_1_fu_338_reg[16]_i_18_n_44 ,\xa_1_fu_338_reg[16]_i_18_n_45 ,\xa_1_fu_338_reg[16]_i_18_n_46 ,\xa_1_fu_338_reg[16]_i_18_n_47 }),
        .DI(DOUTADOUT[20:13]),
        .O(sext_ln244_fu_875_p1[22:15]),
        .S({\xa_1_fu_338[16]_i_19_n_40 ,\xa_1_fu_338[16]_i_20_n_40 ,\xa_1_fu_338[16]_i_21_n_40 ,\xa_1_fu_338[16]_i_22_n_40 ,\xa_1_fu_338[16]_i_23_n_40 ,\xa_1_fu_338[16]_i_24_n_40 ,\xa_1_fu_338[16]_i_25_n_40 ,\xa_1_fu_338[16]_i_26_n_40 }));
  CARRY8 \xa_1_fu_338_reg[24]_i_18 
       (.CI(\xa_1_fu_338_reg[16]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[24]_i_18_n_40 ,\xa_1_fu_338_reg[24]_i_18_n_41 ,\xa_1_fu_338_reg[24]_i_18_n_42 ,\xa_1_fu_338_reg[24]_i_18_n_43 ,\xa_1_fu_338_reg[24]_i_18_n_44 ,\xa_1_fu_338_reg[24]_i_18_n_45 ,\xa_1_fu_338_reg[24]_i_18_n_46 ,\xa_1_fu_338_reg[24]_i_18_n_47 }),
        .DI(DOUTADOUT[28:21]),
        .O(sext_ln244_fu_875_p1[30:23]),
        .S({\xa_1_fu_338[24]_i_19_n_40 ,\xa_1_fu_338[24]_i_20_n_40 ,\xa_1_fu_338[24]_i_21_n_40 ,\xa_1_fu_338[24]_i_22_n_40 ,\xa_1_fu_338[24]_i_23_n_40 ,\xa_1_fu_338[24]_i_24_n_40 ,\xa_1_fu_338[24]_i_25_n_40 ,\xa_1_fu_338[24]_i_26_n_40 }));
  CARRY8 \xa_1_fu_338_reg[32]_i_18 
       (.CI(\xa_1_fu_338_reg[24]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xa_1_fu_338_reg[32]_i_18_CO_UNCONNECTED [7:3],\xa_1_fu_338_reg[32]_i_18_n_45 ,\xa_1_fu_338_reg[32]_i_18_n_46 ,\xa_1_fu_338_reg[32]_i_18_n_47 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,DOUTADOUT[30],DOUTADOUT[31],DOUTADOUT[29]}),
        .O({\NLW_xa_1_fu_338_reg[32]_i_18_O_UNCONNECTED [7:4],O,sext_ln244_fu_875_p1[33:31]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\xa_1_fu_338[32]_i_19_n_40 ,\xa_1_fu_338[32]_i_20_n_40 ,\xa_1_fu_338[32]_i_21_n_40 }));
  CARRY8 \xa_1_fu_338_reg[8]_i_18 
       (.CI(\xa_1_fu_338_reg[0]_i_18_n_40 ),
        .CI_TOP(1'b0),
        .CO({\xa_1_fu_338_reg[8]_i_18_n_40 ,\xa_1_fu_338_reg[8]_i_18_n_41 ,\xa_1_fu_338_reg[8]_i_18_n_42 ,\xa_1_fu_338_reg[8]_i_18_n_43 ,\xa_1_fu_338_reg[8]_i_18_n_44 ,\xa_1_fu_338_reg[8]_i_18_n_45 ,\xa_1_fu_338_reg[8]_i_18_n_46 ,\xa_1_fu_338_reg[8]_i_18_n_47 }),
        .DI(DOUTADOUT[12:5]),
        .O(sext_ln244_fu_875_p1[14:7]),
        .S({\xa_1_fu_338[8]_i_19_n_40 ,\xa_1_fu_338[8]_i_20_n_40 ,\xa_1_fu_338[8]_i_21_n_40 ,\xa_1_fu_338[8]_i_22_n_40 ,\xa_1_fu_338[8]_i_23_n_40 ,\xa_1_fu_338[8]_i_24_n_40 ,\xa_1_fu_338[8]_i_25_n_40 ,\xa_1_fu_338[8]_i_26_n_40 }));
endmodule

(* ORIG_REF_NAME = "adpcm_main_wl_code_table_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R
   (\q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 ,
    \q0_reg[11]_5 ,
    \q0_reg[11]_6 ,
    D,
    \q0_reg[11]_7 ,
    \trunc_ln15_reg_2828[2]_i_8_0 ,
    \q0_reg[11]_8 ,
    \q0_reg[11]_9 ,
    \q0_reg[11]_10 ,
    \q0_reg[11]_11 ,
    \q0_reg[11]_12 ,
    \q0_reg[11]_13 ,
    sext_ln512_fu_1516_p1,
    DI,
    \nbl_reg[0] ,
    sext_ln512_fu_992_p1,
    \dec_nbl_reg[0] ,
    \dec_nbl_reg[0]_0 ,
    E,
    \q0_reg[12]_0 ,
    ap_clk);
  output [3:0]\q0_reg[11]_0 ;
  output \q0_reg[11]_1 ;
  output \q0_reg[11]_2 ;
  output \q0_reg[11]_3 ;
  output \q0_reg[11]_4 ;
  output \q0_reg[11]_5 ;
  output \q0_reg[11]_6 ;
  output [14:0]D;
  output [3:0]\q0_reg[11]_7 ;
  output \trunc_ln15_reg_2828[2]_i_8_0 ;
  output \q0_reg[11]_8 ;
  output \q0_reg[11]_9 ;
  output \q0_reg[11]_10 ;
  output \q0_reg[11]_11 ;
  output \q0_reg[11]_12 ;
  output [14:0]\q0_reg[11]_13 ;
  input [14:0]sext_ln512_fu_1516_p1;
  input [0:0]DI;
  input [2:0]\nbl_reg[0] ;
  input [14:0]sext_ln512_fu_992_p1;
  input [0:0]\dec_nbl_reg[0] ;
  input [2:0]\dec_nbl_reg[0]_0 ;
  input [0:0]E;
  input [10:0]\q0_reg[12]_0 ;
  input ap_clk;

  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire ap_clk;
  wire \dec_nbl[8]_i_10_n_40 ;
  wire \dec_nbl[8]_i_3_n_40 ;
  wire \dec_nbl[8]_i_4_n_40 ;
  wire \dec_nbl[8]_i_5_n_40 ;
  wire \dec_nbl[8]_i_6_n_40 ;
  wire \dec_nbl[8]_i_7_n_40 ;
  wire \dec_nbl[8]_i_8_n_40 ;
  wire \dec_nbl[8]_i_9_n_40 ;
  wire [0:0]\dec_nbl_reg[0] ;
  wire [2:0]\dec_nbl_reg[0]_0 ;
  wire \dec_nbl_reg[8]_i_2_n_40 ;
  wire \dec_nbl_reg[8]_i_2_n_41 ;
  wire \dec_nbl_reg[8]_i_2_n_42 ;
  wire \dec_nbl_reg[8]_i_2_n_43 ;
  wire \dec_nbl_reg[8]_i_2_n_44 ;
  wire \dec_nbl_reg[8]_i_2_n_45 ;
  wire \dec_nbl_reg[8]_i_2_n_46 ;
  wire \dec_nbl_reg[8]_i_2_n_47 ;
  wire [15:1]\grp_decode_fu_519/sext_ln509_fu_1006_p1 ;
  wire [15:1]\grp_encode_fu_453/sext_ln509_fu_1530_p1 ;
  wire \nbl[8]_i_10_n_40 ;
  wire \nbl[8]_i_3_n_40 ;
  wire \nbl[8]_i_4_n_40 ;
  wire \nbl[8]_i_5_n_40 ;
  wire \nbl[8]_i_6_n_40 ;
  wire \nbl[8]_i_7_n_40 ;
  wire \nbl[8]_i_8_n_40 ;
  wire \nbl[8]_i_9_n_40 ;
  wire [2:0]\nbl_reg[0] ;
  wire \nbl_reg[8]_i_2_n_40 ;
  wire \nbl_reg[8]_i_2_n_41 ;
  wire \nbl_reg[8]_i_2_n_42 ;
  wire \nbl_reg[8]_i_2_n_43 ;
  wire \nbl_reg[8]_i_2_n_44 ;
  wire \nbl_reg[8]_i_2_n_45 ;
  wire \nbl_reg[8]_i_2_n_46 ;
  wire \nbl_reg[8]_i_2_n_47 ;
  wire [3:0]\q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_10 ;
  wire \q0_reg[11]_11 ;
  wire \q0_reg[11]_12 ;
  wire [14:0]\q0_reg[11]_13 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire \q0_reg[11]_6 ;
  wire [3:0]\q0_reg[11]_7 ;
  wire \q0_reg[11]_8 ;
  wire \q0_reg[11]_9 ;
  wire [10:0]\q0_reg[12]_0 ;
  wire [14:0]sext_ln512_fu_1516_p1;
  wire [14:0]sext_ln512_fu_992_p1;
  wire \trunc_ln15_reg_2828[2]_i_3_n_40 ;
  wire \trunc_ln15_reg_2828[2]_i_4_n_40 ;
  wire \trunc_ln15_reg_2828[2]_i_5_n_40 ;
  wire \trunc_ln15_reg_2828[2]_i_6_n_40 ;
  wire \trunc_ln15_reg_2828[2]_i_7_n_40 ;
  wire \trunc_ln15_reg_2828[2]_i_8_0 ;
  wire \trunc_ln15_reg_2828[2]_i_8_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_10_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_11_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_8_n_40 ;
  wire \trunc_ln15_reg_2828[3]_i_9_n_40 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_40 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_42 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_43 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_44 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_45 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_46 ;
  wire \trunc_ln15_reg_2828_reg[3]_i_2_n_47 ;
  wire \trunc_ln_reg_3201[2]_i_3_n_40 ;
  wire \trunc_ln_reg_3201[2]_i_4_n_40 ;
  wire \trunc_ln_reg_3201[2]_i_5_n_40 ;
  wire \trunc_ln_reg_3201[2]_i_6_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_10_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_11_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_8_n_40 ;
  wire \trunc_ln_reg_3201[3]_i_9_n_40 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_40 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_42 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_43 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_44 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_45 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_46 ;
  wire \trunc_ln_reg_3201_reg[3]_i_2_n_47 ;
  wire [12:1]wl_code_table_q0;
  wire [6:6]\NLW_trunc_ln15_reg_2828_reg[3]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln15_reg_2828_reg[3]_i_2_O_UNCONNECTED ;
  wire [6:6]\NLW_trunc_ln_reg_3201_reg[3]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln_reg_3201_reg[3]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[0]_i_1 
       (.I0(sext_ln512_fu_992_p1[0]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[10]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [10]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [10]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \dec_nbl[11]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [11]),
        .I1(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .I2(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .O(\q0_reg[11]_13 [11]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dec_nbl[12]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [14]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [12]),
        .I3(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .O(\q0_reg[11]_13 [12]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[13]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [13]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [13]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \dec_nbl[14]_i_2 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [14]),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .O(\q0_reg[11]_13 [14]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[1]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [1]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[2]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [2]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[3]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [3]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[4]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [4]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [4]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[5]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [5]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[6]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [6]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [6]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[7]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [7]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [7]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[8]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [8]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_10 
       (.I0(wl_code_table_q0[1]),
        .I1(sext_ln512_fu_992_p1[1]),
        .O(\dec_nbl[8]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_3 
       (.I0(wl_code_table_q0[8]),
        .I1(sext_ln512_fu_992_p1[8]),
        .O(\dec_nbl[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_4 
       (.I0(wl_code_table_q0[7]),
        .I1(sext_ln512_fu_992_p1[7]),
        .O(\dec_nbl[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_5 
       (.I0(wl_code_table_q0[8]),
        .I1(sext_ln512_fu_992_p1[6]),
        .O(\dec_nbl[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_6 
       (.I0(wl_code_table_q0[5]),
        .I1(sext_ln512_fu_992_p1[5]),
        .O(\dec_nbl[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_7 
       (.I0(wl_code_table_q0[4]),
        .I1(sext_ln512_fu_992_p1[4]),
        .O(\dec_nbl[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_8 
       (.I0(wl_code_table_q0[3]),
        .I1(sext_ln512_fu_992_p1[3]),
        .O(\dec_nbl[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dec_nbl[8]_i_9 
       (.I0(wl_code_table_q0[2]),
        .I1(sext_ln512_fu_992_p1[2]),
        .O(\dec_nbl[8]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_nbl[9]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [9]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_13 [9]));
  CARRY8 \dec_nbl_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dec_nbl_reg[8]_i_2_n_40 ,\dec_nbl_reg[8]_i_2_n_41 ,\dec_nbl_reg[8]_i_2_n_42 ,\dec_nbl_reg[8]_i_2_n_43 ,\dec_nbl_reg[8]_i_2_n_44 ,\dec_nbl_reg[8]_i_2_n_45 ,\dec_nbl_reg[8]_i_2_n_46 ,\dec_nbl_reg[8]_i_2_n_47 }),
        .DI({wl_code_table_q0[8:7],wl_code_table_q0[8],wl_code_table_q0[5:1]}),
        .O(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [8:1]),
        .S({\dec_nbl[8]_i_3_n_40 ,\dec_nbl[8]_i_4_n_40 ,\dec_nbl[8]_i_5_n_40 ,\dec_nbl[8]_i_6_n_40 ,\dec_nbl[8]_i_7_n_40 ,\dec_nbl[8]_i_8_n_40 ,\dec_nbl[8]_i_9_n_40 ,\dec_nbl[8]_i_10_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[0]_i_1 
       (.I0(sext_ln512_fu_1516_p1[0]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[10]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [10]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \nbl[11]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [11]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[12]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [12]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[13]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [13]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \nbl[14]_i_2 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [14]),
        .I2(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[1]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [1]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[2]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [2]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[3]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [3]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[4]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [4]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[5]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [5]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[6]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [6]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[7]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [7]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[8]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [8]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_10 
       (.I0(wl_code_table_q0[1]),
        .I1(sext_ln512_fu_1516_p1[1]),
        .O(\nbl[8]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_3 
       (.I0(wl_code_table_q0[8]),
        .I1(sext_ln512_fu_1516_p1[8]),
        .O(\nbl[8]_i_3_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_4 
       (.I0(wl_code_table_q0[7]),
        .I1(sext_ln512_fu_1516_p1[7]),
        .O(\nbl[8]_i_4_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_5 
       (.I0(wl_code_table_q0[8]),
        .I1(sext_ln512_fu_1516_p1[6]),
        .O(\nbl[8]_i_5_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_6 
       (.I0(wl_code_table_q0[5]),
        .I1(sext_ln512_fu_1516_p1[5]),
        .O(\nbl[8]_i_6_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_7 
       (.I0(wl_code_table_q0[4]),
        .I1(sext_ln512_fu_1516_p1[4]),
        .O(\nbl[8]_i_7_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_8 
       (.I0(wl_code_table_q0[3]),
        .I1(sext_ln512_fu_1516_p1[3]),
        .O(\nbl[8]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \nbl[8]_i_9 
       (.I0(wl_code_table_q0[2]),
        .I1(sext_ln512_fu_1516_p1[2]),
        .O(\nbl[8]_i_9_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \nbl[9]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [9]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(D[9]));
  CARRY8 \nbl_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\nbl_reg[8]_i_2_n_40 ,\nbl_reg[8]_i_2_n_41 ,\nbl_reg[8]_i_2_n_42 ,\nbl_reg[8]_i_2_n_43 ,\nbl_reg[8]_i_2_n_44 ,\nbl_reg[8]_i_2_n_45 ,\nbl_reg[8]_i_2_n_46 ,\nbl_reg[8]_i_2_n_47 }),
        .DI({wl_code_table_q0[8:7],wl_code_table_q0[8],wl_code_table_q0[5:1]}),
        .O(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [8:1]),
        .S({\nbl[8]_i_3_n_40 ,\nbl[8]_i_4_n_40 ,\nbl[8]_i_5_n_40 ,\nbl[8]_i_6_n_40 ,\nbl[8]_i_7_n_40 ,\nbl[8]_i_8_n_40 ,\nbl[8]_i_9_n_40 ,\nbl[8]_i_10_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_12 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [7]),
        .O(\q0_reg[11]_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_15 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [6]),
        .O(\q0_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_18 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [8]),
        .O(\q0_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[10]_i_21 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [10]),
        .O(\q0_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_23 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [9]),
        .O(\q0_reg[11]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_24 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [7]),
        .O(\q0_reg[11]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_25 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [6]),
        .O(\q0_reg[11]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_26 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [8]),
        .O(\q0_reg[11]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_27 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [10]),
        .O(\q0_reg[11]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[10]_i_9 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [9]),
        .O(\q0_reg[11]_5 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [8]),
        .Q(wl_code_table_q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [9]),
        .Q(wl_code_table_q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [10]),
        .Q(wl_code_table_q0[12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [0]),
        .Q(wl_code_table_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [1]),
        .Q(wl_code_table_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [2]),
        .Q(wl_code_table_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [3]),
        .Q(wl_code_table_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [4]),
        .Q(wl_code_table_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [5]),
        .Q(wl_code_table_q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [6]),
        .Q(wl_code_table_q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[12]_0 [7]),
        .Q(wl_code_table_q0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \trunc_ln15_reg_2828[0]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [11]),
        .I1(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .I2(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .O(\q0_reg[11]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \trunc_ln15_reg_2828[1]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [14]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [12]),
        .I3(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .O(\q0_reg[11]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \trunc_ln15_reg_2828[2]_i_1 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [13]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_8_0 ),
        .O(\q0_reg[11]_7 [2]));
  LUT6 #(
    .INIT(64'hABABABABABABBBAB)) 
    \trunc_ln15_reg_2828[2]_i_2 
       (.I0(\trunc_ln15_reg_2828[2]_i_3_n_40 ),
        .I1(\trunc_ln15_reg_2828[2]_i_4_n_40 ),
        .I2(\trunc_ln15_reg_2828[2]_i_5_n_40 ),
        .I3(\trunc_ln15_reg_2828[2]_i_6_n_40 ),
        .I4(\trunc_ln15_reg_2828[2]_i_7_n_40 ),
        .I5(\trunc_ln15_reg_2828[2]_i_8_n_40 ),
        .O(\trunc_ln15_reg_2828[2]_i_8_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln15_reg_2828[2]_i_3 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [14]),
        .O(\trunc_ln15_reg_2828[2]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \trunc_ln15_reg_2828[2]_i_4 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [13]),
        .I1(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [12]),
        .I3(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .O(\trunc_ln15_reg_2828[2]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln15_reg_2828[2]_i_5 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [11]),
        .O(\trunc_ln15_reg_2828[2]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \trunc_ln15_reg_2828[2]_i_6 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [5]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [10]),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [9]),
        .I3(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .O(\trunc_ln15_reg_2828[2]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln15_reg_2828[2]_i_7 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [4]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [7]),
        .I2(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I3(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [2]),
        .I4(sext_ln512_fu_992_p1[0]),
        .O(\trunc_ln15_reg_2828[2]_i_7_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln15_reg_2828[2]_i_8 
       (.I0(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [1]),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [8]),
        .I2(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I3(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [3]),
        .I4(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [6]),
        .O(\trunc_ln15_reg_2828[2]_i_8_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \trunc_ln15_reg_2828[3]_i_1 
       (.I0(\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ),
        .I1(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [14]),
        .I2(\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15]),
        .O(\q0_reg[11]_7 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln15_reg_2828[3]_i_10 
       (.I0(wl_code_table_q0[10]),
        .I1(sext_ln512_fu_992_p1[10]),
        .O(\trunc_ln15_reg_2828[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln15_reg_2828[3]_i_11 
       (.I0(wl_code_table_q0[9]),
        .I1(sext_ln512_fu_992_p1[9]),
        .O(\trunc_ln15_reg_2828[3]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln15_reg_2828[3]_i_8 
       (.I0(sext_ln512_fu_992_p1[12]),
        .I1(wl_code_table_q0[12]),
        .O(\trunc_ln15_reg_2828[3]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln15_reg_2828[3]_i_9 
       (.I0(wl_code_table_q0[11]),
        .I1(sext_ln512_fu_992_p1[11]),
        .O(\trunc_ln15_reg_2828[3]_i_9_n_40 ));
  CARRY8 \trunc_ln15_reg_2828_reg[3]_i_2 
       (.CI(\dec_nbl_reg[8]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln15_reg_2828_reg[3]_i_2_n_40 ,\NLW_trunc_ln15_reg_2828_reg[3]_i_2_CO_UNCONNECTED [6],\trunc_ln15_reg_2828_reg[3]_i_2_n_42 ,\trunc_ln15_reg_2828_reg[3]_i_2_n_43 ,\trunc_ln15_reg_2828_reg[3]_i_2_n_44 ,\trunc_ln15_reg_2828_reg[3]_i_2_n_45 ,\trunc_ln15_reg_2828_reg[3]_i_2_n_46 ,\trunc_ln15_reg_2828_reg[3]_i_2_n_47 }),
        .DI({1'b0,sext_ln512_fu_992_p1[14:12],\dec_nbl_reg[0] ,wl_code_table_q0[11:9]}),
        .O({\NLW_trunc_ln15_reg_2828_reg[3]_i_2_O_UNCONNECTED [7],\grp_decode_fu_519/sext_ln509_fu_1006_p1 [15:9]}),
        .S({1'b1,\dec_nbl_reg[0]_0 ,\trunc_ln15_reg_2828[3]_i_8_n_40 ,\trunc_ln15_reg_2828[3]_i_9_n_40 ,\trunc_ln15_reg_2828[3]_i_10_n_40 ,\trunc_ln15_reg_2828[3]_i_11_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \trunc_ln_reg_3201[0]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [11]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(\q0_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln_reg_3201[1]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [12]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(\q0_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln_reg_3201[2]_i_1 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [13]),
        .I1(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I2(\q0_reg[11]_1 ),
        .O(\q0_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF800F000F000)) 
    \trunc_ln_reg_3201[2]_i_2 
       (.I0(\trunc_ln_reg_3201[2]_i_3_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [11]),
        .I2(\trunc_ln_reg_3201[2]_i_4_n_40 ),
        .I3(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [14]),
        .I4(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [15]),
        .I5(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .O(\q0_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEEEEFFFEEEEE)) 
    \trunc_ln_reg_3201[2]_i_3 
       (.I0(\trunc_ln_reg_3201[2]_i_5_n_40 ),
        .I1(\trunc_ln_reg_3201[2]_i_6_n_40 ),
        .I2(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [6]),
        .I3(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [8]),
        .I4(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I5(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [10]),
        .O(\trunc_ln_reg_3201[2]_i_3_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \trunc_ln_reg_3201[2]_i_4 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [13]),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [12]),
        .I2(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .O(\trunc_ln_reg_3201[2]_i_4_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln_reg_3201[2]_i_5 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [1]),
        .I1(sext_ln512_fu_1516_p1[0]),
        .I2(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I3(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [3]),
        .I4(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [9]),
        .O(\trunc_ln_reg_3201[2]_i_5_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \trunc_ln_reg_3201[2]_i_6 
       (.I0(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [4]),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [5]),
        .I2(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I3(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [2]),
        .I4(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [7]),
        .O(\trunc_ln_reg_3201[2]_i_6_n_40 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \trunc_ln_reg_3201[3]_i_1 
       (.I0(\trunc_ln_reg_3201_reg[3]_i_2_n_40 ),
        .I1(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [14]),
        .I2(\grp_encode_fu_453/sext_ln509_fu_1530_p1 [15]),
        .O(\q0_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3201[3]_i_10 
       (.I0(wl_code_table_q0[10]),
        .I1(sext_ln512_fu_1516_p1[10]),
        .O(\trunc_ln_reg_3201[3]_i_10_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3201[3]_i_11 
       (.I0(wl_code_table_q0[9]),
        .I1(sext_ln512_fu_1516_p1[9]),
        .O(\trunc_ln_reg_3201[3]_i_11_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3201[3]_i_8 
       (.I0(sext_ln512_fu_1516_p1[12]),
        .I1(wl_code_table_q0[12]),
        .O(\trunc_ln_reg_3201[3]_i_8_n_40 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_3201[3]_i_9 
       (.I0(wl_code_table_q0[11]),
        .I1(sext_ln512_fu_1516_p1[11]),
        .O(\trunc_ln_reg_3201[3]_i_9_n_40 ));
  CARRY8 \trunc_ln_reg_3201_reg[3]_i_2 
       (.CI(\nbl_reg[8]_i_2_n_40 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_3201_reg[3]_i_2_n_40 ,\NLW_trunc_ln_reg_3201_reg[3]_i_2_CO_UNCONNECTED [6],\trunc_ln_reg_3201_reg[3]_i_2_n_42 ,\trunc_ln_reg_3201_reg[3]_i_2_n_43 ,\trunc_ln_reg_3201_reg[3]_i_2_n_44 ,\trunc_ln_reg_3201_reg[3]_i_2_n_45 ,\trunc_ln_reg_3201_reg[3]_i_2_n_46 ,\trunc_ln_reg_3201_reg[3]_i_2_n_47 }),
        .DI({1'b0,sext_ln512_fu_1516_p1[14:12],DI,wl_code_table_q0[11:9]}),
        .O({\NLW_trunc_ln_reg_3201_reg[3]_i_2_O_UNCONNECTED [7],\grp_encode_fu_453/sext_ln509_fu_1530_p1 [15:9]}),
        .S({1'b1,\nbl_reg[0] ,\trunc_ln_reg_3201[3]_i_8_n_40 ,\trunc_ln_reg_3201[3]_i_9_n_40 ,\trunc_ln_reg_3201[3]_i_10_n_40 ,\trunc_ln_reg_3201[3]_i_11_n_40 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
