{"version":"1.1.0","info":[["/home/fiveyyyy/github/verilog/alu_desgin_2/alu_design_2.v",[[],null,0]],["/home/fiveyyyy/github/verilog/alu_design_1/alu_design_1.v",[[],null,0]],["/home/fiveyyyy/github/verilog/control_unit/control_unit.v",[[[[[["Main_Decoder",[[0,0],[2,13]],[[0,7],[0,19]],[],["module"]],[46,0]],[[["zero",[[0,20],[0,24]],[[0,20],[0,24]],["Main_Decoder"],["port"]],["ResultSrc",[[0,26],[0,35]],[[0,26],[0,35]],["Main_Decoder"],["port","zero"]],["MemWrite",[[6,18],[6,28]],[[6,20],[6,28]],["Main_Decoder"],["port","ResultSrc"]],["AluSrc",[[6,28],[6,36]],[[6,30],[6,36]],["Main_Decoder"],["port","MemWrite"]],["ImmSrc",[[0,55],[0,61]],[[0,55],[0,61]],["Main_Decoder"],["port","AluSrc"]],["RegWrite",[[0,63],[0,71]],[[0,63],[0,71]],["Main_Decoder"],["port","ImmSrc"]],["op",[[0,73],[0,75]],[[0,73],[0,75]],["Main_Decoder"],["port","RegWrite"]],["AluOp",[[0,77],[0,82]],[[0,77],[0,82]],["Main_Decoder"],["port","op"]],["PcSrc",[[0,84],[0,89]],[[0,84],[0,89]],["Main_Decoder"],["port","AluOp"]],["Branch",[[0,91],[0,97]],[[0,91],[0,97]],["Main_Decoder"],["port","PcSrc"]],["op",[[3,8],[3,16]],[[3,14],[3,16]],["Main_Decoder"],["port"]],["ImmSrc",[[5,9],[5,21]],[[5,15],[5,21]],["Main_Decoder"],["port"]],["AluOp",[[5,21],[5,28]],[[5,23],[5,28]],["Main_Decoder"],["port","ImmSrc"]],["ResultSrc",[[6,9],[6,18]],[[6,9],[6,18]],["Main_Decoder"],["port"]],["RegWrite",[[6,36],[6,46]],[[6,38],[6,46]],["Main_Decoder"],["port","AluSrc"]],["Branch",[[6,46],[6,54]],[[6,48],[6,54]],["Main_Decoder"],["port","RegWrite"]],["PcSrc",[[6,54],[6,61]],[[6,56],[6,61]],["Main_Decoder"],["port","Branch"]],["branch",[[8,2],[8,13]],[[8,7],[8,13]],["Main_Decoder"],["variable","wire"]]]]]]],null,0]]]}