{"sha": "9a3afc3564b36fb34826899a345a9c35b1c53e39", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWEzYWZjMzU2NGIzNmZiMzQ4MjY4OTlhMzQ1YTljMzViMWM1M2UzOQ==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2019-09-25T13:40:20Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2019-09-25T13:40:20Z"}, "message": "[AArch64] Use implementation namespace consistently in arm_neon.h\n\nWe're somewhat inconsistent in arm_neon.h when it comes to using the implementation namespace for local\nidentifiers. This means things like:\n#define hash_abcd 0\n#define hash_e 1\n#define wk 2\n\n#include \"arm_neon.h\"\n\nuint32x4_t\nfoo (uint32x4_t a, uint32_t b, uint32x4_t c)\n{\n  return vsha1cq_u32 (a, b, c);\n}\n\ndon't compile.\nThis patch fixes these issues throughout the whole of arm_neon.h\nBootstrapped and tested on aarch64-none-linux-gnu.\nThe advsimd-intrinsics.exp tests pass just fine.\n\nFrom-SVN: r276125", "tree": {"sha": "bc91373b82ed632621ae02301142501e387cebc8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bc91373b82ed632621ae02301142501e387cebc8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9a3afc3564b36fb34826899a345a9c35b1c53e39", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9a3afc3564b36fb34826899a345a9c35b1c53e39", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9a3afc3564b36fb34826899a345a9c35b1c53e39", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9a3afc3564b36fb34826899a345a9c35b1c53e39/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "fadb01364d36a50836201bc9a6a03e525d267967", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fadb01364d36a50836201bc9a6a03e525d267967", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fadb01364d36a50836201bc9a6a03e525d267967"}], "stats": {"total": 6309, "additions": 3489, "deletions": 2820}, "files": [{"sha": "fa43ab15f89141bc5fffe0f8e4e0d45fc22f93ff", "filename": "gcc/ChangeLog", "status": "modified", "additions": 650, "deletions": 0, "changes": 650, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a3afc3564b36fb34826899a345a9c35b1c53e39/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a3afc3564b36fb34826899a345a9c35b1c53e39/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9a3afc3564b36fb34826899a345a9c35b1c53e39", "patch": "@@ -1,3 +1,653 @@\n+2019-09-25  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\t* config/aarch64/arm_neon.h (vaba_s8): Use __ in identifiers\n+\tconsistenly.\n+\t(vaba_s16): Likewise.\n+\t(vaba_s32): Likewise.\n+\t(vaba_u8): Likewise.\n+\t(vaba_u16): Likewise.\n+\t(vaba_u32): Likewise.\n+\t(vabal_high_s8): Likewise.\n+\t(vabal_high_s16): Likewise.\n+\t(vabal_high_s32): Likewise.\n+\t(vabal_high_u8): Likewise.\n+\t(vabal_high_u16): Likewise.\n+\t(vabal_high_u32): Likewise.\n+\t(vabal_s8): Likewise.\n+\t(vabal_s16): Likewise.\n+\t(vabal_s32): Likewise.\n+\t(vabal_u8): Likewise.\n+\t(vabal_u16): Likewise.\n+\t(vabal_u32): Likewise.\n+\t(vabaq_s8): Likewise.\n+\t(vabaq_s16): Likewise.\n+\t(vabaq_s32): Likewise.\n+\t(vabaq_u8): Likewise.\n+\t(vabaq_u16): Likewise.\n+\t(vabaq_u32): Likewise.\n+\t(vabd_s8): Likewise.\n+\t(vabd_s16): Likewise.\n+\t(vabd_s32): Likewise.\n+\t(vabd_u8): Likewise.\n+\t(vabd_u16): Likewise.\n+\t(vabd_u32): Likewise.\n+\t(vabdl_high_s8): Likewise.\n+\t(vabdl_high_s16): Likewise.\n+\t(vabdl_high_s32): Likewise.\n+\t(vabdl_high_u8): Likewise.\n+\t(vabdl_high_u16): Likewise.\n+\t(vabdl_high_u32): Likewise.\n+\t(vabdl_s8): Likewise.\n+\t(vabdl_s16): Likewise.\n+\t(vabdl_s32): Likewise.\n+\t(vabdl_u8): Likewise.\n+\t(vabdl_u16): Likewise.\n+\t(vabdl_u32): Likewise.\n+\t(vabdq_s8): Likewise.\n+\t(vabdq_s16): Likewise.\n+\t(vabdq_s32): Likewise.\n+\t(vabdq_u8): Likewise.\n+\t(vabdq_u16): Likewise.\n+\t(vabdq_u32): Likewise.\n+\t(vaddlv_s8): Likewise.\n+\t(vaddlv_s16): Likewise.\n+\t(vaddlv_u8): Likewise.\n+\t(vaddlv_u16): Likewise.\n+\t(vaddlvq_s8): Likewise.\n+\t(vaddlvq_s16): Likewise.\n+\t(vaddlvq_s32): Likewise.\n+\t(vaddlvq_u8): Likewise.\n+\t(vaddlvq_u16): Likewise.\n+\t(vaddlvq_u32): Likewise.\n+\t(vcvtx_f32_f64): Likewise.\n+\t(vcvtx_high_f32_f64): Likewise.\n+\t(vcvtxd_f32_f64): Likewise.\n+\t(vmla_n_f32): Likewise.\n+\t(vmla_n_s16): Likewise.\n+\t(vmla_n_s32): Likewise.\n+\t(vmla_n_u16): Likewise.\n+\t(vmla_n_u32): Likewise.\n+\t(vmla_s8): Likewise.\n+\t(vmla_s16): Likewise.\n+\t(vmla_s32): Likewise.\n+\t(vmla_u8): Likewise.\n+\t(vmla_u16): Likewise.\n+\t(vmla_u32): Likewise.\n+\t(vmlal_high_n_s16): Likewise.\n+\t(vmlal_high_n_s32): Likewise.\n+\t(vmlal_high_n_u16): Likewise.\n+\t(vmlal_high_n_u32): Likewise.\n+\t(vmlal_high_s8): Likewise.\n+\t(vmlal_high_s16): Likewise.\n+\t(vmlal_high_s32): Likewise.\n+\t(vmlal_high_u8): Likewise.\n+\t(vmlal_high_u16): Likewise.\n+\t(vmlal_high_u32): Likewise.\n+\t(vmlal_n_s16): Likewise.\n+\t(vmlal_n_s32): Likewise.\n+\t(vmlal_n_u16): Likewise.\n+\t(vmlal_n_u32): Likewise.\n+\t(vmlal_s8): Likewise.\n+\t(vmlal_s16): Likewise.\n+\t(vmlal_s32): Likewise.\n+\t(vmlal_u8): Likewise.\n+\t(vmlal_u16): Likewise.\n+\t(vmlal_u32): Likewise.\n+\t(vmlaq_n_f32): Likewise.\n+\t(vmlaq_n_s16): Likewise.\n+\t(vmlaq_n_s32): Likewise.\n+\t(vmlaq_n_u16): Likewise.\n+\t(vmlaq_n_u32): Likewise.\n+\t(vmlaq_s8): Likewise.\n+\t(vmlaq_s16): Likewise.\n+\t(vmlaq_s32): Likewise.\n+\t(vmlaq_u8): Likewise.\n+\t(vmlaq_u16): Likewise.\n+\t(vmlaq_u32): Likewise.\n+\t(vmls_n_f32): Likewise.\n+\t(vmls_n_s16): Likewise.\n+\t(vmls_n_s32): Likewise.\n+\t(vmls_n_u16): Likewise.\n+\t(vmls_n_u32): Likewise.\n+\t(vmls_s8): Likewise.\n+\t(vmls_s16): Likewise.\n+\t(vmls_s32): Likewise.\n+\t(vmls_u8): Likewise.\n+\t(vmls_u16): Likewise.\n+\t(vmls_u32): Likewise.\n+\t(vmlsl_high_n_s16): Likewise.\n+\t(vmlsl_high_n_s32): Likewise.\n+\t(vmlsl_high_n_u16): Likewise.\n+\t(vmlsl_high_n_u32): Likewise.\n+\t(vmlsl_high_s8): Likewise.\n+\t(vmlsl_high_s16): Likewise.\n+\t(vmlsl_high_s32): Likewise.\n+\t(vmlsl_high_u8): Likewise.\n+\t(vmlsl_high_u16): Likewise.\n+\t(vmlsl_high_u32): Likewise.\n+\t(vmlsl_n_s16): Likewise.\n+\t(vmlsl_n_s32): Likewise.\n+\t(vmlsl_n_u16): Likewise.\n+\t(vmlsl_n_u32): Likewise.\n+\t(vmlsl_s8): Likewise.\n+\t(vmlsl_s16): Likewise.\n+\t(vmlsl_s32): Likewise.\n+\t(vmlsl_u8): Likewise.\n+\t(vmlsl_u16): Likewise.\n+\t(vmlsl_u32): Likewise.\n+\t(vmlsq_n_f32): Likewise.\n+\t(vmlsq_n_s16): Likewise.\n+\t(vmlsq_n_s32): Likewise.\n+\t(vmlsq_n_u16): Likewise.\n+\t(vmlsq_n_u32): Likewise.\n+\t(vmlsq_s8): Likewise.\n+\t(vmlsq_s16): Likewise.\n+\t(vmlsq_s32): Likewise.\n+\t(vmlsq_u8): Likewise.\n+\t(vmlsq_u16): Likewise.\n+\t(vmlsq_u32): Likewise.\n+\t(vmovl_high_s8): Likewise.\n+\t(vmovl_high_s16): Likewise.\n+\t(vmovl_high_s32): Likewise.\n+\t(vmovl_high_u8): Likewise.\n+\t(vmovl_high_u16): Likewise.\n+\t(vmovl_high_u32): Likewise.\n+\t(vmovl_s8): Likewise.\n+\t(vmovl_s16): Likewise.\n+\t(vmovl_s32): Likewise.\n+\t(vmovl_u8): Likewise.\n+\t(vmovl_u16): Likewise.\n+\t(vmovl_u32): Likewise.\n+\t(vmovn_high_s16): Likewise.\n+\t(vmovn_high_s32): Likewise.\n+\t(vmovn_high_s64): Likewise.\n+\t(vmovn_high_u16): Likewise.\n+\t(vmovn_high_u32): Likewise.\n+\t(vmovn_high_u64): Likewise.\n+\t(vmovn_s16): Likewise.\n+\t(vmovn_s32): Likewise.\n+\t(vmovn_s64): Likewise.\n+\t(vmovn_u16): Likewise.\n+\t(vmovn_u32): Likewise.\n+\t(vmovn_u64): Likewise.\n+\t(vmull_high_n_s16): Likewise.\n+\t(vmull_high_n_s32): Likewise.\n+\t(vmull_high_n_u16): Likewise.\n+\t(vmull_high_n_u32): Likewise.\n+\t(vmull_high_p8): Likewise.\n+\t(vmull_high_s8): Likewise.\n+\t(vmull_high_s16): Likewise.\n+\t(vmull_high_s32): Likewise.\n+\t(vmull_high_u8): Likewise.\n+\t(vmull_high_u16): Likewise.\n+\t(vmull_high_u32): Likewise.\n+\t(vmull_n_s16): Likewise.\n+\t(vmull_n_s32): Likewise.\n+\t(vmull_n_u16): Likewise.\n+\t(vmull_n_u32): Likewise.\n+\t(vmull_p8): Likewise.\n+\t(vmull_s8): Likewise.\n+\t(vmull_s16): Likewise.\n+\t(vmull_s32): Likewise.\n+\t(vmull_u8): Likewise.\n+\t(vmull_u16): Likewise.\n+\t(vmull_u32): Likewise.\n+\t(vpadal_s8): Likewise.\n+\t(vpadal_s16): Likewise.\n+\t(vpadal_s32): Likewise.\n+\t(vpadal_u8): Likewise.\n+\t(vpadal_u16): Likewise.\n+\t(vpadal_u32): Likewise.\n+\t(vpadalq_s8): Likewise.\n+\t(vpadalq_s16): Likewise.\n+\t(vpadalq_s32): Likewise.\n+\t(vpadalq_u8): Likewise.\n+\t(vpadalq_u16): Likewise.\n+\t(vpadalq_u32): Likewise.\n+\t(vpaddl_s8): Likewise.\n+\t(vpaddl_s16): Likewise.\n+\t(vpaddl_s32): Likewise.\n+\t(vpaddl_u8): Likewise.\n+\t(vpaddl_u16): Likewise.\n+\t(vpaddl_u32): Likewise.\n+\t(vpaddlq_s8): Likewise.\n+\t(vpaddlq_s16): Likewise.\n+\t(vpaddlq_s32): Likewise.\n+\t(vpaddlq_u8): Likewise.\n+\t(vpaddlq_u16): Likewise.\n+\t(vpaddlq_u32): Likewise.\n+\t(vpaddq_s8): Likewise.\n+\t(vpaddq_s16): Likewise.\n+\t(vpaddq_s32): Likewise.\n+\t(vpaddq_s64): Likewise.\n+\t(vpaddq_u8): Likewise.\n+\t(vpaddq_u16): Likewise.\n+\t(vpaddq_u32): Likewise.\n+\t(vpaddq_u64): Likewise.\n+\t(vqdmulh_n_s16): Likewise.\n+\t(vqdmulh_n_s32): Likewise.\n+\t(vqdmulhq_n_s16): Likewise.\n+\t(vqdmulhq_n_s32): Likewise.\n+\t(vqmovn_high_s16): Likewise.\n+\t(vqmovn_high_s32): Likewise.\n+\t(vqmovn_high_s64): Likewise.\n+\t(vqmovn_high_u16): Likewise.\n+\t(vqmovn_high_u32): Likewise.\n+\t(vqmovn_high_u64): Likewise.\n+\t(vqmovun_high_s16): Likewise.\n+\t(vqmovun_high_s32): Likewise.\n+\t(vqmovun_high_s64): Likewise.\n+\t(vqrdmulh_n_s16): Likewise.\n+\t(vqrdmulh_n_s32): Likewise.\n+\t(vqrdmulhq_n_s16): Likewise.\n+\t(vqrdmulhq_n_s32): Likewise.\n+\t(vrsqrte_u32): Likewise.\n+\t(vrsqrteq_u32): Likewise.\n+\t(vtst_p8): Likewise.\n+\t(vtst_p16): Likewise.\n+\t(vtst_p64): Likewise.\n+\t(vtstq_p8): Likewise.\n+\t(vtstq_p16): Likewise.\n+\t(vtstq_p64): Likewise.\n+\t(vaddlv_s32): Likewise.\n+\t(vaddlv_u32): Likewise.\n+\t(vqtbl1_p8): Likewise.\n+\t(vqtbl1_s8): Likewise.\n+\t(vqtbl1_u8): Likewise.\n+\t(vqtbl1q_p8): Likewise.\n+\t(vqtbl1q_s8): Likewise.\n+\t(vqtbl1q_u8): Likewise.\n+\t(vqtbx1_s8): Likewise.\n+\t(vqtbx1_u8): Likewise.\n+\t(vqtbx1_p8): Likewise.\n+\t(vqtbx1q_s8): Likewise.\n+\t(vqtbx1q_u8): Likewise.\n+\t(vqtbx1q_p8): Likewise.\n+\t(vtbl1_s8): Likewise.\n+\t(vtbl1_u8): Likewise.\n+\t(vtbl1_p8): Likewise.\n+\t(vtbl2_s8): Likewise.\n+\t(vtbl2_u8): Likewise.\n+\t(vtbl2_p8): Likewise.\n+\t(vtbl3_s8): Likewise.\n+\t(vtbl3_u8): Likewise.\n+\t(vtbl3_p8): Likewise.\n+\t(vtbl4_s8): Likewise.\n+\t(vtbl4_u8): Likewise.\n+\t(vtbl4_p8): Likewise.\n+\t(vtbx2_s8): Likewise.\n+\t(vtbx2_u8): Likewise.\n+\t(vtbx2_p8): Likewise.\n+\t(vld1_f32): Likewise.\n+\t(vld1_f64): Likewise.\n+\t(vld1_p8): Likewise.\n+\t(vld1_p16): Likewise.\n+\t(vld1_p64): Likewise.\n+\t(vld1_s8): Likewise.\n+\t(vld1_s16): Likewise.\n+\t(vld1_s32): Likewise.\n+\t(vld1_s64): Likewise.\n+\t(vld1_u8): Likewise.\n+\t(vld1_u16): Likewise.\n+\t(vld1_u32): Likewise.\n+\t(vld1_u64): Likewise.\n+\t(vld1q_f32): Likewise.\n+\t(vld1q_f64): Likewise.\n+\t(vld1q_p8): Likewise.\n+\t(vld1q_p16): Likewise.\n+\t(vld1q_p64): Likewise.\n+\t(vld1q_s8): Likewise.\n+\t(vld1q_s16): Likewise.\n+\t(vld1q_s32): Likewise.\n+\t(vld1q_s64): Likewise.\n+\t(vld1q_u8): Likewise.\n+\t(vld1q_u16): Likewise.\n+\t(vld1q_u32): Likewise.\n+\t(vld1q_u64): Likewise.\n+\t(vpmax_s8): Likewise.\n+\t(vpmax_s16): Likewise.\n+\t(vpmax_s32): Likewise.\n+\t(vpmax_u8): Likewise.\n+\t(vpmax_u16): Likewise.\n+\t(vpmax_u32): Likewise.\n+\t(vpmaxq_s8): Likewise.\n+\t(vpmaxq_s16): Likewise.\n+\t(vpmaxq_s32): Likewise.\n+\t(vpmaxq_u8): Likewise.\n+\t(vpmaxq_u16): Likewise.\n+\t(vpmaxq_u32): Likewise.\n+\t(vpmax_f32): Likewise.\n+\t(vpmaxq_f32): Likewise.\n+\t(vpmaxq_f64): Likewise.\n+\t(vpmaxqd_f64): Likewise.\n+\t(vpmaxs_f32): Likewise.\n+\t(vpmaxnm_f32): Likewise.\n+\t(vpmaxnmq_f32): Likewise.\n+\t(vpmaxnmq_f64): Likewise.\n+\t(vpmaxnmqd_f64): Likewise.\n+\t(vpmaxnms_f32): Likewise.\n+\t(vpmin_s8): Likewise.\n+\t(vpmin_s16): Likewise.\n+\t(vpmin_s32): Likewise.\n+\t(vpmin_u8): Likewise.\n+\t(vpmin_u16): Likewise.\n+\t(vpmin_u32): Likewise.\n+\t(vpminq_s8): Likewise.\n+\t(vpminq_s16): Likewise.\n+\t(vpminq_s32): Likewise.\n+\t(vpminq_u8): Likewise.\n+\t(vpminq_u16): Likewise.\n+\t(vpminq_u32): Likewise.\n+\t(vpmin_f32): Likewise.\n+\t(vpminq_f32): Likewise.\n+\t(vpminq_f64): Likewise.\n+\t(vpminqd_f64): Likewise.\n+\t(vpmins_f32): Likewise.\n+\t(vpminnm_f32): Likewise.\n+\t(vpminnmq_f32): Likewise.\n+\t(vpminnmq_f64): Likewise.\n+\t(vpminnmqd_f64): Likewise.\n+\t(vpminnms_f32): Likewise.\n+\t(vmla_f32): Likewise.\n+\t(vmlaq_f32): Likewise.\n+\t(vmlaq_f64): Likewise.\n+\t(vmls_f32): Likewise.\n+\t(vmlsq_f32): Likewise.\n+\t(vmlsq_f64): Likewise.\n+\t(vqtbl2_s8): Likewise.\n+\t(vqtbl2_u8): Likewise.\n+\t(vqtbl2_p8): Likewise.\n+\t(vqtbl2q_s8): Likewise.\n+\t(vqtbl2q_u8): Likewise.\n+\t(vqtbl2q_p8): Likewise.\n+\t(vqtbl3_s8): Likewise.\n+\t(vqtbl3_u8): Likewise.\n+\t(vqtbl3_p8): Likewise.\n+\t(vqtbl3q_s8): Likewise.\n+\t(vqtbl3q_u8): Likewise.\n+\t(vqtbl3q_p8): Likewise.\n+\t(vqtbl4_s8): Likewise.\n+\t(vqtbl4_u8): Likewise.\n+\t(vqtbl4_p8): Likewise.\n+\t(vqtbl4q_s8): Likewise.\n+\t(vqtbl4q_u8): Likewise.\n+\t(vqtbl4q_p8): Likewise.\n+\t(vqtbx2_s8): Likewise.\n+\t(vqtbx2_u8): Likewise.\n+\t(vqtbx2_p8): Likewise.\n+\t(vqtbx2q_s8): Likewise.\n+\t(vqtbx2q_u8): Likewise.\n+\t(vqtbx2q_p8): Likewise.\n+\t(vqtbx3_s8): Likewise.\n+\t(vqtbx3_u8): Likewise.\n+\t(vqtbx3_p8): Likewise.\n+\t(vqtbx3q_s8): Likewise.\n+\t(vqtbx3q_u8): Likewise.\n+\t(vqtbx3q_p8): Likewise.\n+\t(vqtbx4_s8): Likewise.\n+\t(vqtbx4_u8): Likewise.\n+\t(vqtbx4_p8): Likewise.\n+\t(vqtbx4q_s8): Likewise.\n+\t(vqtbx4q_u8): Likewise.\n+\t(vqtbx4q_p8): Likewise.\n+\t(vrev16_p8): Likewise.\n+\t(vrev16_s8): Likewise.\n+\t(vrev16_u8): Likewise.\n+\t(vrev16q_p8): Likewise.\n+\t(vrev16q_s8): Likewise.\n+\t(vrev16q_u8): Likewise.\n+\t(vrev32_p8): Likewise.\n+\t(vrev32_p16): Likewise.\n+\t(vrev32_s8): Likewise.\n+\t(vrev32_s16): Likewise.\n+\t(vrev32_u8): Likewise.\n+\t(vrev32_u16): Likewise.\n+\t(vrev32q_p8): Likewise.\n+\t(vrev32q_p16): Likewise.\n+\t(vrev32q_s8): Likewise.\n+\t(vrev32q_s16): Likewise.\n+\t(vrev32q_u8): Likewise.\n+\t(vrev32q_u16): Likewise.\n+\t(vrev64_f32): Likewise.\n+\t(vrev64_p8): Likewise.\n+\t(vrev64_p16): Likewise.\n+\t(vrev64_s8): Likewise.\n+\t(vrev64_s16): Likewise.\n+\t(vrev64_s32): Likewise.\n+\t(vrev64_u8): Likewise.\n+\t(vrev64_u16): Likewise.\n+\t(vrev64_u32): Likewise.\n+\t(vrev64q_f32): Likewise.\n+\t(vrev64q_p8): Likewise.\n+\t(vrev64q_p16): Likewise.\n+\t(vrev64q_s8): Likewise.\n+\t(vrev64q_s16): Likewise.\n+\t(vrev64q_s32): Likewise.\n+\t(vrev64q_u8): Likewise.\n+\t(vrev64q_u16): Likewise.\n+\t(vrev64q_u32): Likewise.\n+\t(vsha1cq_u32): Likewise.\n+\t(vsha1mq_u32): Likewise.\n+\t(vsha1pq_u32): Likewise.\n+\t(vsha1h_u32): Likewise.\n+\t(vsha1su0q_u32): Likewise.\n+\t(vsha1su1q_u32): Likewise.\n+\t(vsha256hq_u32): Likewise.\n+\t(vsha256h2q_u32): Likewise.\n+\t(vsha256su0q_u32): Likewise.\n+\t(vsha256su1q_u32): Likewise.\n+\t(vmull_p64): Likewise.\n+\t(vmull_high_p64): Likewise.\n+\t(vsqrt_f32): Likewise.\n+\t(vsqrtq_f32): Likewise.\n+\t(vsqrt_f64): Likewise.\n+\t(vsqrtq_f64): Likewise.\n+\t(vst1_f32): Likewise.\n+\t(vst1_f64): Likewise.\n+\t(vst1_p8): Likewise.\n+\t(vst1_p16): Likewise.\n+\t(vst1_p64): Likewise.\n+\t(vst1_s8): Likewise.\n+\t(vst1_s16): Likewise.\n+\t(vst1_s32): Likewise.\n+\t(vst1_s64): Likewise.\n+\t(vst1_u8): Likewise.\n+\t(vst1_u16): Likewise.\n+\t(vst1_u32): Likewise.\n+\t(vst1_u64): Likewise.\n+\t(vst1q_f32): Likewise.\n+\t(vst1q_f64): Likewise.\n+\t(vst1q_p8): Likewise.\n+\t(vst1q_p16): Likewise.\n+\t(vst1q_p64): Likewise.\n+\t(vst1q_s8): Likewise.\n+\t(vst1q_s16): Likewise.\n+\t(vst1q_s32): Likewise.\n+\t(vst1q_s64): Likewise.\n+\t(vst1q_u8): Likewise.\n+\t(vst1q_u16): Likewise.\n+\t(vst1q_u32): Likewise.\n+\t(vst1q_u64): Likewise.\n+\t(vst1_s64_x2): Likewise.\n+\t(vst1_u64_x2): Likewise.\n+\t(vst1_f64_x2): Likewise.\n+\t(vst1_s8_x2): Likewise.\n+\t(vst1_p8_x2): Likewise.\n+\t(vst1_s16_x2): Likewise.\n+\t(vst1_p16_x2): Likewise.\n+\t(vst1_s32_x2): Likewise.\n+\t(vst1_u8_x2): Likewise.\n+\t(vst1_u16_x2): Likewise.\n+\t(vst1_u32_x2): Likewise.\n+\t(vst1_f16_x2): Likewise.\n+\t(vst1_f32_x2): Likewise.\n+\t(vst1_p64_x2): Likewise.\n+\t(vst1q_s8_x2): Likewise.\n+\t(vst1q_p8_x2): Likewise.\n+\t(vst1q_s16_x2): Likewise.\n+\t(vst1q_p16_x2): Likewise.\n+\t(vst1q_s32_x2): Likewise.\n+\t(vst1q_s64_x2): Likewise.\n+\t(vst1q_u8_x2): Likewise.\n+\t(vst1q_u16_x2): Likewise.\n+\t(vst1q_u32_x2): Likewise.\n+\t(vst1q_u64_x2): Likewise.\n+\t(vst1q_f16_x2): Likewise.\n+\t(vst1q_f32_x2): Likewise.\n+\t(vst1q_f64_x2): Likewise.\n+\t(vst1q_p64_x2): Likewise.\n+\t(vst1_s64_x3): Likewise.\n+\t(vst1_u64_x3): Likewise.\n+\t(vst1_f64_x3): Likewise.\n+\t(vst1_s8_x3): Likewise.\n+\t(vst1_p8_x3): Likewise.\n+\t(vst1_s16_x3): Likewise.\n+\t(vst1_p16_x3): Likewise.\n+\t(vst1_s32_x3): Likewise.\n+\t(vst1_u8_x3): Likewise.\n+\t(vst1_u16_x3): Likewise.\n+\t(vst1_u32_x3): Likewise.\n+\t(vst1_f16_x3): Likewise.\n+\t(vst1_f32_x3): Likewise.\n+\t(vst1_p64_x3): Likewise.\n+\t(vst1q_s8_x3): Likewise.\n+\t(vst1q_p8_x3): Likewise.\n+\t(vst1q_s16_x3): Likewise.\n+\t(vst1q_p16_x3): Likewise.\n+\t(vst1q_s32_x3): Likewise.\n+\t(vst1q_s64_x3): Likewise.\n+\t(vst1q_u8_x3): Likewise.\n+\t(vst1q_u16_x3): Likewise.\n+\t(vst1q_u32_x3): Likewise.\n+\t(vst1q_u64_x3): Likewise.\n+\t(vst1q_f16_x3): Likewise.\n+\t(vst1q_f32_x3): Likewise.\n+\t(vst1q_f64_x3): Likewise.\n+\t(vst1q_p64_x3): Likewise.\n+\t(vst2_s64): Likewise.\n+\t(vst2_u64): Likewise.\n+\t(vst2_f64): Likewise.\n+\t(vst2_s8): Likewise.\n+\t(vst2_p8): Likewise.\n+\t(vst2_s16): Likewise.\n+\t(vst2_p16): Likewise.\n+\t(vst2_s32): Likewise.\n+\t(vst2_u8): Likewise.\n+\t(vst2_u16): Likewise.\n+\t(vst2_u32): Likewise.\n+\t(vst2_f16): Likewise.\n+\t(vst2_f32): Likewise.\n+\t(vst2_p64): Likewise.\n+\t(vst2q_s8): Likewise.\n+\t(vst2q_p8): Likewise.\n+\t(vst2q_s16): Likewise.\n+\t(vst2q_p16): Likewise.\n+\t(vst2q_s32): Likewise.\n+\t(vst2q_s64): Likewise.\n+\t(vst2q_u8): Likewise.\n+\t(vst2q_u16): Likewise.\n+\t(vst2q_u32): Likewise.\n+\t(vst2q_u64): Likewise.\n+\t(vst2q_f16): Likewise.\n+\t(vst2q_f32): Likewise.\n+\t(vst2q_f64): Likewise.\n+\t(vst2q_p64): Likewise.\n+\t(vst3_s64): Likewise.\n+\t(vst3_u64): Likewise.\n+\t(vst3_f64): Likewise.\n+\t(vst3_s8): Likewise.\n+\t(vst3_p8): Likewise.\n+\t(vst3_s16): Likewise.\n+\t(vst3_p16): Likewise.\n+\t(vst3_s32): Likewise.\n+\t(vst3_u8): Likewise.\n+\t(vst3_u16): Likewise.\n+\t(vst3_u32): Likewise.\n+\t(vst3_f16): Likewise.\n+\t(vst3_f32): Likewise.\n+\t(vst3_p64): Likewise.\n+\t(vst3q_s8): Likewise.\n+\t(vst3q_p8): Likewise.\n+\t(vst3q_s16): Likewise.\n+\t(vst3q_p16): Likewise.\n+\t(vst3q_s32): Likewise.\n+\t(vst3q_s64): Likewise.\n+\t(vst3q_u8): Likewise.\n+\t(vst3q_u16): Likewise.\n+\t(vst3q_u32): Likewise.\n+\t(vst3q_u64): Likewise.\n+\t(vst3q_f16): Likewise.\n+\t(vst3q_f32): Likewise.\n+\t(vst3q_f64): Likewise.\n+\t(vst3q_p64): Likewise.\n+\t(vst4_s64): Likewise.\n+\t(vst4_u64): Likewise.\n+\t(vst4_f64): Likewise.\n+\t(vst4_s8): Likewise.\n+\t(vst4_p8): Likewise.\n+\t(vst4_s16): Likewise.\n+\t(vst4_p16): Likewise.\n+\t(vst4_s32): Likewise.\n+\t(vst4_u8): Likewise.\n+\t(vst4_u16): Likewise.\n+\t(vst4_u32): Likewise.\n+\t(vst4_f16): Likewise.\n+\t(vst4_f32): Likewise.\n+\t(vst4_p64): Likewise.\n+\t(vst4q_s8): Likewise.\n+\t(vst4q_p8): Likewise.\n+\t(vst4q_s16): Likewise.\n+\t(vst4q_p16): Likewise.\n+\t(vst4q_s32): Likewise.\n+\t(vst4q_s64): Likewise.\n+\t(vst4q_u8): Likewise.\n+\t(vst4q_u16): Likewise.\n+\t(vst4q_u32): Likewise.\n+\t(vst4q_u64): Likewise.\n+\t(vst4q_f16): Likewise.\n+\t(vst4q_f32): Likewise.\n+\t(vst4q_f64): Likewise.\n+\t(vst4q_p64): Likewise.\n+\t(vtbx4_s8): Likewise.\n+\t(vtbx4_u8): Likewise.\n+\t(vtbx4_p8): Likewise.\n+\t(vtrn_f32): Likewise.\n+\t(vtrn_p8): Likewise.\n+\t(vtrn_p16): Likewise.\n+\t(vtrn_s8): Likewise.\n+\t(vtrn_s16): Likewise.\n+\t(vtrn_s32): Likewise.\n+\t(vtrn_u8): Likewise.\n+\t(vtrn_u16): Likewise.\n+\t(vtrn_u32): Likewise.\n+\t(vtrnq_f32): Likewise.\n+\t(vtrnq_p8): Likewise.\n+\t(vtrnq_p16): Likewise.\n+\t(vtrnq_s8): Likewise.\n+\t(vtrnq_s16): Likewise.\n+\t(vtrnq_s32): Likewise.\n+\t(vtrnq_u8): Likewise.\n+\t(vtrnq_u16): Likewise.\n+\t(vtrnq_u32): Likewise.\n+\t(vrsqrte_f16): Likewise.\n+\t(vrsqrteq_f16): Likewise.\n+\t(vsqrt_f16): Likewise.\n+\t(vsqrtq_f16): Likewise.\n+\t(vabd_f16): Likewise.\n+\t(vabdq_f16): Likewise.\n+\t(vpadd_f16): Likewise.\n+\t(vpaddq_f16): Likewise.\n+\t(vpmax_f16): Likewise.\n+\t(vpmaxq_f16): Likewise.\n+\t(vpmaxnm_f16): Likewise.\n+\t(vpmaxnmq_f16): Likewise.\n+\t(vpmin_f16): Likewise.\n+\t(vpminq_f16): Likewise.\n+\t(vpminnm_f16): Likewise.\n+\t(vpminnmq_f16): Likewise.\n+\t(vrsqrts_f16): Likewise.\n+\t(vrsqrtsq_f16): Likewise.\n+\n 2019-09-25  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/91896"}, {"sha": "8b861601a48b2150aa5768d717c61e0d1416747f", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 2839, "deletions": 2820, "changes": 5659, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a3afc3564b36fb34826899a345a9c35b1c53e39/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a3afc3564b36fb34826899a345a9c35b1c53e39/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=9a3afc3564b36fb34826899a345a9c35b1c53e39"}]}