Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Thu Jul  4 09:49:39 2019
| Host             : jinyeeng-Inspiron-3421 running 64-bit unknown
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.970        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.814        |
| Device Static (W)        | 0.156        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.3         |
| Junction Temperature (C) | 47.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |        3 |       --- |             --- |
| Slice Logic              |     0.045 |    37628 |       --- |             --- |
|   LUT as Logic           |     0.037 |    13652 |     53200 |           25.66 |
|   CARRY4                 |     0.004 |     1317 |     13300 |            9.90 |
|   Register               |     0.002 |    16882 |    106400 |           15.87 |
|   LUT as Distributed RAM |     0.002 |      950 |     17400 |            5.46 |
|   F7/F8 Muxes            |    <0.001 |       53 |     53200 |            0.10 |
|   LUT as Shift Register  |    <0.001 |      195 |     17400 |            1.12 |
|   Others                 |     0.000 |      890 |       --- |             --- |
| Signals                  |     0.069 |    27949 |       --- |             --- |
| Block RAM                |     0.095 |      108 |       140 |           77.14 |
| DSPs                     |     0.016 |       19 |       220 |            8.64 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.970 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.292 |       0.270 |      0.022 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.007 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.767 |       0.733 |      0.034 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.814 |
|   design_1_i                                                                                      |     1.814 |
|     axi_smc                                                                                       |     0.013 |
|       inst                                                                                        |     0.013 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.004 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|           s00_transaction_regulator                                                               |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|         s00_nodes                                                                                 |     0.005 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     axi_smc_1                                                                                     |     0.013 |
|       inst                                                                                        |     0.013 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.003 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|           s00_transaction_regulator                                                               |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|         s00_nodes                                                                                 |     0.005 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     axi_smc_2                                                                                     |     0.013 |
|       inst                                                                                        |     0.013 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.001 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.003 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|           s00_transaction_regulator                                                               |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|         s00_nodes                                                                                 |     0.005 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     processing_system7_0                                                                          |     1.539 |
|       inst                                                                                        |     1.539 |
|     ps7_0_axi_periph                                                                              |     0.006 |
|       s00_couplers                                                                                |     0.006 |
|         auto_pc                                                                                   |     0.006 |
|           inst                                                                                    |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.006 |
|               RD.ar_channel_0                                                                     |     0.002 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |     0.002 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |     0.001 |
|               RD.r_channel_0                                                                      |     0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     solution_0                                                                                    |     0.231 |
|       inst                                                                                        |     0.231 |
|         P1Buffer_0_i_U                                                                            |     0.021 |
|           solution_P1BufferAem_ram_U                                                              |     0.021 |
|         P1Buffer_flip_0_U                                                                         |     0.005 |
|           solution_P1Buffervdy_ram_U                                                              |     0.005 |
|         P1Buffer_n_0_U                                                                            |     0.002 |
|           solution_P1Bufferyd2_ram_U                                                              |     0.002 |
|         P1Buffer_slice_0_U                                                                        |     0.005 |
|           solution_P1Buffervdy_ram_U                                                              |     0.005 |
|         P1Buffer_twist_0_U                                                                        |     0.005 |
|           solution_P1Buffervdy_ram_U                                                              |     0.005 |
|         P3Buffer_0_i_U                                                                            |     0.008 |
|           solution_P3BufferGfk_ram_U                                                              |     0.008 |
|         P3Buffer_FRtoBR_0_U                                                                       |    <0.001 |
|           solution_P3BufferCeG_ram_U                                                              |    <0.001 |
|         P3Buffer_URFtoDLF_0_U                                                                     |    <0.001 |
|           solution_P3BufferCeG_ram_U                                                              |    <0.001 |
|         P3Buffer_URtoDF_0_U                                                                       |    <0.001 |
|           solution_P3BufferCeG_ram_U                                                              |    <0.001 |
|         P3Buffer_n_0_U                                                                            |    <0.001 |
|           solution_P3BufferFfa_ram_U                                                              |    <0.001 |
|         P3Buffer_parity_0_U                                                                       |    <0.001 |
|           solution_P3BufferBew_ram_U                                                              |    <0.001 |
|             ram_reg_0_127_0_0                                                                     |    <0.001 |
|             ram_reg_0_15_0_0                                                                      |    <0.001 |
|             ram_reg_0_255_0_0                                                                     |    <0.001 |
|             ram_reg_0_31_0_0                                                                      |    <0.001 |
|             ram_reg_0_63_0_0                                                                      |    <0.001 |
|             ram_reg_256_511_0_0                                                                   |    <0.001 |
|             ram_reg_512_767_0_0                                                                   |    <0.001 |
|         ccRet_co_0_U                                                                              |    <0.001 |
|           solution_ccRet_co_0_ram_U                                                               |    <0.001 |
|             ram_reg_0_7_0_0                                                                       |    <0.001 |
|             ram_reg_0_7_1_1                                                                       |    <0.001 |
|         ccRet_cp_0_U                                                                              |    <0.001 |
|           solution_ccRet_cp_0_ram_U                                                               |    <0.001 |
|             ram_reg_0_7_0_0                                                                       |    <0.001 |
|             ram_reg_0_7_1_1                                                                       |    <0.001 |
|             ram_reg_0_7_2_2                                                                       |    <0.001 |
|         ccRet_eo_0_U                                                                              |    <0.001 |
|           solution_ccRet_eo_0_ram_U                                                               |    <0.001 |
|             ram_reg_0_15_0_0                                                                      |    <0.001 |
|         ccRet_ep_0_U                                                                              |    <0.001 |
|           solution_ccRet_ep_0_ram_U                                                               |    <0.001 |
|             ram_reg_0_15_0_0                                                                      |    <0.001 |
|             ram_reg_0_15_1_1                                                                      |    <0.001 |
|             ram_reg_0_15_2_2                                                                      |    <0.001 |
|             ram_reg_0_15_3_3                                                                      |    <0.001 |
|         count_U                                                                                   |    <0.001 |
|           solution_count_ram_U                                                                    |    <0.001 |
|             ram_reg_0_7_0_0                                                                       |    <0.001 |
|             ram_reg_0_7_10_10                                                                     |    <0.001 |
|             ram_reg_0_7_11_11                                                                     |    <0.001 |
|             ram_reg_0_7_12_12                                                                     |    <0.001 |
|             ram_reg_0_7_13_13                                                                     |    <0.001 |
|             ram_reg_0_7_14_14                                                                     |    <0.001 |
|             ram_reg_0_7_15_15                                                                     |    <0.001 |
|             ram_reg_0_7_16_16                                                                     |    <0.001 |
|             ram_reg_0_7_17_17                                                                     |    <0.001 |
|             ram_reg_0_7_18_18                                                                     |    <0.001 |
|             ram_reg_0_7_19_19                                                                     |    <0.001 |
|             ram_reg_0_7_1_1                                                                       |    <0.001 |
|             ram_reg_0_7_20_20                                                                     |    <0.001 |
|             ram_reg_0_7_21_21                                                                     |    <0.001 |
|             ram_reg_0_7_22_22                                                                     |    <0.001 |
|             ram_reg_0_7_23_23                                                                     |    <0.001 |
|             ram_reg_0_7_24_24                                                                     |    <0.001 |
|             ram_reg_0_7_25_25                                                                     |    <0.001 |
|             ram_reg_0_7_26_26                                                                     |    <0.001 |
|             ram_reg_0_7_27_27                                                                     |    <0.001 |
|             ram_reg_0_7_28_28                                                                     |    <0.001 |
|             ram_reg_0_7_29_29                                                                     |    <0.001 |
|             ram_reg_0_7_2_2                                                                       |    <0.001 |
|             ram_reg_0_7_30_30                                                                     |    <0.001 |
|             ram_reg_0_7_31_31                                                                     |    <0.001 |
|             ram_reg_0_7_3_3                                                                       |    <0.001 |
|             ram_reg_0_7_4_4                                                                       |    <0.001 |
|             ram_reg_0_7_5_5                                                                       |    <0.001 |
|             ram_reg_0_7_6_6                                                                       |    <0.001 |
|             ram_reg_0_7_7_7                                                                       |    <0.001 |
|             ram_reg_0_7_8_8                                                                       |    <0.001 |
|             ram_reg_0_7_9_9                                                                       |    <0.001 |
|         grp_blockP1_fu_1276                                                                       |     0.094 |
|           P2Buffer_V_FRtoBR_fifo_U                                                                |    <0.001 |
|           P2Buffer_V_URFtoDLF_fifo_U                                                              |    <0.001 |
|           P2Buffer_V_URtoDF_fifo_U                                                                |    <0.001 |
|           P2Buffer_V_depthPhas_fifo_U                                                             |     0.001 |
|           P2Buffer_V_flip_fifo_U                                                                  |    <0.001 |
|           P2Buffer_V_i_0_fifo_U                                                                   |    <0.001 |
|           P2Buffer_V_i_10_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_11_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_12_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_13_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_14_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_15_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_16_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_17_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_18_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_19_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_1_fifo_U                                                                   |    <0.001 |
|           P2Buffer_V_i_20_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_21_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_22_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_23_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_24_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_25_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_26_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_27_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_28_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_29_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_2_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_30_fifo_U                                                                  |     0.001 |
|           P2Buffer_V_i_3_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_4_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_5_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_6_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_7_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_8_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_i_9_fifo_U                                                                   |     0.001 |
|           P2Buffer_V_n_fifo_U                                                                     |    <0.001 |
|           P2Buffer_V_parity_fifo_U                                                                |    <0.001 |
|           P2Buffer_V_slice_fifo_U                                                                 |    <0.001 |
|           P2Buffer_V_twist_fifo_U                                                                 |    <0.001 |
|           grp_blockP2_fu_1316                                                                     |     0.023 |
|             grp_phase2_fu_967                                                                     |     0.022 |
|               grp_P2_fu_1689                                                                      |     0.011 |
|                 FRtoBR_Move3_2_U                                                                  |    <0.001 |
|                   parallel_v2_twistmb6_ram_U                                                      |    <0.001 |
|                     ram_reg_0_15_0_0                                                              |    <0.001 |
|                     ram_reg_0_15_0_0__0                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__1                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__10                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__11                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__12                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__13                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__14                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__15                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__16                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__17                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__18                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__19                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__2                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__20                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__21                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__22                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__23                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__24                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__25                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__26                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__27                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__28                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__29                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__3                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__30                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__4                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__5                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__6                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__7                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__8                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__9                                                           |    <0.001 |
|                 URFtoDLF_Move3_U                                                                  |    <0.001 |
|                   parallel_v2_twistmb6_ram_U                                                      |    <0.001 |
|                     ram_reg_0_15_0_0                                                              |    <0.001 |
|                     ram_reg_0_15_0_0__0                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__1                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__10                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__11                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__12                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__13                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__14                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__15                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__16                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__17                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__18                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__19                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__2                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__20                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__21                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__22                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__23                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__24                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__25                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__26                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__27                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__28                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__29                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__3                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__30                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__4                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__5                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__6                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__7                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__8                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__9                                                           |    <0.001 |
|                 URtoDF_Move3_U                                                                    |    <0.001 |
|                   parallel_v2_twistmb6_ram_U                                                      |    <0.001 |
|                     ram_reg_0_15_0_0                                                              |    <0.001 |
|                     ram_reg_0_15_0_0__0                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__1                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__10                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__11                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__12                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__13                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__14                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__15                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__16                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__17                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__18                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__19                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__2                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__20                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__21                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__22                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__23                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__24                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__25                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__26                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__27                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__28                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__29                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__3                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__30                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__4                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__5                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__6                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__7                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__8                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__9                                                           |    <0.001 |
|                 label3_0_U                                                                        |    <0.001 |
|                   P2_label3_0_rom_U                                                               |    <0.001 |
|                 label3_1_U                                                                        |    <0.001 |
|                   P2_label3_1_rom_U                                                               |    <0.001 |
|                 parityMove_U                                                                      |    <0.001 |
|                   P2_parityMove_rom_U                                                             |    <0.001 |
|                 search_0_i_U                                                                      |    <0.001 |
|                   parallel_v2_searcpcA_ram_U                                                      |    <0.001 |
|                     ram_reg_0_15_0_0                                                              |    <0.001 |
|                     ram_reg_0_15_0_0__0                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__1                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__10                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__11                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__12                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__13                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__14                                                          |    <0.001 |
|                     ram_reg_0_15_0_0__2                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__3                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__4                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__5                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__6                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__7                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__8                                                           |    <0.001 |
|                     ram_reg_0_15_0_0__9                                                           |    <0.001 |
|               grp_getPruning_228_fu_1750                                                          |    <0.001 |
|               grp_getPruning_2_fu_1742                                                            |    <0.001 |
|               parityMove_U                                                                        |    <0.001 |
|                 P2_parityMove_rom_U                                                               |    <0.001 |
|               search_0_i_U                                                                        |     0.001 |
|                 phase2_search_0_i_ram_U                                                           |     0.001 |
|               solution_mac_mulatde_U162                                                           |     0.002 |
|                 solution_mac_mulatde_DSP48_3_U                                                    |     0.002 |
|             search_sol_i_U                                                                        |    <0.001 |
|               blockP2_search_soudo_ram_U                                                          |    <0.001 |
|                 ram_reg_0_15_0_0                                                                  |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                               |    <0.001 |
|           grp_parallel_v2_fu_1456                                                                 |     0.029 |
|             FRtoBR_Move3_U                                                                        |    <0.001 |
|               parallel_v2_twistmb6_ram_U                                                          |    <0.001 |
|                 ram_reg_0_15_0_0                                                                  |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__15                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__16                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__17                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__18                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__19                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__20                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__21                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__22                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__23                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__24                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__25                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__26                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__27                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__28                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__29                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__30                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                               |    <0.001 |
|             flipMove3_U                                                                           |    <0.001 |
|               parallel_v2_twistmb6_ram_U                                                          |    <0.001 |
|                 ram_reg_0_15_0_0                                                                  |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__15                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__16                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__17                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__18                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__19                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__20                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__21                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__22                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__23                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__24                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__25                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__26                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__27                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__28                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__29                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__30                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                               |    <0.001 |
|             grp_getPruning_1_fu_1604                                                              |     0.001 |
|             grp_getPruning_fu_1612                                                                |     0.001 |
|             label_0_U                                                                             |    <0.001 |
|               parallel_v2_label_0_rom_U                                                           |    <0.001 |
|             label_1_U                                                                             |    <0.001 |
|               parallel_v2_label_1_rom_U                                                           |    <0.001 |
|             search_new_0_i_U                                                                      |     0.003 |
|               parallel_v2_searcpcA_ram_U                                                          |     0.003 |
|                 ram_reg_0_15_0_0                                                                  |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                               |    <0.001 |
|             solution_mul_mul_rcU_U65                                                              |     0.002 |
|               solution_mul_mul_rcU_DSP48_1_U                                                      |     0.002 |
|             twistMove3_U                                                                          |    <0.001 |
|               parallel_v2_twistmb6_ram_U                                                          |    <0.001 |
|                 ram_reg_0_15_0_0                                                                  |    <0.001 |
|                 ram_reg_0_15_0_0__0                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__1                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__10                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__11                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__12                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__13                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__14                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__15                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__16                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__17                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__18                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__19                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__2                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__20                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__21                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__22                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__23                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__24                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__25                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__26                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__27                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__28                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__29                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__3                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__30                                                              |    <0.001 |
|                 ram_reg_0_15_0_0__4                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__5                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__6                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__7                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__8                                                               |    <0.001 |
|                 ram_reg_0_15_0_0__9                                                               |    <0.001 |
|           label_0_U                                                                               |    <0.001 |
|             parallel_v2_label_0_rom_U                                                             |    <0.001 |
|           label_1_U                                                                               |    <0.001 |
|             parallel_v2_label_1_rom_U                                                             |    <0.001 |
|         grp_get_coordcube_fu_1441                                                                 |     0.040 |
|           grp_getFRtoBR_fu_189                                                                    |     0.008 |
|             solution_sdiv_32nkbM_U27                                                              |     0.003 |
|               solution_sdiv_32nkbM_div_U                                                          |     0.003 |
|                 solution_sdiv_32nkbM_div_u_0                                                      |     0.002 |
|           grp_getUBtoDF_fu_195                                                                    |     0.008 |
|             solution_sdiv_32nkbM_U43                                                              |     0.003 |
|               solution_sdiv_32nkbM_div_U                                                          |     0.003 |
|                 solution_sdiv_32nkbM_div_u_0                                                      |     0.001 |
|           grp_getURFtoDLF_fu_207                                                                  |     0.012 |
|             corner6_U                                                                             |    <0.001 |
|               getURFtoDLF_corner6_ram_U                                                           |    <0.001 |
|                 ram_reg_0_7_0_0                                                                   |    <0.001 |
|                 ram_reg_0_7_1_1                                                                   |    <0.001 |
|                 ram_reg_0_7_2_2                                                                   |    <0.001 |
|             solution_sdiv_32nkbM_U38                                                              |     0.003 |
|               solution_sdiv_32nkbM_div_U                                                          |     0.003 |
|                 solution_sdiv_32nkbM_div_u_0                                                      |     0.002 |
|           grp_getURtoDF_fu_213                                                                    |    <0.001 |
|             edge6_U                                                                               |    <0.001 |
|               getURtoDF_edge6_ram_U                                                               |    <0.001 |
|                 ram_reg_0_7_0_0                                                                   |    <0.001 |
|                 ram_reg_0_7_1_1                                                                   |    <0.001 |
|                 ram_reg_0_7_2_2                                                                   |    <0.001 |
|                 ram_reg_0_7_3_3                                                                   |    <0.001 |
|           grp_getURtoUL_fu_201                                                                    |     0.010 |
|             solution_sdiv_32nkbM_U41                                                              |     0.003 |
|               solution_sdiv_32nkbM_div_U                                                          |     0.003 |
|                 solution_sdiv_32nkbM_div_u_0                                                      |     0.002 |
|         grp_get_facecube_fromstr_fu_1507                                                          |    <0.001 |
|         grp_toCubieCube_fu_1467                                                                   |     0.002 |
|           cornerColor_1_U                                                                         |    <0.001 |
|             toCubieCube_cornecud_rom_U                                                            |    <0.001 |
|           cornerColor_2_U                                                                         |    <0.001 |
|             toCubieCube_cornedEe_rom_U                                                            |    <0.001 |
|           cornerFacelet_U                                                                         |    <0.001 |
|             toCubieCube_cornebkb_rom_U                                                            |    <0.001 |
|           edgeColor_0_U                                                                           |    <0.001 |
|             toCubieCube_edgeCg8j_rom_U                                                            |    <0.001 |
|           edgeColor_1_U                                                                           |    <0.001 |
|             toCubieCube_edgeChbi_rom_U                                                            |    <0.001 |
|           edgeFacelet_0_U                                                                         |    <0.001 |
|             toCubieCube_edgeFeOg_rom_U                                                            |    <0.001 |
|           edgeFacelet_1_U                                                                         |    <0.001 |
|             toCubieCube_edgeFfYi_rom_U                                                            |    <0.001 |
|           grp_convert_edge_fu_430                                                                 |    <0.001 |
|         grp_verify_fu_1495                                                                        |     0.004 |
|           cornerCount_U                                                                           |    <0.001 |
|             verify_cornerCount_ram_U                                                              |    <0.001 |
|               ram_reg_0_7_0_0                                                                     |    <0.001 |
|               ram_reg_0_7_10_10                                                                   |    <0.001 |
|               ram_reg_0_7_11_11                                                                   |    <0.001 |
|               ram_reg_0_7_12_12                                                                   |    <0.001 |
|               ram_reg_0_7_13_13                                                                   |    <0.001 |
|               ram_reg_0_7_14_14                                                                   |    <0.001 |
|               ram_reg_0_7_15_15                                                                   |    <0.001 |
|               ram_reg_0_7_16_16                                                                   |    <0.001 |
|               ram_reg_0_7_17_17                                                                   |    <0.001 |
|               ram_reg_0_7_18_18                                                                   |    <0.001 |
|               ram_reg_0_7_19_19                                                                   |    <0.001 |
|               ram_reg_0_7_1_1                                                                     |    <0.001 |
|               ram_reg_0_7_20_20                                                                   |    <0.001 |
|               ram_reg_0_7_21_21                                                                   |    <0.001 |
|               ram_reg_0_7_22_22                                                                   |    <0.001 |
|               ram_reg_0_7_23_23                                                                   |    <0.001 |
|               ram_reg_0_7_24_24                                                                   |    <0.001 |
|               ram_reg_0_7_25_25                                                                   |    <0.001 |
|               ram_reg_0_7_26_26                                                                   |    <0.001 |
|               ram_reg_0_7_27_27                                                                   |    <0.001 |
|               ram_reg_0_7_28_28                                                                   |    <0.001 |
|               ram_reg_0_7_29_29                                                                   |    <0.001 |
|               ram_reg_0_7_2_2                                                                     |    <0.001 |
|               ram_reg_0_7_30_30                                                                   |    <0.001 |
|               ram_reg_0_7_31_31                                                                   |    <0.001 |
|               ram_reg_0_7_3_3                                                                     |    <0.001 |
|               ram_reg_0_7_4_4                                                                     |    <0.001 |
|               ram_reg_0_7_5_5                                                                     |    <0.001 |
|               ram_reg_0_7_6_6                                                                     |    <0.001 |
|               ram_reg_0_7_7_7                                                                     |    <0.001 |
|               ram_reg_0_7_8_8                                                                     |    <0.001 |
|               ram_reg_0_7_9_9                                                                     |    <0.001 |
|           edgeCount_U                                                                             |     0.001 |
|             verify_edgeCount_ram_U                                                                |     0.001 |
|               ram_reg_0_15_0_0                                                                    |    <0.001 |
|               ram_reg_0_15_10_10                                                                  |    <0.001 |
|               ram_reg_0_15_11_11                                                                  |    <0.001 |
|               ram_reg_0_15_12_12                                                                  |    <0.001 |
|               ram_reg_0_15_13_13                                                                  |    <0.001 |
|               ram_reg_0_15_14_14                                                                  |    <0.001 |
|               ram_reg_0_15_15_15                                                                  |    <0.001 |
|               ram_reg_0_15_16_16                                                                  |    <0.001 |
|               ram_reg_0_15_17_17                                                                  |    <0.001 |
|               ram_reg_0_15_18_18                                                                  |    <0.001 |
|               ram_reg_0_15_19_19                                                                  |    <0.001 |
|               ram_reg_0_15_1_1                                                                    |    <0.001 |
|               ram_reg_0_15_20_20                                                                  |    <0.001 |
|               ram_reg_0_15_21_21                                                                  |    <0.001 |
|               ram_reg_0_15_22_22                                                                  |    <0.001 |
|               ram_reg_0_15_23_23                                                                  |    <0.001 |
|               ram_reg_0_15_24_24                                                                  |    <0.001 |
|               ram_reg_0_15_25_25                                                                  |    <0.001 |
|               ram_reg_0_15_26_26                                                                  |    <0.001 |
|               ram_reg_0_15_27_27                                                                  |    <0.001 |
|               ram_reg_0_15_28_28                                                                  |    <0.001 |
|               ram_reg_0_15_29_29                                                                  |    <0.001 |
|               ram_reg_0_15_2_2                                                                    |    <0.001 |
|               ram_reg_0_15_30_30                                                                  |    <0.001 |
|               ram_reg_0_15_31_31                                                                  |    <0.001 |
|               ram_reg_0_15_3_3                                                                    |    <0.001 |
|               ram_reg_0_15_4_4                                                                    |    <0.001 |
|               ram_reg_0_15_5_5                                                                    |    <0.001 |
|               ram_reg_0_15_6_6                                                                    |    <0.001 |
|               ram_reg_0_15_7_7                                                                    |    <0.001 |
|               ram_reg_0_15_8_8                                                                    |    <0.001 |
|               ram_reg_0_15_9_9                                                                    |    <0.001 |
|           solution_urem_5nsibs_U16                                                                |    <0.001 |
|             solution_urem_5nsibs_div_U                                                            |    <0.001 |
|               solution_urem_5nsibs_div_u_0                                                        |    <0.001 |
|         res_f_0_U                                                                                 |    <0.001 |
|           solution_res_f_0_ram_U                                                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                                      |    <0.001 |
|             ram_reg_0_15_0_0__0                                                                   |    <0.001 |
|             ram_reg_0_15_0_0__1                                                                   |    <0.001 |
|             ram_reg_0_15_0_0__2                                                                   |    <0.001 |
|             ram_reg_0_15_0_0__3                                                                   |    <0.001 |
|             ram_reg_0_15_0_0__4                                                                   |    <0.001 |
|             ram_reg_0_31_0_0                                                                      |    <0.001 |
|             ram_reg_0_31_0_0__0                                                                   |    <0.001 |
|             ram_reg_0_31_0_0__1                                                                   |    <0.001 |
|         solution_CTRL_BUS1_m_axi_U                                                                |     0.007 |
|           bus_read                                                                                |     0.007 |
|             buff_rdata                                                                            |     0.005 |
|             bus_wide_gen.fifo_burst                                                               |    <0.001 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|         solution_CTRL_BUS2_m_axi_U                                                                |     0.007 |
|           bus_read                                                                                |     0.007 |
|             buff_rdata                                                                            |     0.005 |
|             bus_wide_gen.fifo_burst                                                               |    <0.001 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|         solution_CTRL_BUS3_m_axi_U                                                                |     0.007 |
|           bus_read                                                                                |     0.007 |
|             buff_rdata                                                                            |     0.004 |
|             bus_wide_gen.fifo_burst                                                               |    <0.001 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|         solution_CTRL_BUS_s_axi_U                                                                 |     0.015 |
|           int_encode_array                                                                        |     0.003 |
|           int_facelets                                                                            |     0.007 |
|         solution_mul_mul_rcU_U378                                                                 |     0.001 |
|           solution_mul_mul_rcU_DSP48_1_U                                                          |     0.001 |
|     xlconstant_1                                                                                  |     0.000 |
+---------------------------------------------------------------------------------------------------+-----------+


