\hypertarget{struct_t_i_m___type_def}{}\section{T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}


T\+IM.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{S\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{D\+I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{E\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{C\+C\+M\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{C\+C\+M\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{C\+C\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{C\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{P\+SC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{A\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{R\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{C\+C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{C\+C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{C\+C\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{C\+C\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{B\+D\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{D\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM. 

\subsection{Member Data Documentation}
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RR}{ARR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+A\+RR}\hypertarget{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{}\label{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}
T\+IM auto-\/reload register, Address offset\+: 0x2C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+D\+TR}{BDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+B\+D\+TR}\hypertarget{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{}\label{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}
T\+IM break and dead-\/time register, Address offset\+: 0x44 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+ER}{CCER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+ER}\hypertarget{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{}\label{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}
T\+IM capture/compare enable register, Address offset\+: 0x20 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R1}{CCMR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+M\+R1}\hypertarget{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{}\label{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}
T\+IM capture/compare mode register 1, Address offset\+: 0x18 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+M\+R2}{CCMR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+M\+R2}\hypertarget{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{}\label{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}
T\+IM capture/compare mode register 2, Address offset\+: 0x1C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R1@{C\+C\+R1}}
\index{C\+C\+R1@{C\+C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R1}{CCR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R1}\hypertarget{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{}\label{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}
T\+IM capture/compare register 1, Address offset\+: 0x34 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R2@{C\+C\+R2}}
\index{C\+C\+R2@{C\+C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R2}{CCR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R2}\hypertarget{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{}\label{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}
T\+IM capture/compare register 2, Address offset\+: 0x38 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R3@{C\+C\+R3}}
\index{C\+C\+R3@{C\+C\+R3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R3}{CCR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R3}\hypertarget{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{}\label{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}
T\+IM capture/compare register 3, Address offset\+: 0x3C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R4@{C\+C\+R4}}
\index{C\+C\+R4@{C\+C\+R4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+C\+R4}{CCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+C\+R4}\hypertarget{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{}\label{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}
T\+IM capture/compare register 4, Address offset\+: 0x40 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+NT}{CNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+NT}\hypertarget{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{}\label{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}
T\+IM counter register, Address offset\+: 0x24 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{}\label{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}
T\+IM control register 1, Address offset\+: 0x00 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{}\label{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}
T\+IM control register 2, Address offset\+: 0x04 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+CR}{DCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+CR}\hypertarget{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{}\label{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}
T\+IM D\+MA control register, Address offset\+: 0x48 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+ER}{DIER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+I\+ER}\hypertarget{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{}\label{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}
T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+M\+AR}{DMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+D\+M\+AR}\hypertarget{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{}\label{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}
T\+IM D\+MA address for full transfer, Address offset\+: 0x4C \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+GR}{EGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+E\+GR}\hypertarget{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{}\label{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}
T\+IM event generation register, Address offset\+: 0x14 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{OR}{OR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+OR}\hypertarget{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{}\label{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}
T\+IM option register, Address offset\+: 0x50 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+SC}{PSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+P\+SC}\hypertarget{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{}\label{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}
T\+IM prescaler, Address offset\+: 0x28 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+CR}{RCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+R\+CR}\hypertarget{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{}\label{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}
T\+IM repetition counter register, Address offset\+: 0x30 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+M\+CR}{SMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+S\+M\+CR}\hypertarget{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{}\label{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}
T\+IM slave mode control register, Address offset\+: 0x08 \index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+I\+M\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{}\label{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}
T\+IM status register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
