// Seed: 121739424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  `define pp_6 0
  wire id_7;
  wire id_8;
  assign id_1[-1'b0] = 1 == id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd85,
    parameter id_2 = 32'd51,
    parameter id_3 = 32'd57
) (
    output uwire id_0,
    input  wand  _id_1,
    input  tri0  _id_2,
    input  tri1  _id_3
);
  assign id_0 = 1;
  wire id_5[-1 : (  !  id_2  ==  id_1  -  id_2  )];
  ;
  always @(posedge id_5 != 1 or posedge 1) begin : LABEL_0
    $unsigned(54);
    ;
  end
  logic [-1 : id_3] id_6;
  assign id_6[1] = -1 >= id_2;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
