// Seed: 1438061255
`define pp_10 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output logic id_8
    , id_10,
    output id_9
);
  assign id_3 = id_4;
  assign id_1 = id_6[1];
endmodule
