;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 400, @100
	SLT 270, 0
	JMP -1, @-20
	SLT 270, 0
	SUB 270, 0
	SUB @121, 103
	SUB @129, <102
	ADD -89, <-20
	ADD 100, 9
	ADD -29, <-20
	ADD -29, <-20
	ADD -29, <-20
	ADD 100, 9
	SUB -207, <-120
	SPL @292, #201
	SLT -29, <-20
	ADD -89, <-20
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @121, 103
	CMP @127, 106
	DJN -1, @-20
	SUB @-127, 100
	CMP @129, <102
	SUB @129, <102
	SLT 270, 0
	SUB @129, <102
	ADD 100, 9
	SUB -10, 1
	SUB -10, 1
	ADD 210, 50
	ADD 100, 9
	ADD #270, <1
	CMP @121, 103
	SUB #0, @2
	ADD -1, <-20
	SLT 210, 0
	SUB @-127, 100
	ADD 100, 9
	CMP -207, <-120
	SLT -89, <-20
	SLT 0, @100
	SUB @-127, 100
	SLT 0, @100
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
