// Seed: 2973615968
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2
);
  assign module_1.id_2 = 0;
  tri0 id_4, id_5;
  logic id_6;
  ;
  assign id_2 = id_4 | id_0 - id_4;
  assign id_5 = 1;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    input  wor  id_2,
    output tri0 id_3
);
  assign id_3 = (id_1);
  nor primCall (id_3, id_0, id_1, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_3 #(
    parameter id_10 = 32'd33,
    parameter id_5  = 32'd47,
    parameter id_8  = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  module_2 modCall_1 ();
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  struct {
    logic [-1 : 1  +  -1] id_21;
    struct packed {
      id_22 id_23;
      logic [id_8  ~^  -1 : -1] id_24;
    } [id_5 : id_10] id_25;
  } [-1 : id_10] id_26 = id_26.id_22;
endmodule
