Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun  5 08:32:42 2020
| Host         : DESKTOP-866ROQ8 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file receiver_clock_utilization_routed.rpt
| Design       : receiver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y0
10. Clock Region Cell Placement per Global Clock: Region X0Y1
11. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 4 |         297 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| src0      | g0        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26 | X1Y0         |           1 |               0 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O | clk_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                      | Net                             |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X50Y31/AFF | X1Y0         |          17 |               1 |              |       | genblk1[20].hclock/clkOut_reg/Q | genblk1[20].hclock/clkOut_reg_0 - Static -
| 1        | FDRE/Q          | None       | SLICE_X49Y30/CFF | X1Y0         |          11 |               1 |              |       | genblk1[18].hclock/clkOut_reg/Q | genblk1[18].hclock/CLK          - Static -
| 2        | FDRE/Q          | None       | SLICE_X45Y33/AFF | X1Y0         |           4 |               1 |              |       | genblk1[27].hclock/clkOut_reg/Q | genblk1[27].hclock/CLK          - Static -
| 3        | FDRE/Q          | None       | SLICE_X52Y44/AFF | X1Y0         |           1 |               1 |              |       | genblk1[10].hclock/clkOut_reg/Q | genblk1[10].hclock/clkOut_reg_0 - Static -
| 4        | FDRE/Q          | None       | SLICE_X51Y36/AFF | X1Y0         |           1 |               1 |              |       | genblk1[11].hclock/clkOut_reg/Q | genblk1[11].hclock/clkOut_reg_0 - Static -
| 5        | FDRE/Q          | None       | SLICE_X51Y35/AFF | X1Y0         |           1 |               1 |              |       | genblk1[12].hclock/clkOut_reg/Q | genblk1[12].hclock/clkOut_reg_0 - Static -
| 6        | FDRE/Q          | None       | SLICE_X51Y32/AFF | X1Y0         |           1 |               1 |              |       | genblk1[13].hclock/clkOut_reg/Q | genblk1[13].hclock/clkOut_reg_0 - Static -
| 7        | FDRE/Q          | None       | SLICE_X53Y31/AFF | X1Y0         |           1 |               1 |              |       | genblk1[14].hclock/clkOut_reg/Q | genblk1[14].hclock/clkOut_reg_0 - Static -
| 8        | FDRE/Q          | None       | SLICE_X52Y31/AFF | X1Y0         |           1 |               1 |              |       | genblk1[15].hclock/clkOut_reg/Q | genblk1[15].hclock/clkOut_reg_0 - Static -
| 9        | FDRE/Q          | None       | SLICE_X51Y31/AFF | X1Y0         |           1 |               1 |              |       | genblk1[16].hclock/clkOut_reg/Q | genblk1[16].hclock/clkOut_reg_0 - Static -
| 10       | FDRE/Q          | None       | SLICE_X51Y30/AFF | X1Y0         |           1 |               1 |              |       | genblk1[17].hclock/clkOut_reg/Q | genblk1[17].hclock/clkOut_reg_0 - Static -
| 11       | FDRE/Q          | None       | SLICE_X50Y30/AFF | X1Y0         |           1 |               1 |              |       | genblk1[19].hclock/clkOut_reg/Q | genblk1[19].hclock/clkOut_reg_0 - Static -
| 12       | FDRE/Q          | None       | SLICE_X57Y52/AFF | X1Y1         |           1 |               1 |              |       | genblk1[1].hclock/clkOut_reg/Q  | genblk1[1].hclock/clkOut_reg_0  - Static -
| 13       | FDRE/Q          | None       | SLICE_X50Y32/AFF | X1Y0         |           1 |               1 |              |       | genblk1[21].hclock/clkOut_reg/Q | genblk1[21].hclock/clkOut_reg_0 - Static -
| 14       | FDRE/Q          | None       | SLICE_X50Y33/AFF | X1Y0         |           1 |               1 |              |       | genblk1[22].hclock/clkOut_reg/Q | genblk1[22].hclock/clkOut_reg_0 - Static -
| 15       | FDRE/Q          | None       | SLICE_X49Y33/AFF | X1Y0         |           1 |               1 |              |       | genblk1[23].hclock/clkOut_reg/Q | genblk1[23].hclock/clkOut_reg_0 - Static -
| 16       | FDRE/Q          | None       | SLICE_X48Y35/AFF | X1Y0         |           1 |               1 |              |       | genblk1[24].hclock/clkOut_reg/Q | genblk1[24].hclock/clkOut_reg_0 - Static -
| 17       | FDRE/Q          | None       | SLICE_X47Y37/AFF | X1Y0         |           1 |               3 |              |       | genblk1[25].hclock/clkOut_reg/Q | genblk1[25].hclock/tdc_25       - Static -
| 18       | FDRE/Q          | None       | SLICE_X45Y38/AFF | X1Y0         |           1 |               5 |              |       | genblk1[26].hclock/clkOut_reg/Q | genblk1[26].hclock/tdc_26       - Static -
| 19       | FDRE/Q          | None       | SLICE_X56Y52/AFF | X1Y1         |           1 |               1 |              |       | genblk1[2].hclock/clkOut_reg/Q  | genblk1[2].hclock/clkOut_reg_0  - Static -
| 20       | FDRE/Q          | None       | SLICE_X56Y51/AFF | X1Y1         |           1 |               1 |              |       | genblk1[3].hclock/clkOut_reg/Q  | genblk1[3].hclock/clkOut_reg_0  - Static -
| 21       | FDRE/Q          | None       | SLICE_X57Y51/AFF | X1Y1         |           1 |               1 |              |       | genblk1[4].hclock/clkOut_reg/Q  | genblk1[4].hclock/clkOut_reg_0  - Static -
| 22       | FDRE/Q          | None       | SLICE_X54Y49/AFF | X1Y0         |           1 |               1 |              |       | genblk1[5].hclock/clkOut_reg/Q  | genblk1[5].hclock/clkOut_reg_0  - Static -
| 23       | FDRE/Q          | None       | SLICE_X53Y49/AFF | X1Y0         |           1 |               1 |              |       | genblk1[6].hclock/clkOut_reg/Q  | genblk1[6].hclock/clkOut_reg_0  - Static -
| 24       | FDRE/Q          | None       | SLICE_X51Y46/AFF | X1Y0         |           1 |               1 |              |       | genblk1[7].hclock/clkOut_reg/Q  | genblk1[7].hclock/clkOut_reg_0  - Static -
| 25       | FDRE/Q          | None       | SLICE_X51Y45/AFF | X1Y0         |           1 |               1 |              |       | genblk1[8].hclock/clkOut_reg/Q  | genblk1[8].hclock/clkOut_reg_0  - Static -
| 26       | FDRE/Q          | None       | SLICE_X51Y44/AFF | X1Y0         |           1 |               1 |              |       | genblk1[9].hclock/clkOut_reg/Q  | genblk1[9].hclock/clkOut_reg_0  - Static -
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   63 |  1200 |   23 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  281 |  1500 |   89 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    5 |  1500 |    4 |   450 |    0 |    40 |    0 |    20 |    2 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  1 |  1 |
| Y0 |  1 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |         297 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y2 |   0 |    0 |
| Y1 |   2 |    4 |
| Y0 |  63 |  228 |
+----+-----+------+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          63 |               0 | 63 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         228 |               0 | 228 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           2 |               0 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           4 |               0 |  2 |      0 |    0 |   2 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
