
Messstation.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002876  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00802000  00002876  0000290a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008b  00802006  00802006  00002910  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002910  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002940  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000330  00000000  00000000  00002980  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005ac5  00000000  00000000  00002cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013f1  00000000  00000000  00008775  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000043c4  00000000  00000000  00009b66  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009d0  00000000  00000000  0000df2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00023980  00000000  00000000  0000e8fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003118  00000000  00000000  0003227c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002f0  00000000  00000000  00035394  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00008802  00000000  00000000  00035684  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__ctors_end>
       4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
       8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
       c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      10:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      14:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      18:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      1c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      20:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      24:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      28:	0c 94 25 02 	jmp	0x44a	; 0x44a <__vector_10>
      2c:	0c 94 3e 02 	jmp	0x47c	; 0x47c <__vector_11>
      30:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      34:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      38:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      3c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      40:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      44:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      48:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      4c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      50:	0c 94 07 10 	jmp	0x200e	; 0x200e <__vector_20>
      54:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      58:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      5c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      60:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      64:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      68:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      6c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      70:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      74:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      78:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      7c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      80:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      84:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      88:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      8c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      90:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      94:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      98:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      9c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      a0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      a4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      a8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      ac:	0c 94 e3 0f 	jmp	0x1fc6	; 0x1fc6 <__vector_43>
      b0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      b4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      b8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      bc:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      c0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      c4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      c8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      cc:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      d0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      d4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      d8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      dc:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      e0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      e4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      e8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      ec:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      f0:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      f4:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      f8:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
      fc:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     100:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     104:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     108:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     10c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     110:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     114:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     118:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     11c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     120:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     124:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     128:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     12c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     130:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     134:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     138:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     13c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     140:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     144:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     148:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     14c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     150:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     154:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     158:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     15c:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     160:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     164:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     168:	0c 94 0c 01 	jmp	0x218	; 0x218 <__bad_interrupt>
     16c:	31 01       	movw	r6, r2
     16e:	50 01       	movw	r10, r0
     170:	50 01       	movw	r10, r0
     172:	50 01       	movw	r10, r0
     174:	50 01       	movw	r10, r0
     176:	50 01       	movw	r10, r0
     178:	50 01       	movw	r10, r0
     17a:	50 01       	movw	r10, r0
     17c:	35 01       	movw	r6, r10
     17e:	50 01       	movw	r10, r0
     180:	50 01       	movw	r10, r0
     182:	50 01       	movw	r10, r0
     184:	50 01       	movw	r10, r0
     186:	50 01       	movw	r10, r0
     188:	50 01       	movw	r10, r0
     18a:	50 01       	movw	r10, r0
     18c:	39 01       	movw	r6, r18
     18e:	50 01       	movw	r10, r0
     190:	50 01       	movw	r10, r0
     192:	50 01       	movw	r10, r0
     194:	50 01       	movw	r10, r0
     196:	50 01       	movw	r10, r0
     198:	50 01       	movw	r10, r0
     19a:	50 01       	movw	r10, r0
     19c:	3d 01       	movw	r6, r26
     19e:	50 01       	movw	r10, r0
     1a0:	50 01       	movw	r10, r0
     1a2:	50 01       	movw	r10, r0
     1a4:	50 01       	movw	r10, r0
     1a6:	50 01       	movw	r10, r0
     1a8:	50 01       	movw	r10, r0
     1aa:	50 01       	movw	r10, r0
     1ac:	41 01       	movw	r8, r2
     1ae:	50 01       	movw	r10, r0
     1b0:	50 01       	movw	r10, r0
     1b2:	50 01       	movw	r10, r0
     1b4:	50 01       	movw	r10, r0
     1b6:	50 01       	movw	r10, r0
     1b8:	50 01       	movw	r10, r0
     1ba:	50 01       	movw	r10, r0
     1bc:	45 01       	movw	r8, r10
     1be:	50 01       	movw	r10, r0
     1c0:	50 01       	movw	r10, r0
     1c2:	50 01       	movw	r10, r0
     1c4:	50 01       	movw	r10, r0
     1c6:	50 01       	movw	r10, r0
     1c8:	50 01       	movw	r10, r0
     1ca:	50 01       	movw	r10, r0
     1cc:	49 01       	movw	r8, r18
     1ce:	50 01       	movw	r10, r0
     1d0:	50 01       	movw	r10, r0
     1d2:	50 01       	movw	r10, r0
     1d4:	50 01       	movw	r10, r0
     1d6:	50 01       	movw	r10, r0
     1d8:	50 01       	movw	r10, r0
     1da:	50 01       	movw	r10, r0
     1dc:	4d 01       	movw	r8, r26

000001de <__ctors_end>:
     1de:	11 24       	eor	r1, r1
     1e0:	1f be       	out	0x3f, r1	; 63
     1e2:	cf ef       	ldi	r28, 0xFF	; 255
     1e4:	cd bf       	out	0x3d, r28	; 61
     1e6:	df e2       	ldi	r29, 0x2F	; 47
     1e8:	de bf       	out	0x3e, r29	; 62

000001ea <__do_copy_data>:
     1ea:	10 e2       	ldi	r17, 0x20	; 32
     1ec:	a0 e0       	ldi	r26, 0x00	; 0
     1ee:	b0 e2       	ldi	r27, 0x20	; 32
     1f0:	e6 e7       	ldi	r30, 0x76	; 118
     1f2:	f8 e2       	ldi	r31, 0x28	; 40
     1f4:	02 c0       	rjmp	.+4      	; 0x1fa <__do_copy_data+0x10>
     1f6:	05 90       	lpm	r0, Z+
     1f8:	0d 92       	st	X+, r0
     1fa:	a6 30       	cpi	r26, 0x06	; 6
     1fc:	b1 07       	cpc	r27, r17
     1fe:	d9 f7       	brne	.-10     	; 0x1f6 <__do_copy_data+0xc>

00000200 <__do_clear_bss>:
     200:	20 e2       	ldi	r18, 0x20	; 32
     202:	a6 e0       	ldi	r26, 0x06	; 6
     204:	b0 e2       	ldi	r27, 0x20	; 32
     206:	01 c0       	rjmp	.+2      	; 0x20a <.do_clear_bss_start>

00000208 <.do_clear_bss_loop>:
     208:	1d 92       	st	X+, r1

0000020a <.do_clear_bss_start>:
     20a:	a1 39       	cpi	r26, 0x91	; 145
     20c:	b2 07       	cpc	r27, r18
     20e:	e1 f7       	brne	.-8      	; 0x208 <.do_clear_bss_loop>
     210:	0e 94 2b 10 	call	0x2056	; 0x2056 <main>
     214:	0c 94 39 14 	jmp	0x2872	; 0x2872 <_exit>

00000218 <__bad_interrupt>:
     218:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000021c <ADC_Init>:
#include <ASF/common/services/clock/sysclk.h>


 void ADC_Init()
 {
	sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     21c:	62 e0       	ldi	r22, 0x02	; 2
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>

	ADCA.CTRLB = ADC_RESOLUTION_12BIT_gc;
     224:	e0 e0       	ldi	r30, 0x00	; 0
     226:	f2 e0       	ldi	r31, 0x02	; 2
     228:	11 82       	std	Z+1, r1	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INT1V_gc;
     22a:	12 82       	std	Z+2, r1	; 0x02
	ADCA.PRESCALER = ADC_PRESCALER_DIV16_gc;
     22c:	82 e0       	ldi	r24, 0x02	; 2
     22e:	84 83       	std	Z+4, r24	; 0x04

	sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     230:	62 e0       	ldi	r22, 0x02	; 2
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <sysclk_disable_module>
     238:	08 95       	ret

0000023a <ADCA_GetValue>:
 }

 uint16_t ADCA_GetValue(ADC_Channel_t channel,ADC_CH_MUXPOS_t mux)
 {
     23a:	cf 93       	push	r28
     23c:	df 93       	push	r29
     23e:	c8 2f       	mov	r28, r24
     240:	d6 2f       	mov	r29, r22
	sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     242:	62 e0       	ldi	r22, 0x02	; 2
     244:	81 e0       	ldi	r24, 0x01	; 1
     246:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
	uint16_t res = 0;
	uint8_t regsave = PORTA.DIR;
     24a:	20 91 00 06 	lds	r18, 0x0600	; 0x800600 <__TEXT_REGION_LENGTH__+0x700600>
	switch(mux)
     24e:	8d 2f       	mov	r24, r29
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	89 33       	cpi	r24, 0x39	; 57
     254:	91 05       	cpc	r25, r1
     256:	20 f5       	brcc	.+72     	; 0x2a0 <ADCA_GetValue+0x66>
     258:	fc 01       	movw	r30, r24
     25a:	ea 54       	subi	r30, 0x4A	; 74
     25c:	ff 4f       	sbci	r31, 0xFF	; 255
     25e:	0c 94 8e 12 	jmp	0x251c	; 0x251c <__tablejump2__>
	{
		case ADC_CH_MUXPOS_PIN0_gc: PORTA.DIRCLR = (1 << 0); break;
     262:	81 e0       	ldi	r24, 0x01	; 1
     264:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     268:	1b c0       	rjmp	.+54     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN1_gc: PORTA.DIRCLR = (1 << 1); break;
     26a:	82 e0       	ldi	r24, 0x02	; 2
     26c:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     270:	17 c0       	rjmp	.+46     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN2_gc: PORTA.DIRCLR = (1 << 2); break;
     272:	84 e0       	ldi	r24, 0x04	; 4
     274:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     278:	13 c0       	rjmp	.+38     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN3_gc: PORTA.DIRCLR = (1 << 3); break;
     27a:	88 e0       	ldi	r24, 0x08	; 8
     27c:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     280:	0f c0       	rjmp	.+30     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN4_gc: PORTA.DIRCLR = (1 << 4); break;
     282:	80 e1       	ldi	r24, 0x10	; 16
     284:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     288:	0b c0       	rjmp	.+22     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN5_gc: PORTA.DIRCLR = (1 << 5); break;
     28a:	80 e2       	ldi	r24, 0x20	; 32
     28c:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     290:	07 c0       	rjmp	.+14     	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN6_gc: PORTA.DIRCLR = (1 << 6); break;
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
     298:	03 c0       	rjmp	.+6      	; 0x2a0 <ADCA_GetValue+0x66>
		case ADC_CH_MUXPOS_PIN7_gc: PORTA.DIRCLR = (1 << 7); break;
     29a:	80 e8       	ldi	r24, 0x80	; 128
     29c:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <__TEXT_REGION_LENGTH__+0x700602>
		default: break;
	}
	switch(channel)
     2a0:	c1 30       	cpi	r28, 0x01	; 1
     2a2:	b9 f0       	breq	.+46     	; 0x2d2 <ADCA_GetValue+0x98>
     2a4:	28 f0       	brcs	.+10     	; 0x2b0 <ADCA_GetValue+0x76>
     2a6:	c2 30       	cpi	r28, 0x02	; 2
     2a8:	29 f1       	breq	.+74     	; 0x2f4 <ADCA_GetValue+0xba>
     2aa:	c3 30       	cpi	r28, 0x03	; 3
     2ac:	a1 f1       	breq	.+104    	; 0x316 <ADCA_GetValue+0xdc>
     2ae:	44 c0       	rjmp	.+136    	; 0x338 <ADCA_GetValue+0xfe>
	{
		case ADC_CH0:
		{
			ADCA.CH0.MUXCTRL =  mux;
     2b0:	e0 e0       	ldi	r30, 0x00	; 0
     2b2:	f2 e0       	ldi	r31, 0x02	; 2
     2b4:	d1 a3       	std	Z+33, r29	; 0x21
			ADCA.CTRLA = ADC_ENABLE_bm;
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	80 83       	st	Z, r24
			ADCA.CH0.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     2ba:	80 a3       	std	Z+32, r24	; 0x20
			ADCA.CH0.CTRL |= ADC_CH_START_bm;//Start Conversion
     2bc:	80 a1       	ldd	r24, Z+32	; 0x20
     2be:	80 68       	ori	r24, 0x80	; 128
     2c0:	80 a3       	std	Z+32, r24	; 0x20
			while(!ADCA.CH0.INTFLAGS);
     2c2:	83 a1       	ldd	r24, Z+35	; 0x23
     2c4:	88 23       	and	r24, r24
     2c6:	e9 f3       	breq	.-6      	; 0x2c2 <ADCA_GetValue+0x88>
			res = ADCA.CH0RES;
     2c8:	c0 91 10 02 	lds	r28, 0x0210	; 0x800210 <__TEXT_REGION_LENGTH__+0x700210>
     2cc:	d0 91 11 02 	lds	r29, 0x0211	; 0x800211 <__TEXT_REGION_LENGTH__+0x700211>
			break;
     2d0:	35 c0       	rjmp	.+106    	; 0x33c <ADCA_GetValue+0x102>
		}
		case ADC_CH1:
		{
			ADCA.CH1.MUXCTRL =  mux;
     2d2:	e0 e0       	ldi	r30, 0x00	; 0
     2d4:	f2 e0       	ldi	r31, 0x02	; 2
     2d6:	d1 a7       	std	Z+41, r29	; 0x29
			ADCA.CTRLA = ADC_ENABLE_bm;
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	80 83       	st	Z, r24
			ADCA.CH1.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     2dc:	80 a7       	std	Z+40, r24	; 0x28
			ADCA.CH1.CTRL |= ADC_CH_START_bm;//Start Conversion
     2de:	80 a5       	ldd	r24, Z+40	; 0x28
     2e0:	80 68       	ori	r24, 0x80	; 128
     2e2:	80 a7       	std	Z+40, r24	; 0x28
			while(!ADCA.CH1.INTFLAGS);
     2e4:	83 a5       	ldd	r24, Z+43	; 0x2b
     2e6:	88 23       	and	r24, r24
     2e8:	e9 f3       	breq	.-6      	; 0x2e4 <ADCA_GetValue+0xaa>
			res = ADCA.CH1RES;
     2ea:	c0 91 12 02 	lds	r28, 0x0212	; 0x800212 <__TEXT_REGION_LENGTH__+0x700212>
     2ee:	d0 91 13 02 	lds	r29, 0x0213	; 0x800213 <__TEXT_REGION_LENGTH__+0x700213>
			break;
     2f2:	24 c0       	rjmp	.+72     	; 0x33c <ADCA_GetValue+0x102>
		}
		case ADC_CH2:
		{
			ADCA.CH2.MUXCTRL =  mux;
     2f4:	e0 e0       	ldi	r30, 0x00	; 0
     2f6:	f2 e0       	ldi	r31, 0x02	; 2
     2f8:	d1 ab       	std	Z+49, r29	; 0x31
			ADCA.CTRLA = ADC_ENABLE_bm;
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	80 83       	st	Z, r24
			ADCA.CH2.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     2fe:	80 ab       	std	Z+48, r24	; 0x30
			ADCA.CH2.CTRL |= ADC_CH_START_bm;//Start Conversion
     300:	80 a9       	ldd	r24, Z+48	; 0x30
     302:	80 68       	ori	r24, 0x80	; 128
     304:	80 ab       	std	Z+48, r24	; 0x30
			while(!ADCA.CH2.INTFLAGS);
     306:	83 a9       	ldd	r24, Z+51	; 0x33
     308:	88 23       	and	r24, r24
     30a:	e9 f3       	breq	.-6      	; 0x306 <ADCA_GetValue+0xcc>
			res = ADCA.CH2RES;
     30c:	c0 91 14 02 	lds	r28, 0x0214	; 0x800214 <__TEXT_REGION_LENGTH__+0x700214>
     310:	d0 91 15 02 	lds	r29, 0x0215	; 0x800215 <__TEXT_REGION_LENGTH__+0x700215>
			break;
     314:	13 c0       	rjmp	.+38     	; 0x33c <ADCA_GetValue+0x102>
		}
		case ADC_CH3:
		{
			ADCA.CH3.MUXCTRL =  mux;
     316:	e0 e0       	ldi	r30, 0x00	; 0
     318:	f2 e0       	ldi	r31, 0x02	; 2
     31a:	d1 af       	std	Z+57, r29	; 0x39
			ADCA.CTRLA = ADC_ENABLE_bm;
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	80 83       	st	Z, r24
			ADCA.CH3.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     320:	80 af       	std	Z+56, r24	; 0x38
			ADCA.CH3.CTRL |= ADC_CH_START_bm;//Start Conversion
     322:	80 ad       	ldd	r24, Z+56	; 0x38
     324:	80 68       	ori	r24, 0x80	; 128
     326:	80 af       	std	Z+56, r24	; 0x38
			while(!ADCA.CH3.INTFLAGS);
     328:	83 ad       	ldd	r24, Z+59	; 0x3b
     32a:	88 23       	and	r24, r24
     32c:	e9 f3       	breq	.-6      	; 0x328 <ADCA_GetValue+0xee>
			res = ADCA.CH3RES;
     32e:	c0 91 16 02 	lds	r28, 0x0216	; 0x800216 <__TEXT_REGION_LENGTH__+0x700216>
     332:	d0 91 17 02 	lds	r29, 0x0217	; 0x800217 <__TEXT_REGION_LENGTH__+0x700217>
			break;
     336:	02 c0       	rjmp	.+4      	; 0x33c <ADCA_GetValue+0x102>
 }

 uint16_t ADCA_GetValue(ADC_Channel_t channel,ADC_CH_MUXPOS_t mux)
 {
	sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
	uint16_t res = 0;
     338:	c0 e0       	ldi	r28, 0x00	; 0
     33a:	d0 e0       	ldi	r29, 0x00	; 0
			res = ADCA.CH3RES;
			break;
		}
		default:break;
	}
	PORTA.DIR = regsave;
     33c:	20 93 00 06 	sts	0x0600, r18	; 0x800600 <__TEXT_REGION_LENGTH__+0x700600>
	sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     340:	62 e0       	ldi	r22, 0x02	; 2
     342:	81 e0       	ldi	r24, 0x01	; 1
     344:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <sysclk_disable_module>
	return res;
     348:	ce 01       	movw	r24, r28
     34a:	df 91       	pop	r29
     34c:	cf 91       	pop	r28
     34e:	08 95       	ret

00000350 <rtc_get_time>:
 *       sleep.
 * \note Without this errata this function can block for up to 1 RTC
 *       clock source cycle after waking up from sleep.
 */
uint32_t rtc_get_time(void)
{
     350:	0f 93       	push	r16
     352:	1f 93       	push	r17
     354:	cf 93       	push	r28
     356:	df 93       	push	r29
     358:	1f 92       	push	r1
     35a:	cd b7       	in	r28, 0x3d	; 61
     35c:	de b7       	in	r29, 0x3e	; 62
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     35e:	e0 e0       	ldi	r30, 0x00	; 0
     360:	f4 e0       	ldi	r31, 0x04	; 4
     362:	81 81       	ldd	r24, Z+1	; 0x01
{
	irqflags_t flags;
	uint16_t   count_high;
	uint16_t   count_low;

	while (rtc_is_busy());
     364:	80 fd       	sbrc	r24, 0
     366:	fd cf       	rjmp	.-6      	; 0x362 <rtc_get_time+0x12>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     368:	8f b7       	in	r24, 0x3f	; 63
     36a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     36c:	f8 94       	cli
	return flags;
     36e:	29 81       	ldd	r18, Y+1	; 0x01

	flags = cpu_irq_save();
	count_high = rtc_data.counter_high;
     370:	40 91 0c 20 	lds	r20, 0x200C	; 0x80200c <rtc_data>
     374:	50 91 0d 20 	lds	r21, 0x200D	; 0x80200d <rtc_data+0x1>
	count_low = RTC.CNT;
     378:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     37c:	90 91 09 04 	lds	r25, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
	// Test for possible pending increase of high count value
	if ((count_low == 0) && (RTC.INTFLAGS & RTC_OVFIF_bm))
     380:	00 97       	sbiw	r24, 0x00	; 0
     382:	31 f4       	brne	.+12     	; 0x390 <rtc_get_time+0x40>
     384:	30 91 03 04 	lds	r19, 0x0403	; 0x800403 <__TEXT_REGION_LENGTH__+0x700403>
     388:	30 ff       	sbrs	r19, 0
     38a:	02 c0       	rjmp	.+4      	; 0x390 <rtc_get_time+0x40>
		count_high++;
     38c:	4f 5f       	subi	r20, 0xFF	; 255
     38e:	5f 4f       	sbci	r21, 0xFF	; 255
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     390:	2f bf       	out	0x3f, r18	; 63
	cpu_irq_restore(flags);

	return ((uint32_t)count_high << 16) | count_low;
     392:	60 e0       	ldi	r22, 0x00	; 0
     394:	70 e0       	ldi	r23, 0x00	; 0
     396:	ba 01       	movw	r22, r20
     398:	55 27       	eor	r21, r21
     39a:	44 27       	eor	r20, r20
     39c:	a0 e0       	ldi	r26, 0x00	; 0
     39e:	b0 e0       	ldi	r27, 0x00	; 0
     3a0:	8a 01       	movw	r16, r20
     3a2:	9b 01       	movw	r18, r22
     3a4:	08 2b       	or	r16, r24
     3a6:	19 2b       	or	r17, r25
     3a8:	2a 2b       	or	r18, r26
     3aa:	3b 2b       	or	r19, r27
     3ac:	c9 01       	movw	r24, r18
     3ae:	b8 01       	movw	r22, r16
}
     3b0:	0f 90       	pop	r0
     3b2:	df 91       	pop	r29
     3b4:	cf 91       	pop	r28
     3b6:	1f 91       	pop	r17
     3b8:	0f 91       	pop	r16
     3ba:	08 95       	ret

000003bc <rtc_set_alarm>:
 * \param time Absolute time value. See also \ref rtc_min_alarm_time
 * \pre Needs interrupts disabled if used from several contexts
 */
void rtc_set_alarm(uint32_t time)
{
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     3bc:	e0 e0       	ldi	r30, 0x00	; 0
     3be:	f4 e0       	ldi	r31, 0x04	; 4
     3c0:	21 e0       	ldi	r18, 0x01	; 1
     3c2:	22 83       	std	Z+2, r18	; 0x02
	RTC.COMP = time;
     3c4:	64 87       	std	Z+12, r22	; 0x0c
     3c6:	75 87       	std	Z+13, r23	; 0x0d
	rtc_data.alarm_low = time;
     3c8:	ec e0       	ldi	r30, 0x0C	; 12
     3ca:	f0 e2       	ldi	r31, 0x20	; 32
     3cc:	64 83       	std	Z+4, r22	; 0x04
     3ce:	75 83       	std	Z+5, r23	; 0x05
	rtc_data.alarm_high = time >> 16;
     3d0:	82 83       	std	Z+2, r24	; 0x02
     3d2:	93 83       	std	Z+3, r25	; 0x03
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
     3d4:	e0 e0       	ldi	r30, 0x00	; 0
     3d6:	f4 e0       	ldi	r31, 0x04	; 4
     3d8:	81 81       	ldd	r24, Z+1	; 0x01
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
	RTC.COMP = time;
	rtc_data.alarm_low = time;
	rtc_data.alarm_high = time >> 16;

	while (rtc_is_busy());
     3da:	80 fd       	sbrc	r24, 0
     3dc:	fd cf       	rjmp	.-6      	; 0x3d8 <rtc_set_alarm+0x1c>

	RTC.INTFLAGS = RTC_COMPIF_bm;
     3de:	e0 e0       	ldi	r30, 0x00	; 0
     3e0:	f4 e0       	ldi	r31, 0x04	; 4
     3e2:	82 e0       	ldi	r24, 0x02	; 2
     3e4:	83 83       	std	Z+3, r24	; 0x03
	RTC.INTCTRL = (uint8_t)RTC_COMPARE_INT_LEVEL
     3e6:	85 e0       	ldi	r24, 0x05	; 5
     3e8:	82 83       	std	Z+2, r24	; 0x02
     3ea:	08 95       	ret

000003ec <rtc_set_callback>:
 *
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
     3ec:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <rtc_data+0x6>
     3f0:	90 93 13 20 	sts	0x2013, r25	; 0x802013 <rtc_data+0x7>
     3f4:	08 95       	ret

000003f6 <rtc_init>:
 *
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	1f 92       	push	r1
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     400:	64 e0       	ldi	r22, 0x04	; 4
     402:	80 e0       	ldi	r24, 0x00	; 0
     404:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
	RTC.PER = 0xffff;
     408:	e0 e0       	ldi	r30, 0x00	; 0
     40a:	f4 e0       	ldi	r31, 0x04	; 4
     40c:	8f ef       	ldi	r24, 0xFF	; 255
     40e:	9f ef       	ldi	r25, 0xFF	; 255
     410:	82 87       	std	Z+10, r24	; 0x0a
     412:	93 87       	std	Z+11, r25	; 0x0b
	RTC.CNT = 0;
     414:	10 86       	std	Z+8, r1	; 0x08
     416:	11 86       	std	Z+9, r1	; 0x09
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     418:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <__data_end+0x3>
     41c:	8f 3f       	cpi	r24, 0xFF	; 255
     41e:	09 f4       	brne	.+2      	; 0x422 <__FUSE_REGION_LENGTH__+0x22>
     420:	ff cf       	rjmp	.-2      	; 0x420 <__FUSE_REGION_LENGTH__+0x20>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     422:	8f b7       	in	r24, 0x3f	; 63
     424:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     426:	f8 94       	cli
	return flags;
     428:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     42a:	e6 e0       	ldi	r30, 0x06	; 6
     42c:	f0 e2       	ldi	r31, 0x20	; 32
     42e:	83 81       	ldd	r24, Z+3	; 0x03
     430:	8f 5f       	subi	r24, 0xFF	; 255
     432:	83 83       	std	Z+3, r24	; 0x03
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     434:	9f bf       	out	0x3f, r25	; 63
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     436:	e0 e0       	ldi	r30, 0x00	; 0
     438:	f4 e0       	ldi	r31, 0x04	; 4
     43a:	81 e0       	ldi	r24, 0x01	; 1
     43c:	82 83       	std	Z+2, r24	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     43e:	87 e0       	ldi	r24, 0x07	; 7
     440:	80 83       	st	Z, r24
}
     442:	0f 90       	pop	r0
     444:	df 91       	pop	r29
     446:	cf 91       	pop	r28
     448:	08 95       	ret

0000044a <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
     44a:	1f 92       	push	r1
     44c:	0f 92       	push	r0
     44e:	0f b6       	in	r0, 0x3f	; 63
     450:	0f 92       	push	r0
     452:	11 24       	eor	r1, r1
     454:	8f 93       	push	r24
     456:	9f 93       	push	r25
     458:	ef 93       	push	r30
     45a:	ff 93       	push	r31
	rtc_data.counter_high++;
     45c:	ec e0       	ldi	r30, 0x0C	; 12
     45e:	f0 e2       	ldi	r31, 0x20	; 32
     460:	80 81       	ld	r24, Z
     462:	91 81       	ldd	r25, Z+1	; 0x01
     464:	01 96       	adiw	r24, 0x01	; 1
     466:	80 83       	st	Z, r24
     468:	91 83       	std	Z+1, r25	; 0x01
}
     46a:	ff 91       	pop	r31
     46c:	ef 91       	pop	r30
     46e:	9f 91       	pop	r25
     470:	8f 91       	pop	r24
     472:	0f 90       	pop	r0
     474:	0f be       	out	0x3f, r0	; 63
     476:	0f 90       	pop	r0
     478:	1f 90       	pop	r1
     47a:	18 95       	reti

0000047c <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     47c:	1f 92       	push	r1
     47e:	0f 92       	push	r0
     480:	0f b6       	in	r0, 0x3f	; 63
     482:	0f 92       	push	r0
     484:	11 24       	eor	r1, r1
     486:	cf 92       	push	r12
     488:	df 92       	push	r13
     48a:	ef 92       	push	r14
     48c:	ff 92       	push	r15
     48e:	0f 93       	push	r16
     490:	1f 93       	push	r17
     492:	2f 93       	push	r18
     494:	3f 93       	push	r19
     496:	4f 93       	push	r20
     498:	5f 93       	push	r21
     49a:	6f 93       	push	r22
     49c:	7f 93       	push	r23
     49e:	8f 93       	push	r24
     4a0:	9f 93       	push	r25
     4a2:	af 93       	push	r26
     4a4:	bf 93       	push	r27
     4a6:	ef 93       	push	r30
     4a8:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     4aa:	ec e0       	ldi	r30, 0x0C	; 12
     4ac:	f0 e2       	ldi	r31, 0x20	; 32
     4ae:	80 81       	ld	r24, Z
     4b0:	91 81       	ldd	r25, Z+1	; 0x01
     4b2:	22 81       	ldd	r18, Z+2	; 0x02
     4b4:	33 81       	ldd	r19, Z+3	; 0x03
     4b6:	82 17       	cp	r24, r18
     4b8:	93 07       	cpc	r25, r19
     4ba:	f0 f1       	brcs	.+124    	; 0x538 <__vector_11+0xbc>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	20 93 02 04 	sts	0x0402, r18	; 0x800402 <__TEXT_REGION_LENGTH__+0x700402>
		if (rtc_data.callback) {
     4c2:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <rtc_data+0x6>
     4c6:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <rtc_data+0x7>
     4ca:	30 97       	sbiw	r30, 0x00	; 0
     4cc:	a9 f1       	breq	.+106    	; 0x538 <__vector_11+0xbc>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
     4ce:	60 91 08 04 	lds	r22, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     4d2:	70 91 09 04 	lds	r23, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     4d6:	a0 e0       	ldi	r26, 0x00	; 0
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	dc 01       	movw	r26, r24
     4dc:	99 27       	eor	r25, r25
     4de:	88 27       	eor	r24, r24
     4e0:	ab 01       	movw	r20, r22
     4e2:	60 e0       	ldi	r22, 0x00	; 0
     4e4:	70 e0       	ldi	r23, 0x00	; 0
     4e6:	8c 01       	movw	r16, r24
     4e8:	9d 01       	movw	r18, r26
     4ea:	04 2b       	or	r16, r20
     4ec:	15 2b       	or	r17, r21
     4ee:	26 2b       	or	r18, r22
     4f0:	37 2b       	or	r19, r23
     4f2:	c9 01       	movw	r24, r18
     4f4:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     4f6:	ac e0       	ldi	r26, 0x0C	; 12
     4f8:	b0 e2       	ldi	r27, 0x20	; 32
     4fa:	12 96       	adiw	r26, 0x02	; 2
     4fc:	0d 91       	ld	r16, X+
     4fe:	1c 91       	ld	r17, X
     500:	13 97       	sbiw	r26, 0x03	; 3
     502:	20 e0       	ldi	r18, 0x00	; 0
     504:	30 e0       	ldi	r19, 0x00	; 0
     506:	98 01       	movw	r18, r16
     508:	11 27       	eor	r17, r17
     50a:	00 27       	eor	r16, r16
     50c:	14 96       	adiw	r26, 0x04	; 4
     50e:	cd 90       	ld	r12, X+
     510:	dc 90       	ld	r13, X
     512:	15 97       	sbiw	r26, 0x05	; 5
     514:	e1 2c       	mov	r14, r1
     516:	f1 2c       	mov	r15, r1
     518:	0c 29       	or	r16, r12
     51a:	1d 29       	or	r17, r13
     51c:	2e 29       	or	r18, r14
     51e:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     520:	06 17       	cp	r16, r22
     522:	17 07       	cpc	r17, r23
     524:	28 07       	cpc	r18, r24
     526:	39 07       	cpc	r19, r25
     528:	30 f0       	brcs	.+12     	; 0x536 <__vector_11+0xba>
				count = alarm + 1;
     52a:	c9 01       	movw	r24, r18
     52c:	b8 01       	movw	r22, r16
     52e:	6f 5f       	subi	r22, 0xFF	; 255
     530:	7f 4f       	sbci	r23, 0xFF	; 255
     532:	8f 4f       	sbci	r24, 0xFF	; 255
     534:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
     536:	09 95       	icall
		}
	}
}
     538:	ff 91       	pop	r31
     53a:	ef 91       	pop	r30
     53c:	bf 91       	pop	r27
     53e:	af 91       	pop	r26
     540:	9f 91       	pop	r25
     542:	8f 91       	pop	r24
     544:	7f 91       	pop	r23
     546:	6f 91       	pop	r22
     548:	5f 91       	pop	r21
     54a:	4f 91       	pop	r20
     54c:	3f 91       	pop	r19
     54e:	2f 91       	pop	r18
     550:	1f 91       	pop	r17
     552:	0f 91       	pop	r16
     554:	ff 90       	pop	r15
     556:	ef 90       	pop	r14
     558:	df 90       	pop	r13
     55a:	cf 90       	pop	r12
     55c:	0f 90       	pop	r0
     55e:	0f be       	out	0x3f, r0	; 63
     560:	0f 90       	pop	r0
     562:	1f 90       	pop	r1
     564:	18 95       	reti

00000566 <SPI_putc>:
	for (uint8_t i=0; i<len; i++)
	{
		RF_Send_DataHW(buf[i]);
	}
	RF_Set_State(RF_State_Transmit);
}
     566:	80 93 c3 09 	sts	0x09C3, r24	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     56a:	e0 ec       	ldi	r30, 0xC0	; 192
     56c:	f9 e0       	ldi	r31, 0x09	; 9
     56e:	82 81       	ldd	r24, Z+2	; 0x02
     570:	88 23       	and	r24, r24
     572:	ec f7       	brge	.-6      	; 0x56e <SPI_putc+0x8>
     574:	08 95       	ret

00000576 <RF_Send_DataHW>:
     576:	1f 93       	push	r17
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	c0 e8       	ldi	r28, 0x80	; 128
     57e:	d6 e0       	ldi	r29, 0x06	; 6
     580:	11 e0       	ldi	r17, 0x01	; 1
     582:	1e 83       	std	Y+6, r17	; 0x06
     584:	0e 94 b3 02 	call	0x566	; 0x566 <SPI_putc>
     588:	1d 83       	std	Y+5, r17	; 0x05
     58a:	00 c0       	rjmp	.+0      	; 0x58c <RF_Send_DataHW+0x16>
     58c:	00 c0       	rjmp	.+0      	; 0x58e <RF_Send_DataHW+0x18>
     58e:	df 91       	pop	r29
     590:	cf 91       	pop	r28
     592:	1f 91       	pop	r17
     594:	08 95       	ret

00000596 <RF_Get_DataHW>:
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	80 93 86 06 	sts	0x0686, r24	; 0x800686 <__TEXT_REGION_LENGTH__+0x700686>
     59c:	10 92 c3 09 	sts	0x09C3, r1	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     5a0:	e0 ec       	ldi	r30, 0xC0	; 192
     5a2:	f9 e0       	ldi	r31, 0x09	; 9
     5a4:	82 81       	ldd	r24, Z+2	; 0x02
     5a6:	88 23       	and	r24, r24
     5a8:	ec f7       	brge	.-6      	; 0x5a4 <RF_Get_DataHW+0xe>
     5aa:	80 91 c3 09 	lds	r24, 0x09C3	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     5ae:	91 e0       	ldi	r25, 0x01	; 1
     5b0:	90 93 85 06 	sts	0x0685, r25	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
     5b4:	00 c0       	rjmp	.+0      	; 0x5b6 <RF_Get_DataHW+0x20>
     5b6:	00 c0       	rjmp	.+0      	; 0x5b8 <RF_Get_DataHW+0x22>
     5b8:	08 95       	ret

000005ba <Update_Timer_Init>:
     5ba:	62 e0       	ldi	r22, 0x02	; 2
     5bc:	83 e0       	ldi	r24, 0x03	; 3
     5be:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
     5c2:	e0 e4       	ldi	r30, 0x40	; 64
     5c4:	f8 e0       	ldi	r31, 0x08	; 8
     5c6:	87 e0       	ldi	r24, 0x07	; 7
     5c8:	80 83       	st	Z, r24
     5ca:	11 82       	std	Z+1, r1	; 0x01
     5cc:	82 e0       	ldi	r24, 0x02	; 2
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	86 a3       	std	Z+38, r24	; 0x26
     5d2:	97 a3       	std	Z+39, r25	; 0x27
     5d4:	10 a2       	std	Z+32, r1	; 0x20
     5d6:	11 a2       	std	Z+33, r1	; 0x21
     5d8:	86 83       	std	Z+6, r24	; 0x06
     5da:	08 95       	ret

000005dc <SPI_Init>:
     5dc:	68 e0       	ldi	r22, 0x08	; 8
     5de:	84 e0       	ldi	r24, 0x04	; 4
     5e0:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
     5e4:	e0 e6       	ldi	r30, 0x60	; 96
     5e6:	f6 e0       	ldi	r31, 0x06	; 6
     5e8:	90 e2       	ldi	r25, 0x20	; 32
     5ea:	91 83       	std	Z+1, r25	; 0x01
     5ec:	20 e8       	ldi	r18, 0x80	; 128
     5ee:	21 83       	std	Z+1, r18	; 0x01
     5f0:	84 89       	ldd	r24, Z+20	; 0x14
     5f2:	88 61       	ori	r24, 0x18	; 24
     5f4:	84 8b       	std	Z+20, r24	; 0x14
     5f6:	80 e5       	ldi	r24, 0x50	; 80
     5f8:	80 93 c0 09 	sts	0x09C0, r24	; 0x8009c0 <__TEXT_REGION_LENGTH__+0x7009c0>
     5fc:	38 e0       	ldi	r19, 0x08	; 8
     5fe:	31 83       	std	Z+1, r19	; 0x01
     600:	a0 e8       	ldi	r26, 0x80	; 128
     602:	b6 e0       	ldi	r27, 0x06	; 6
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	11 96       	adiw	r26, 0x01	; 1
     608:	8c 93       	st	X, r24
     60a:	11 97       	sbiw	r26, 0x01	; 1
     60c:	35 83       	std	Z+5, r19	; 0x05
     60e:	15 96       	adiw	r26, 0x05	; 5
     610:	8c 93       	st	X, r24
     612:	25 83       	std	Z+5, r18	; 0x05
     614:	95 83       	std	Z+5, r25	; 0x05
     616:	08 95       	ret

00000618 <RF_Set_Command>:
     618:	0f 93       	push	r16
     61a:	1f 93       	push	r17
     61c:	cf 93       	push	r28
     61e:	df 93       	push	r29
     620:	06 2f       	mov	r16, r22
     622:	c0 e6       	ldi	r28, 0x60	; 96
     624:	d6 e0       	ldi	r29, 0x06	; 6
     626:	18 e0       	ldi	r17, 0x08	; 8
     628:	1e 83       	std	Y+6, r17	; 0x06
     62a:	88 0f       	add	r24, r24
     62c:	0e 94 b3 02 	call	0x566	; 0x566 <SPI_putc>
     630:	80 2f       	mov	r24, r16
     632:	0e 94 b3 02 	call	0x566	; 0x566 <SPI_putc>
     636:	1d 83       	std	Y+5, r17	; 0x05
     638:	80 91 c3 09 	lds	r24, 0x09C3	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     63c:	df 91       	pop	r29
     63e:	cf 91       	pop	r28
     640:	1f 91       	pop	r17
     642:	0f 91       	pop	r16
     644:	08 95       	ret

00000646 <RF_Set_Address>:
     646:	68 2f       	mov	r22, r24
     648:	8d e1       	ldi	r24, 0x1D	; 29
     64a:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     64e:	08 95       	ret

00000650 <RF_Get_Command>:
     650:	98 e0       	ldi	r25, 0x08	; 8
     652:	90 93 66 06 	sts	0x0666, r25	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     656:	88 0f       	add	r24, r24
     658:	80 64       	ori	r24, 0x40	; 64
     65a:	0e 94 b3 02 	call	0x566	; 0x566 <SPI_putc>
     65e:	10 92 c3 09 	sts	0x09C3, r1	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     662:	e0 ec       	ldi	r30, 0xC0	; 192
     664:	f9 e0       	ldi	r31, 0x09	; 9
     666:	82 81       	ldd	r24, Z+2	; 0x02
     668:	88 23       	and	r24, r24
     66a:	ec f7       	brge	.-6      	; 0x666 <RF_Get_Command+0x16>
     66c:	80 91 c3 09 	lds	r24, 0x09C3	; 0x8009c3 <__TEXT_REGION_LENGTH__+0x7009c3>
     670:	98 e0       	ldi	r25, 0x08	; 8
     672:	90 93 65 06 	sts	0x0665, r25	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
     676:	08 95       	ret

00000678 <RF_Set_State>:
     678:	cf 93       	push	r28
     67a:	c8 2f       	mov	r28, r24
     67c:	80 e0       	ldi	r24, 0x00	; 0
     67e:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     682:	8f 71       	andi	r24, 0x1F	; 31
     684:	9c 2f       	mov	r25, r28
     686:	90 7e       	andi	r25, 0xE0	; 224
     688:	68 2f       	mov	r22, r24
     68a:	69 2b       	or	r22, r25
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     692:	c0 93 5f 20 	sts	0x205F, r28	; 0x80205f <RF_CurrentStatus>
     696:	cf 91       	pop	r28
     698:	08 95       	ret

0000069a <RF_Sleep>:
     69a:	cf 93       	push	r28
     69c:	df 93       	push	r29
     69e:	e0 e4       	ldi	r30, 0x40	; 64
     6a0:	f8 e0       	ldi	r31, 0x08	; 8
     6a2:	10 82       	st	Z, r1
     6a4:	8c e0       	ldi	r24, 0x0C	; 12
     6a6:	81 87       	std	Z+9, r24	; 0x09
     6a8:	62 e0       	ldi	r22, 0x02	; 2
     6aa:	83 e0       	ldi	r24, 0x03	; 3
     6ac:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <sysclk_disable_module>
     6b0:	80 e0       	ldi	r24, 0x00	; 0
     6b2:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     6b6:	c0 e6       	ldi	r28, 0x60	; 96
     6b8:	d6 e0       	ldi	r29, 0x06	; 6
     6ba:	88 e0       	ldi	r24, 0x08	; 8
     6bc:	8e 83       	std	Y+6, r24	; 0x06
     6be:	81 e0       	ldi	r24, 0x01	; 1
     6c0:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
     6c4:	68 e0       	ldi	r22, 0x08	; 8
     6c6:	84 e0       	ldi	r24, 0x04	; 4
     6c8:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <sysclk_disable_module>
     6cc:	80 e4       	ldi	r24, 0x40	; 64
     6ce:	8d 83       	std	Y+5, r24	; 0x05
     6d0:	80 e8       	ldi	r24, 0x80	; 128
     6d2:	8e 83       	std	Y+6, r24	; 0x06
     6d4:	df 91       	pop	r29
     6d6:	cf 91       	pop	r28
     6d8:	08 95       	ret

000006da <RF_Wakeup>:
     6da:	0e 94 ee 02 	call	0x5dc	; 0x5dc <SPI_Init>
     6de:	0e 94 dd 02 	call	0x5ba	; 0x5ba <Update_Timer_Init>
     6e2:	80 e6       	ldi	r24, 0x60	; 96
     6e4:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     6e8:	87 e8       	ldi	r24, 0x87	; 135
     6ea:	93 e1       	ldi	r25, 0x13	; 19
     6ec:	01 97       	sbiw	r24, 0x01	; 1
     6ee:	f1 f7       	brne	.-4      	; 0x6ec <RF_Wakeup+0x12>
     6f0:	00 c0       	rjmp	.+0      	; 0x6f2 <RF_Wakeup+0x18>
     6f2:	00 00       	nop
     6f4:	80 e2       	ldi	r24, 0x20	; 32
     6f6:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     6fa:	87 e8       	ldi	r24, 0x87	; 135
     6fc:	93 e1       	ldi	r25, 0x13	; 19
     6fe:	01 97       	sbiw	r24, 0x01	; 1
     700:	f1 f7       	brne	.-4      	; 0x6fe <RF_Wakeup+0x24>
     702:	00 c0       	rjmp	.+0      	; 0x704 <RF_Wakeup+0x2a>
     704:	00 00       	nop
     706:	62 e0       	ldi	r22, 0x02	; 2
     708:	83 e0       	ldi	r24, 0x03	; 3
     70a:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
     70e:	e0 e4       	ldi	r30, 0x40	; 64
     710:	f8 e0       	ldi	r31, 0x08	; 8
     712:	80 81       	ld	r24, Z
     714:	87 60       	ori	r24, 0x07	; 7
     716:	80 83       	st	Z, r24
     718:	08 95       	ret

0000071a <RF_Set_Modem>:
     71a:	69 e0       	ldi	r22, 0x09	; 9
     71c:	82 e0       	ldi	r24, 0x02	; 2
     71e:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     722:	69 e0       	ldi	r22, 0x09	; 9
     724:	83 e0       	ldi	r24, 0x03	; 3
     726:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     72a:	62 e7       	ldi	r22, 0x72	; 114
     72c:	80 e1       	ldi	r24, 0x10	; 16
     72e:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     732:	8a e1       	ldi	r24, 0x1A	; 26
     734:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     738:	8f 70       	andi	r24, 0x0F	; 15
     73a:	68 2f       	mov	r22, r24
     73c:	60 62       	ori	r22, 0x20	; 32
     73e:	8a e1       	ldi	r24, 0x1A	; 26
     740:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     744:	08 95       	ret

00000746 <RF_Set_Band>:
     746:	cf 93       	push	r28
     748:	c8 2f       	mov	r28, r24
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     750:	87 7e       	andi	r24, 0xE7	; 231
     752:	c8 71       	andi	r28, 0x18	; 24
     754:	68 2f       	mov	r22, r24
     756:	6c 2b       	or	r22, r28
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     75e:	cf 91       	pop	r28
     760:	08 95       	ret

00000762 <RF_Set_Modulation>:
     762:	cf 93       	push	r28
     764:	c8 2f       	mov	r28, r24
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     76c:	8f 73       	andi	r24, 0x3F	; 63
     76e:	c0 7c       	andi	r28, 0xC0	; 192
     770:	68 2f       	mov	r22, r24
     772:	6c 2b       	or	r22, r28
     774:	81 e0       	ldi	r24, 0x01	; 1
     776:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     77a:	cf 91       	pop	r28
     77c:	08 95       	ret

0000077e <RF_Set_FIFOSize>:
     77e:	cf 93       	push	r28
     780:	c8 2f       	mov	r28, r24
     782:	85 e0       	ldi	r24, 0x05	; 5
     784:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     788:	8f 73       	andi	r24, 0x3F	; 63
     78a:	c0 7c       	andi	r28, 0xC0	; 192
     78c:	68 2f       	mov	r22, r24
     78e:	6c 2b       	or	r22, r28
     790:	85 e0       	ldi	r24, 0x05	; 5
     792:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     796:	cf 91       	pop	r28
     798:	08 95       	ret

0000079a <RF_Set_Mode>:
     79a:	cf 93       	push	r28
     79c:	c8 2f       	mov	r28, r24
     79e:	81 e0       	ldi	r24, 0x01	; 1
     7a0:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     7a4:	c1 30       	cpi	r28, 0x01	; 1
     7a6:	51 f0       	breq	.+20     	; 0x7bc <RF_Set_Mode+0x22>
     7a8:	18 f0       	brcs	.+6      	; 0x7b0 <RF_Set_Mode+0x16>
     7aa:	c2 30       	cpi	r28, 0x02	; 2
     7ac:	21 f0       	breq	.+8      	; 0x7b6 <RF_Set_Mode+0x1c>
     7ae:	07 c0       	rjmp	.+14     	; 0x7be <RF_Set_Mode+0x24>
     7b0:	8f 7d       	andi	r24, 0xDF	; 223
     7b2:	84 60       	ori	r24, 0x04	; 4
     7b4:	04 c0       	rjmp	.+8      	; 0x7be <RF_Set_Mode+0x24>
     7b6:	8b 7f       	andi	r24, 0xFB	; 251
     7b8:	80 62       	ori	r24, 0x20	; 32
     7ba:	01 c0       	rjmp	.+2      	; 0x7be <RF_Set_Mode+0x24>
     7bc:	8b 7d       	andi	r24, 0xDB	; 219
     7be:	68 2f       	mov	r22, r24
     7c0:	81 e0       	ldi	r24, 0x01	; 1
     7c2:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     7c6:	cf 91       	pop	r28
     7c8:	08 95       	ret

000007ca <RF_Set_PacketConfig>:
     7ca:	ff 92       	push	r15
     7cc:	0f 93       	push	r16
     7ce:	1f 93       	push	r17
     7d0:	cf 93       	push	r28
     7d2:	df 93       	push	r29
     7d4:	f8 2e       	mov	r15, r24
     7d6:	16 2f       	mov	r17, r22
     7d8:	d4 2f       	mov	r29, r20
     7da:	c2 2f       	mov	r28, r18
     7dc:	8e e1       	ldi	r24, 0x1E	; 30
     7de:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     7e2:	ff 20       	and	r15, r15
     7e4:	11 f0       	breq	.+4      	; 0x7ea <RF_Set_PacketConfig+0x20>
     7e6:	80 68       	ori	r24, 0x80	; 128
     7e8:	01 c0       	rjmp	.+2      	; 0x7ec <RF_Set_PacketConfig+0x22>
     7ea:	8f 77       	andi	r24, 0x7F	; 127
     7ec:	11 23       	and	r17, r17
     7ee:	11 f0       	breq	.+4      	; 0x7f4 <RF_Set_PacketConfig+0x2a>
     7f0:	88 60       	ori	r24, 0x08	; 8
     7f2:	01 c0       	rjmp	.+2      	; 0x7f6 <RF_Set_PacketConfig+0x2c>
     7f4:	87 7f       	andi	r24, 0xF7	; 247
     7f6:	dd 23       	and	r29, r29
     7f8:	11 f0       	breq	.+4      	; 0x7fe <RF_Set_PacketConfig+0x34>
     7fa:	80 61       	ori	r24, 0x10	; 16
     7fc:	01 c0       	rjmp	.+2      	; 0x800 <RF_Set_PacketConfig+0x36>
     7fe:	8f 7e       	andi	r24, 0xEF	; 239
     800:	6c 2f       	mov	r22, r28
     802:	60 76       	andi	r22, 0x60	; 96
     804:	89 79       	andi	r24, 0x99	; 153
     806:	68 2b       	or	r22, r24
     808:	06 70       	andi	r16, 0x06	; 6
     80a:	60 2b       	or	r22, r16
     80c:	8e e1       	ldi	r24, 0x1E	; 30
     80e:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     812:	df 91       	pop	r29
     814:	cf 91       	pop	r28
     816:	1f 91       	pop	r17
     818:	0f 91       	pop	r16
     81a:	ff 90       	pop	r15
     81c:	08 95       	ret

0000081e <RF_Set_ClockOutput>:
     81e:	cf 93       	push	r28
     820:	c8 2f       	mov	r28, r24
     822:	8b e1       	ldi	r24, 0x1B	; 27
     824:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     828:	cc 23       	and	r28, r28
     82a:	19 f0       	breq	.+6      	; 0x832 <RF_Set_ClockOutput+0x14>
     82c:	68 2f       	mov	r22, r24
     82e:	60 68       	ori	r22, 0x80	; 128
     830:	02 c0       	rjmp	.+4      	; 0x836 <RF_Set_ClockOutput+0x18>
     832:	68 2f       	mov	r22, r24
     834:	6f 77       	andi	r22, 0x7F	; 127
     836:	8b e1       	ldi	r24, 0x1B	; 27
     838:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     83c:	cf 91       	pop	r28
     83e:	08 95       	ret

00000840 <RF_Set_Sync>:
     840:	ff 92       	push	r15
     842:	0f 93       	push	r16
     844:	1f 93       	push	r17
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
     84a:	f8 2e       	mov	r15, r24
     84c:	d9 2f       	mov	r29, r25
     84e:	c6 2f       	mov	r28, r22
     850:	82 e1       	ldi	r24, 0x12	; 18
     852:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     856:	6c 2f       	mov	r22, r28
     858:	70 e0       	ldi	r23, 0x00	; 0
     85a:	61 50       	subi	r22, 0x01	; 1
     85c:	71 09       	sbc	r23, r1
     85e:	66 0f       	add	r22, r22
     860:	77 1f       	adc	r23, r23
     862:	66 0f       	add	r22, r22
     864:	77 1f       	adc	r23, r23
     866:	66 0f       	add	r22, r22
     868:	77 1f       	adc	r23, r23
     86a:	68 71       	andi	r22, 0x18	; 24
     86c:	60 62       	ori	r22, 0x20	; 32
     86e:	87 7e       	andi	r24, 0xE7	; 231
     870:	68 2b       	or	r22, r24
     872:	82 e1       	ldi	r24, 0x12	; 18
     874:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     878:	0f 2d       	mov	r16, r15
     87a:	1d 2f       	mov	r17, r29
     87c:	c6 e1       	ldi	r28, 0x16	; 22
     87e:	f8 01       	movw	r30, r16
     880:	61 91       	ld	r22, Z+
     882:	8f 01       	movw	r16, r30
     884:	8c 2f       	mov	r24, r28
     886:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     88a:	cf 5f       	subi	r28, 0xFF	; 255
     88c:	ca 31       	cpi	r28, 0x1A	; 26
     88e:	b9 f7       	brne	.-18     	; 0x87e <RF_Set_Sync+0x3e>
     890:	df 91       	pop	r29
     892:	cf 91       	pop	r28
     894:	1f 91       	pop	r17
     896:	0f 91       	pop	r16
     898:	ff 90       	pop	r15
     89a:	08 95       	ret

0000089c <RF_Set_PayloadLenght>:
     89c:	cf 93       	push	r28
     89e:	c8 2f       	mov	r28, r24
     8a0:	8c e1       	ldi	r24, 0x1C	; 28
     8a2:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     8a6:	80 78       	andi	r24, 0x80	; 128
     8a8:	68 2f       	mov	r22, r24
     8aa:	6c 2b       	or	r22, r28
     8ac:	8c e1       	ldi	r24, 0x1C	; 28
     8ae:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     8b2:	cf 91       	pop	r28
     8b4:	08 95       	ret

000008b6 <RF_Set_FIFOAccess>:
     8b6:	cf 93       	push	r28
     8b8:	c8 2f       	mov	r28, r24
     8ba:	8f e1       	ldi	r24, 0x1F	; 31
     8bc:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     8c0:	8f 7b       	andi	r24, 0xBF	; 191
     8c2:	c0 74       	andi	r28, 0x40	; 64
     8c4:	68 2f       	mov	r22, r24
     8c6:	6c 2b       	or	r22, r28
     8c8:	8f e1       	ldi	r24, 0x1F	; 31
     8ca:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     8ce:	cf 91       	pop	r28
     8d0:	08 95       	ret

000008d2 <RF_Set_IRQSources>:
     8d2:	1f 93       	push	r17
     8d4:	cf 93       	push	r28
     8d6:	df 93       	push	r29
     8d8:	18 2f       	mov	r17, r24
     8da:	d6 2f       	mov	r29, r22
     8dc:	c4 2f       	mov	r28, r20
     8de:	8d e0       	ldi	r24, 0x0D	; 13
     8e0:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     8e4:	91 2f       	mov	r25, r17
     8e6:	90 7c       	andi	r25, 0xC0	; 192
     8e8:	8f 70       	andi	r24, 0x0F	; 15
     8ea:	68 2f       	mov	r22, r24
     8ec:	69 2b       	or	r22, r25
     8ee:	9d 2f       	mov	r25, r29
     8f0:	90 73       	andi	r25, 0x30	; 48
     8f2:	69 2b       	or	r22, r25
     8f4:	67 7f       	andi	r22, 0xF7	; 247
     8f6:	c8 70       	andi	r28, 0x08	; 8
     8f8:	6c 2b       	or	r22, r28
     8fa:	ef e5       	ldi	r30, 0x5F	; 95
     8fc:	f0 e2       	ldi	r31, 0x20	; 32
     8fe:	13 83       	std	Z+3, r17	; 0x03
     900:	d4 83       	std	Z+4, r29	; 0x04
     902:	8d e0       	ldi	r24, 0x0D	; 13
     904:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     908:	8e e0       	ldi	r24, 0x0E	; 14
     90a:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     90e:	68 2f       	mov	r22, r24
     910:	68 61       	ori	r22, 0x18	; 24
     912:	8e e0       	ldi	r24, 0x0E	; 14
     914:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     918:	8e e0       	ldi	r24, 0x0E	; 14
     91a:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     91e:	df 91       	pop	r29
     920:	cf 91       	pop	r28
     922:	1f 91       	pop	r17
     924:	08 95       	ret

00000926 <RF_VerifyPLLLock>:
     926:	1f 93       	push	r17
     928:	cf 93       	push	r28
     92a:	df 93       	push	r29
     92c:	8e e0       	ldi	r24, 0x0E	; 14
     92e:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     932:	68 2f       	mov	r22, r24
     934:	62 60       	ori	r22, 0x02	; 2
     936:	8e e0       	ldi	r24, 0x0E	; 14
     938:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     93c:	80 e4       	ldi	r24, 0x40	; 64
     93e:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     942:	c4 ef       	ldi	r28, 0xF4	; 244
     944:	d1 e0       	ldi	r29, 0x01	; 1
     946:	8e e0       	ldi	r24, 0x0E	; 14
     948:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     94c:	18 2f       	mov	r17, r24
     94e:	12 70       	andi	r17, 0x02	; 2
     950:	81 fd       	sbrc	r24, 1
     952:	08 c0       	rjmp	.+16     	; 0x964 <RF_VerifyPLLLock+0x3e>
     954:	83 ef       	ldi	r24, 0xF3	; 243
     956:	91 e0       	ldi	r25, 0x01	; 1
     958:	01 97       	sbiw	r24, 0x01	; 1
     95a:	f1 f7       	brne	.-4      	; 0x958 <RF_VerifyPLLLock+0x32>
     95c:	00 c0       	rjmp	.+0      	; 0x95e <RF_VerifyPLLLock+0x38>
     95e:	00 00       	nop
     960:	21 97       	sbiw	r28, 0x01	; 1
     962:	89 f7       	brne	.-30     	; 0x946 <RF_VerifyPLLLock+0x20>
     964:	80 e2       	ldi	r24, 0x20	; 32
     966:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     96a:	81 e0       	ldi	r24, 0x01	; 1
     96c:	11 11       	cpse	r17, r1
     96e:	01 c0       	rjmp	.+2      	; 0x972 <RF_VerifyPLLLock+0x4c>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	df 91       	pop	r29
     974:	cf 91       	pop	r28
     976:	1f 91       	pop	r17
     978:	08 95       	ret

0000097a <RF_Set_Frequency>:
     97a:	cf 92       	push	r12
     97c:	df 92       	push	r13
     97e:	ef 92       	push	r14
     980:	ff 92       	push	r15
     982:	cf 93       	push	r28
     984:	df 93       	push	r29
     986:	6b 01       	movw	r12, r22
     988:	7c 01       	movw	r14, r24
     98a:	20 e0       	ldi	r18, 0x00	; 0
     98c:	30 e8       	ldi	r19, 0x80	; 128
     98e:	41 e6       	ldi	r20, 0x61	; 97
     990:	54 e4       	ldi	r21, 0x44	; 68
     992:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__gesf2>
     996:	88 23       	and	r24, r24
     998:	54 f0       	brlt	.+20     	; 0x9ae <RF_Set_Frequency+0x34>
     99a:	20 e0       	ldi	r18, 0x00	; 0
     99c:	30 ec       	ldi	r19, 0xC0	; 192
     99e:	44 e6       	ldi	r20, 0x64	; 100
     9a0:	54 e4       	ldi	r21, 0x44	; 68
     9a2:	c7 01       	movw	r24, r14
     9a4:	b6 01       	movw	r22, r12
     9a6:	0e 94 14 11 	call	0x2228	; 0x2228 <__cmpsf2>
     9aa:	88 23       	and	r24, r24
     9ac:	64 f1       	brlt	.+88     	; 0xa06 <RF_Set_Frequency+0x8c>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 ec       	ldi	r19, 0xC0	; 192
     9b2:	44 e6       	ldi	r20, 0x64	; 100
     9b4:	54 e4       	ldi	r21, 0x44	; 68
     9b6:	c7 01       	movw	r24, r14
     9b8:	b6 01       	movw	r22, r12
     9ba:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__gesf2>
     9be:	88 23       	and	r24, r24
     9c0:	54 f0       	brlt	.+20     	; 0x9d6 <RF_Set_Frequency+0x5c>
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	48 e6       	ldi	r20, 0x68	; 104
     9c8:	54 e4       	ldi	r21, 0x44	; 68
     9ca:	c7 01       	movw	r24, r14
     9cc:	b6 01       	movw	r22, r12
     9ce:	0e 94 14 11 	call	0x2228	; 0x2228 <__cmpsf2>
     9d2:	18 16       	cp	r1, r24
     9d4:	d4 f4       	brge	.+52     	; 0xa0a <RF_Set_Frequency+0x90>
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	30 ec       	ldi	r19, 0xC0	; 192
     9da:	47 e5       	ldi	r20, 0x57	; 87
     9dc:	54 e4       	ldi	r21, 0x44	; 68
     9de:	c7 01       	movw	r24, r14
     9e0:	b6 01       	movw	r22, r12
     9e2:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__gesf2>
     9e6:	88 23       	and	r24, r24
     9e8:	0c f4       	brge	.+2      	; 0x9ec <RF_Set_Frequency+0x72>
     9ea:	53 c0       	rjmp	.+166    	; 0xa92 <RF_Set_Frequency+0x118>
     9ec:	20 e0       	ldi	r18, 0x00	; 0
     9ee:	30 e8       	ldi	r19, 0x80	; 128
     9f0:	49 e5       	ldi	r20, 0x59	; 89
     9f2:	54 e4       	ldi	r21, 0x44	; 68
     9f4:	c7 01       	movw	r24, r14
     9f6:	b6 01       	movw	r22, r12
     9f8:	0e 94 14 11 	call	0x2228	; 0x2228 <__cmpsf2>
     9fc:	18 16       	cp	r1, r24
     9fe:	0c f4       	brge	.+2      	; 0xa02 <RF_Set_Frequency+0x88>
     a00:	4a c0       	rjmp	.+148    	; 0xa96 <RF_Set_Frequency+0x11c>
     a02:	d0 e1       	ldi	r29, 0x10	; 16
     a04:	03 c0       	rjmp	.+6      	; 0xa0c <RF_Set_Frequency+0x92>
     a06:	d0 e0       	ldi	r29, 0x00	; 0
     a08:	01 c0       	rjmp	.+2      	; 0xa0c <RF_Set_Frequency+0x92>
     a0a:	d8 e0       	ldi	r29, 0x08	; 8
     a0c:	20 e0       	ldi	r18, 0x00	; 0
     a0e:	30 e0       	ldi	r19, 0x00	; 0
     a10:	4a e7       	ldi	r20, 0x7A	; 122
     a12:	54 e4       	ldi	r21, 0x44	; 68
     a14:	c7 01       	movw	r24, r14
     a16:	b6 01       	movw	r22, r12
     a18:	0e 94 ff 11 	call	0x23fe	; 0x23fe <__mulsf3>
     a1c:	0e 94 19 11 	call	0x2232	; 0x2232 <__fixunssfsi>
     a20:	9b 01       	movw	r18, r22
     a22:	ac 01       	movw	r20, r24
     a24:	a0 ec       	ldi	r26, 0xC0	; 192
     a26:	b3 e0       	ldi	r27, 0x03	; 3
     a28:	0e 94 a3 12 	call	0x2546	; 0x2546 <__muluhisi3>
     a2c:	20 e0       	ldi	r18, 0x00	; 0
     a2e:	32 ec       	ldi	r19, 0xC2	; 194
     a30:	41 e0       	ldi	r20, 0x01	; 1
     a32:	50 e0       	ldi	r21, 0x00	; 0
     a34:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__udivmodsi4>
     a38:	69 01       	movw	r12, r18
     a3a:	7a 01       	movw	r14, r20
     a3c:	ca 01       	movw	r24, r20
     a3e:	b9 01       	movw	r22, r18
     a40:	6b 54       	subi	r22, 0x4B	; 75
     a42:	71 09       	sbc	r23, r1
     a44:	81 09       	sbc	r24, r1
     a46:	91 09       	sbc	r25, r1
     a48:	2c e4       	ldi	r18, 0x4C	; 76
     a4a:	30 e0       	ldi	r19, 0x00	; 0
     a4c:	40 e0       	ldi	r20, 0x00	; 0
     a4e:	50 e0       	ldi	r21, 0x00	; 0
     a50:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__udivmodsi4>
     a54:	c1 e0       	ldi	r28, 0x01	; 1
     a56:	c2 0f       	add	r28, r18
     a58:	9b e4       	ldi	r25, 0x4B	; 75
     a5a:	9c 9f       	mul	r25, r28
     a5c:	90 0d       	add	r25, r0
     a5e:	11 24       	eor	r1, r1
     a60:	c9 1a       	sub	r12, r25
     a62:	80 e0       	ldi	r24, 0x00	; 0
     a64:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     a68:	87 7e       	andi	r24, 0xE7	; 231
     a6a:	6d 2f       	mov	r22, r29
     a6c:	68 2b       	or	r22, r24
     a6e:	80 e0       	ldi	r24, 0x00	; 0
     a70:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     a74:	67 e7       	ldi	r22, 0x77	; 119
     a76:	86 e0       	ldi	r24, 0x06	; 6
     a78:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     a7c:	6c 2f       	mov	r22, r28
     a7e:	87 e0       	ldi	r24, 0x07	; 7
     a80:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     a84:	6c 2d       	mov	r22, r12
     a86:	88 e0       	ldi	r24, 0x08	; 8
     a88:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     a8c:	0e 94 93 04 	call	0x926	; 0x926 <RF_VerifyPLLLock>
     a90:	03 c0       	rjmp	.+6      	; 0xa98 <RF_Set_Frequency+0x11e>
     a92:	80 e0       	ldi	r24, 0x00	; 0
     a94:	01 c0       	rjmp	.+2      	; 0xa98 <RF_Set_Frequency+0x11e>
     a96:	80 e0       	ldi	r24, 0x00	; 0
     a98:	df 91       	pop	r29
     a9a:	cf 91       	pop	r28
     a9c:	ff 90       	pop	r15
     a9e:	ef 90       	pop	r14
     aa0:	df 90       	pop	r13
     aa2:	cf 90       	pop	r12
     aa4:	08 95       	ret

00000aa6 <RF_Init>:
     aa6:	cf 92       	push	r12
     aa8:	df 92       	push	r13
     aaa:	ef 92       	push	r14
     aac:	ff 92       	push	r15
     aae:	0f 93       	push	r16
     ab0:	1f 93       	push	r17
     ab2:	cf 93       	push	r28
     ab4:	df 93       	push	r29
     ab6:	00 d0       	rcall	.+0      	; 0xab8 <RF_Init+0x12>
     ab8:	00 d0       	rcall	.+0      	; 0xaba <RF_Init+0x14>
     aba:	cd b7       	in	r28, 0x3d	; 61
     abc:	de b7       	in	r29, 0x3e	; 62
     abe:	08 2f       	mov	r16, r24
     ac0:	0f 2e       	mov	r0, r31
     ac2:	f0 e8       	ldi	r31, 0x80	; 128
     ac4:	ef 2e       	mov	r14, r31
     ac6:	f6 e0       	ldi	r31, 0x06	; 6
     ac8:	ff 2e       	mov	r15, r31
     aca:	f0 2d       	mov	r31, r0
     acc:	14 e0       	ldi	r17, 0x04	; 4
     ace:	f7 01       	movw	r30, r14
     ad0:	11 83       	std	Z+1, r17	; 0x01
     ad2:	15 83       	std	Z+5, r17	; 0x05
     ad4:	83 ec       	ldi	r24, 0xC3	; 195
     ad6:	99 e0       	ldi	r25, 0x09	; 9
     ad8:	01 97       	sbiw	r24, 0x01	; 1
     ada:	f1 f7       	brne	.-4      	; 0xad8 <RF_Init+0x32>
     adc:	00 c0       	rjmp	.+0      	; 0xade <RF_Init+0x38>
     ade:	00 00       	nop
     ae0:	16 83       	std	Z+6, r17	; 0x06
     ae2:	ff e7       	ldi	r31, 0x7F	; 127
     ae4:	28 e3       	ldi	r18, 0x38	; 56
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	f1 50       	subi	r31, 0x01	; 1
     aea:	20 40       	sbci	r18, 0x00	; 0
     aec:	80 40       	sbci	r24, 0x00	; 0
     aee:	e1 f7       	brne	.-8      	; 0xae8 <RF_Init+0x42>
     af0:	00 c0       	rjmp	.+0      	; 0xaf2 <RF_Init+0x4c>
     af2:	00 00       	nop
     af4:	0e 94 dd 02 	call	0x5ba	; 0x5ba <Update_Timer_Init>
     af8:	0e 94 ee 02 	call	0x5dc	; 0x5dc <SPI_Init>
     afc:	80 e8       	ldi	r24, 0x80	; 128
     afe:	0e 94 b1 03 	call	0x762	; 0x762 <RF_Set_Modulation>
     b02:	80 e1       	ldi	r24, 0x10	; 16
     b04:	0e 94 a3 03 	call	0x746	; 0x746 <RF_Set_Band>
     b08:	80 e2       	ldi	r24, 0x20	; 32
     b0a:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     b0e:	80 ec       	ldi	r24, 0xC0	; 192
     b10:	0e 94 bf 03 	call	0x77e	; 0x77e <RF_Set_FIFOSize>
     b14:	80 2f       	mov	r24, r16
     b16:	0e 94 23 03 	call	0x646	; 0x646 <RF_Set_Address>
     b1a:	0f 2e       	mov	r0, r31
     b1c:	ff e5       	ldi	r31, 0x5F	; 95
     b1e:	cf 2e       	mov	r12, r31
     b20:	f0 e2       	ldi	r31, 0x20	; 32
     b22:	df 2e       	mov	r13, r31
     b24:	f0 2d       	mov	r31, r0
     b26:	f6 01       	movw	r30, r12
     b28:	01 83       	std	Z+1, r16	; 0x01
     b2a:	80 e0       	ldi	r24, 0x00	; 0
     b2c:	0e 94 0f 04 	call	0x81e	; 0x81e <RF_Set_ClockOutput>
     b30:	80 e0       	ldi	r24, 0x00	; 0
     b32:	0e 94 cd 03 	call	0x79a	; 0x79a <RF_Set_Mode>
     b36:	04 e0       	ldi	r16, 0x04	; 4
     b38:	20 e4       	ldi	r18, 0x40	; 64
     b3a:	41 e0       	ldi	r20, 0x01	; 1
     b3c:	61 e0       	ldi	r22, 0x01	; 1
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	0e 94 e5 03 	call	0x7ca	; 0x7ca <RF_Set_PacketConfig>
     b44:	80 e2       	ldi	r24, 0x20	; 32
     b46:	0e 94 4e 04 	call	0x89c	; 0x89c <RF_Set_PayloadLenght>
     b4a:	83 e5       	ldi	r24, 0x53	; 83
     b4c:	89 83       	std	Y+1, r24	; 0x01
     b4e:	89 e5       	ldi	r24, 0x59	; 89
     b50:	8a 83       	std	Y+2, r24	; 0x02
     b52:	8e e4       	ldi	r24, 0x4E	; 78
     b54:	8b 83       	std	Y+3, r24	; 0x03
     b56:	83 e4       	ldi	r24, 0x43	; 67
     b58:	8c 83       	std	Y+4, r24	; 0x04
     b5a:	64 e0       	ldi	r22, 0x04	; 4
     b5c:	ce 01       	movw	r24, r28
     b5e:	01 96       	adiw	r24, 0x01	; 1
     b60:	0e 94 20 04 	call	0x840	; 0x840 <RF_Set_Sync>
     b64:	48 e0       	ldi	r20, 0x08	; 8
     b66:	60 e0       	ldi	r22, 0x00	; 0
     b68:	80 e8       	ldi	r24, 0x80	; 128
     b6a:	0e 94 69 04 	call	0x8d2	; 0x8d2 <RF_Set_IRQSources>
     b6e:	10 93 62 06 	sts	0x0662, r17	; 0x800662 <__TEXT_REGION_LENGTH__+0x700662>
     b72:	92 e0       	ldi	r25, 0x02	; 2
     b74:	f7 01       	movw	r30, r14
     b76:	92 83       	std	Z+2, r25	; 0x02
     b78:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     b7c:	8e 7f       	andi	r24, 0xFE	; 254
     b7e:	82 60       	ori	r24, 0x02	; 2
     b80:	80 93 14 20 	sts	0x2014, r24	; 0x802014 <RF_CurrentConfig>
     b84:	f6 01       	movw	r30, r12
     b86:	15 82       	std	Z+5, r1	; 0x05
     b88:	96 83       	std	Z+6, r25	; 0x06
     b8a:	f7 01       	movw	r30, r14
     b8c:	92 87       	std	Z+10, r25	; 0x0a
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	81 8b       	std	Z+17, r24	; 0x11
     b92:	81 85       	ldd	r24, Z+9	; 0x09
     b94:	83 60       	ori	r24, 0x03	; 3
     b96:	81 87       	std	Z+9, r24	; 0x09
     b98:	60 e8       	ldi	r22, 0x80	; 128
     b9a:	8f e0       	ldi	r24, 0x0F	; 15
     b9c:	0e 94 0c 03 	call	0x618	; 0x618 <RF_Set_Command>
     ba0:	6a e9       	ldi	r22, 0x9A	; 154
     ba2:	79 e1       	ldi	r23, 0x19	; 25
     ba4:	89 e5       	ldi	r24, 0x59	; 89
     ba6:	94 e4       	ldi	r25, 0x44	; 68
     ba8:	0e 94 bd 04 	call	0x97a	; 0x97a <RF_Set_Frequency>
     bac:	0e 94 8d 03 	call	0x71a	; 0x71a <RF_Set_Modem>
     bb0:	24 96       	adiw	r28, 0x04	; 4
     bb2:	cd bf       	out	0x3d, r28	; 61
     bb4:	de bf       	out	0x3e, r29	; 62
     bb6:	df 91       	pop	r29
     bb8:	cf 91       	pop	r28
     bba:	1f 91       	pop	r17
     bbc:	0f 91       	pop	r16
     bbe:	ff 90       	pop	r15
     bc0:	ef 90       	pop	r14
     bc2:	df 90       	pop	r13
     bc4:	cf 90       	pop	r12
     bc6:	08 95       	ret

00000bc8 <RF_Send_Packet>:

uint8_t RF_Send_Packet(RF_Packet_t packet)
{
     bc8:	ef 92       	push	r14
     bca:	ff 92       	push	r15
     bcc:	0f 93       	push	r16
     bce:	1f 93       	push	r17
     bd0:	cf 93       	push	r28
     bd2:	df 93       	push	r29
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
     bd8:	ed a4       	ldd	r14, Y+45	; 0x2d
	RF_Set_State(RF_State_StandBy);
     bda:	80 e2       	ldi	r24, 0x20	; 32
     bdc:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	RF_Set_FIFOAccess(RF_FIFOAccess_Write);
     be0:	80 e0       	ldi	r24, 0x00	; 0
     be2:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <RF_Set_FIFOAccess>
	//uint8_t len = sizeof(packet.Data);
	//if(len != packet.Length)return 1;
	RF_Send_DataHW(packet.Length + 4);//Payloadlength + 4 bytes head
     be6:	84 e0       	ldi	r24, 0x04	; 4
     be8:	8e 0d       	add	r24, r14
     bea:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(packet.Receiver);//Receiver address!
     bee:	8a 85       	ldd	r24, Y+10	; 0x0a
     bf0:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(RF_CurrentStatus.LocalDeviceAdd);//Transmitter address!
     bf4:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <RF_CurrentStatus+0x1>
     bf8:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(packet.ID);
     bfc:	8b 85       	ldd	r24, Y+11	; 0x0b
     bfe:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(packet.Flags);//Flags
     c02:	8c 85       	ldd	r24, Y+12	; 0x0c
     c04:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>

	for (uint8_t i=0; i<packet.Length; i++)
     c08:	ee 20       	and	r14, r14
     c0a:	b1 f0       	breq	.+44     	; 0xc38 <RF_Send_Packet+0x70>
     c0c:	8e 01       	movw	r16, r28
     c0e:	03 5f       	subi	r16, 0xF3	; 243
     c10:	1f 4f       	sbci	r17, 0xFF	; 255
     c12:	ea 94       	dec	r14
     c14:	f1 2c       	mov	r15, r1
     c16:	85 e0       	ldi	r24, 0x05	; 5
     c18:	e8 0e       	add	r14, r24
     c1a:	f1 1c       	adc	r15, r1
     c1c:	e9 e0       	ldi	r30, 0x09	; 9
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	ec 0f       	add	r30, r28
     c22:	fd 1f       	adc	r31, r29
     c24:	ee 0e       	add	r14, r30
     c26:	ff 1e       	adc	r15, r31
	{
		RF_Send_DataHW(packet.Data[i]);
     c28:	f8 01       	movw	r30, r16
     c2a:	81 91       	ld	r24, Z+
     c2c:	8f 01       	movw	r16, r30
     c2e:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(packet.Receiver);//Receiver address!
	RF_Send_DataHW(RF_CurrentStatus.LocalDeviceAdd);//Transmitter address!
	RF_Send_DataHW(packet.ID);
	RF_Send_DataHW(packet.Flags);//Flags

	for (uint8_t i=0; i<packet.Length; i++)
     c32:	0e 15       	cp	r16, r14
     c34:	1f 05       	cpc	r17, r15
     c36:	c1 f7       	brne	.-16     	; 0xc28 <RF_Send_Packet+0x60>
	{
		RF_Send_DataHW(packet.Data[i]);
	}
	RF_Set_State(RF_State_Transmit);
     c38:	80 e8       	ldi	r24, 0x80	; 128
     c3a:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	return 0;
}
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	df 91       	pop	r29
     c42:	cf 91       	pop	r28
     c44:	1f 91       	pop	r17
     c46:	0f 91       	pop	r16
     c48:	ff 90       	pop	r15
     c4a:	ef 90       	pop	r14
     c4c:	08 95       	ret

00000c4e <RF_Send_Acknowledgment>:

uint8_t RF_Send_Acknowledgment(void)
{
     c4e:	cf 93       	push	r28
     c50:	df 93       	push	r29
	RF_Set_State(RF_State_StandBy);
     c52:	80 e2       	ldi	r24, 0x20	; 32
     c54:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	//_delay_ms(10);
	//RF_Set_FIFOAccess(RF_FIFOAccess_Read);
	//for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)RF_Get_DataHW();//Drain FIFO
	RF_Set_FIFOAccess(RF_FIFOAccess_Write);
     c58:	80 e0       	ldi	r24, 0x00	; 0
     c5a:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <RF_Set_FIFOAccess>
	RF_Send_DataHW(4);//4 bytes head
     c5e:	84 e0       	ldi	r24, 0x04	; 4
     c60:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(RF_LastReceivedPacket.Sender);//Receiver address!
     c64:	c5 e1       	ldi	r28, 0x15	; 21
     c66:	d0 e2       	ldi	r29, 0x20	; 32
     c68:	88 81       	ld	r24, Y
     c6a:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(RF_CurrentStatus.LocalDeviceAdd);//Transmitter address!
     c6e:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <RF_CurrentStatus+0x1>
     c72:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(RF_LastReceivedPacket.ID);
     c76:	8a 81       	ldd	r24, Y+2	; 0x02
     c78:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	RF_Send_DataHW(RF_Packet_Flags_Ack);//Flags
     c7c:	81 e0       	ldi	r24, 0x01	; 1
     c7e:	0e 94 bb 02 	call	0x576	; 0x576 <RF_Send_DataHW>
	
 	RF_Set_State(RF_State_Transmit);
     c82:	80 e8       	ldi	r24, 0x80	; 128
     c84:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	return 0;
}
     c88:	80 e0       	ldi	r24, 0x00	; 0
     c8a:	df 91       	pop	r29
     c8c:	cf 91       	pop	r28
     c8e:	08 95       	ret

00000c90 <RF_CreatePacket>:

RF_Packet_t RF_CreatePacket(uint8_t* data,uint8_t length,uint8_t receiver,uint8_t flags)
{
     c90:	0f 93       	push	r16
     c92:	cf 93       	push	r28
     c94:	df 93       	push	r29
     c96:	ec 01       	movw	r28, r24
	RF_CurrentPacket.Length = length;
     c98:	ea e3       	ldi	r30, 0x3A	; 58
     c9a:	f0 e2       	ldi	r31, 0x20	; 32
     c9c:	44 a3       	std	Z+36, r20	; 0x24
	RF_CurrentPacket.Receiver = receiver;
     c9e:	21 83       	std	Z+1, r18	; 0x01
	RF_CurrentPacket.Flags = flags;
     ca0:	03 83       	std	Z+3, r16	; 0x03
	RF_CurrentPacket.ID = RF_CurrentStatus.LastPacketID;
     ca2:	af e5       	ldi	r26, 0x5F	; 95
     ca4:	b0 e2       	ldi	r27, 0x20	; 32
     ca6:	12 96       	adiw	r26, 0x02	; 2
     ca8:	8c 91       	ld	r24, X
     caa:	12 97       	sbiw	r26, 0x02	; 2
     cac:	82 83       	std	Z+2, r24	; 0x02
	RF_CurrentStatus.LastPacketID++;
     cae:	8f 5f       	subi	r24, 0xFF	; 255
     cb0:	12 96       	adiw	r26, 0x02	; 2
     cb2:	8c 93       	st	X, r24
	for (uint8_t i=0; i<length; i++)
     cb4:	44 23       	and	r20, r20
     cb6:	71 f0       	breq	.+28     	; 0xcd4 <RF_CreatePacket+0x44>
     cb8:	a6 2f       	mov	r26, r22
     cba:	b7 2f       	mov	r27, r23
     cbc:	ee e3       	ldi	r30, 0x3E	; 62
     cbe:	f0 e2       	ldi	r31, 0x20	; 32
     cc0:	41 50       	subi	r20, 0x01	; 1
     cc2:	24 2f       	mov	r18, r20
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	21 5c       	subi	r18, 0xC1	; 193
     cc8:	3f 4d       	sbci	r19, 0xDF	; 223
	{
		RF_CurrentPacket.Data[i] = data[i];//Copy array
     cca:	9d 91       	ld	r25, X+
     ccc:	91 93       	st	Z+, r25
	RF_CurrentPacket.Length = length;
	RF_CurrentPacket.Receiver = receiver;
	RF_CurrentPacket.Flags = flags;
	RF_CurrentPacket.ID = RF_CurrentStatus.LastPacketID;
	RF_CurrentStatus.LastPacketID++;
	for (uint8_t i=0; i<length; i++)
     cce:	e2 17       	cp	r30, r18
     cd0:	f3 07       	cpc	r31, r19
     cd2:	d9 f7       	brne	.-10     	; 0xcca <RF_CreatePacket+0x3a>
	{
		RF_CurrentPacket.Data[i] = data[i];//Copy array
	}
	return RF_CurrentPacket;
     cd4:	85 e2       	ldi	r24, 0x25	; 37
     cd6:	ea e3       	ldi	r30, 0x3A	; 58
     cd8:	f0 e2       	ldi	r31, 0x20	; 32
     cda:	de 01       	movw	r26, r28
     cdc:	01 90       	ld	r0, Z+
     cde:	0d 92       	st	X+, r0
     ce0:	8a 95       	dec	r24
     ce2:	e1 f7       	brne	.-8      	; 0xcdc <RF_CreatePacket+0x4c>
}
     ce4:	ce 01       	movw	r24, r28
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	0f 91       	pop	r16
     cec:	08 95       	ret

00000cee <RF_HandleInterrupt>:
	_delay_us(2); //needed??
	return data;
}

void RF_HandleInterrupt(void)
{
     cee:	0f 93       	push	r16
     cf0:	1f 93       	push	r17
     cf2:	cf 93       	push	r28
     cf4:	df 93       	push	r29
	if(RF_CurrentStatus.State == RF_State_Receive)
     cf6:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <RF_CurrentStatus>
     cfa:	80 36       	cpi	r24, 0x60	; 96
     cfc:	09 f0       	breq	.+2      	; 0xd00 <RF_HandleInterrupt+0x12>
     cfe:	63 c0       	rjmp	.+198    	; 0xdc6 <RF_HandleInterrupt+0xd8>
	{
		//if(RF_CurrentStatus.IRQ1 == RF_RXIRQ1_Packet_CRCOK){
		RF_Set_FIFOAccess(RF_FIFOAccess_Read);
     d00:	80 e4       	ldi	r24, 0x40	; 64
     d02:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <RF_Set_FIFOAccess>
		//CRC OK -> Packet ready to read
		uint8_t leng = RF_Get_DataHW();//First byte is Packet length
     d06:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d0a:	c8 2f       	mov	r28, r24
		if(leng > RF_Max_PacketPayload)
     d0c:	81 32       	cpi	r24, 0x21	; 33
     d0e:	18 f4       	brcc	.+6      	; 0xd16 <RF_HandleInterrupt+0x28>
     d10:	08 c0       	rjmp	.+16     	; 0xd22 <RF_HandleInterrupt+0x34>
		{
			//packet is wrong!
			for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)RF_Get_DataHW();
     d12:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d16:	8d e0       	ldi	r24, 0x0D	; 13
     d18:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     d1c:	81 fd       	sbrc	r24, 1
     d1e:	f9 cf       	rjmp	.-14     	; 0xd12 <RF_HandleInterrupt+0x24>
     d20:	76 c0       	rjmp	.+236    	; 0xe0e <RF_HandleInterrupt+0x120>
			return;//Length is to big!
		}
		uint8_t receiver = RF_Get_DataHW();
     d22:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d26:	d8 2f       	mov	r29, r24
		uint8_t sender = RF_Get_DataHW();
     d28:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
		if(RF_CurrentConfig.RejectWrongAddress && (receiver != RF_CurrentStatus.LocalDeviceAdd || receiver != 0x00))
     d2c:	90 91 14 20 	lds	r25, 0x2014	; 0x802014 <RF_CurrentConfig>
     d30:	90 ff       	sbrs	r25, 0
     d32:	0f c0       	rjmp	.+30     	; 0xd52 <RF_HandleInterrupt+0x64>
     d34:	90 91 60 20 	lds	r25, 0x2060	; 0x802060 <RF_CurrentStatus+0x1>
     d38:	d9 13       	cpse	r29, r25
     d3a:	05 c0       	rjmp	.+10     	; 0xd46 <RF_HandleInterrupt+0x58>
     d3c:	d1 11       	cpse	r29, r1
     d3e:	03 c0       	rjmp	.+6      	; 0xd46 <RF_HandleInterrupt+0x58>
     d40:	08 c0       	rjmp	.+16     	; 0xd52 <RF_HandleInterrupt+0x64>
		{
			for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)RF_Get_DataHW();
     d42:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d46:	8d e0       	ldi	r24, 0x0D	; 13
     d48:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     d4c:	81 fd       	sbrc	r24, 1
     d4e:	f9 cf       	rjmp	.-14     	; 0xd42 <RF_HandleInterrupt+0x54>
     d50:	5e c0       	rjmp	.+188    	; 0xe0e <RF_HandleInterrupt+0x120>
			return; //Address rejection enabled and neither the address is matching the local address nor is this a Broadcast!
		}
		RF_LastReceivedPacket.Length = leng;
     d52:	05 e1       	ldi	r16, 0x15	; 21
     d54:	10 e2       	ldi	r17, 0x20	; 32
     d56:	f8 01       	movw	r30, r16
     d58:	c4 a3       	std	Z+36, r28	; 0x24
		RF_LastReceivedPacket.Sender = sender;
     d5a:	80 83       	st	Z, r24
		RF_LastReceivedPacket.Receiver = receiver;
     d5c:	d1 83       	std	Z+1, r29	; 0x01
		RF_LastReceivedPacket.ID = RF_Get_DataHW();
     d5e:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d62:	f8 01       	movw	r30, r16
     d64:	82 83       	std	Z+2, r24	; 0x02
		RF_LastReceivedPacket.Flags = RF_Get_DataHW();
     d66:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d6a:	f8 01       	movw	r30, r16
     d6c:	83 83       	std	Z+3, r24	; 0x03
		for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)
     d6e:	c0 e0       	ldi	r28, 0x00	; 0
     d70:	08 c0       	rjmp	.+16     	; 0xd82 <RF_HandleInterrupt+0x94>
		{
			RF_LastReceivedPacket.Data[i] = RF_Get_DataHW();
     d72:	0e 94 cb 02 	call	0x596	; 0x596 <RF_Get_DataHW>
     d76:	ec 2f       	mov	r30, r28
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	eb 5e       	subi	r30, 0xEB	; 235
     d7c:	ff 4d       	sbci	r31, 0xDF	; 223
     d7e:	84 83       	std	Z+4, r24	; 0x04
		RF_LastReceivedPacket.Length = leng;
		RF_LastReceivedPacket.Sender = sender;
		RF_LastReceivedPacket.Receiver = receiver;
		RF_LastReceivedPacket.ID = RF_Get_DataHW();
		RF_LastReceivedPacket.Flags = RF_Get_DataHW();
		for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)
     d80:	cf 5f       	subi	r28, 0xFF	; 255
     d82:	8d e0       	ldi	r24, 0x0D	; 13
     d84:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
     d88:	81 fd       	sbrc	r24, 1
     d8a:	f3 cf       	rjmp	.-26     	; 0xd72 <RF_HandleInterrupt+0x84>
		{
			RF_LastReceivedPacket.Data[i] = RF_Get_DataHW();
		}
		//RF_Set_FIFOAccess(RF_FIFOAccess_Read);
		//for (uint8_t i=0; RF_Get_Command(RF_REG_FTXRXI) & RF_FLAG_FIFOEMPTY; i++)RF_Get_DataHW();//Drain Buffer
		RF_CurrentStatus.NewPacket=1;
     d8c:	81 e0       	ldi	r24, 0x01	; 1
     d8e:	80 93 64 20 	sts	0x2064, r24	; 0x802064 <RF_CurrentStatus+0x5>
		if(RF_CurrentConfig.UseAcknowledgments && receiver!=0x00 && !(RF_LastReceivedPacket.Flags & RF_Packet_Flags_Ack))
     d92:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     d96:	81 ff       	sbrs	r24, 1
     d98:	0b c0       	rjmp	.+22     	; 0xdb0 <RF_HandleInterrupt+0xc2>
     d9a:	dd 23       	and	r29, r29
     d9c:	49 f0       	breq	.+18     	; 0xdb0 <RF_HandleInterrupt+0xc2>
     d9e:	80 91 18 20 	lds	r24, 0x2018	; 0x802018 <RF_LastReceivedPacket+0x3>
     da2:	80 fd       	sbrc	r24, 0
     da4:	09 c0       	rjmp	.+18     	; 0xdb8 <RF_HandleInterrupt+0xca>
		{
			//Only send an ACK if its not a Broadcast 
			//Only send an ACK if the ack flag not set
			//_delay_ms(1);//Wait that the sender is ready
			RF_Send_Acknowledgment();
     da6:	0e 94 27 06 	call	0xc4e	; 0xc4e <RF_Send_Acknowledgment>
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Transmitted;
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	80 93 65 20 	sts	0x2065, r24	; 0x802065 <RF_CurrentStatus+0x6>
		}
		if(RF_LastReceivedPacket.Flags & RF_Packet_Flags_Ack)
     db0:	80 91 18 20 	lds	r24, 0x2018	; 0x802018 <RF_LastReceivedPacket+0x3>
     db4:	80 ff       	sbrs	r24, 0
     db6:	2b c0       	rjmp	.+86     	; 0xe0e <RF_HandleInterrupt+0x120>
		{
			//Packet is ok ACK was received
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Idle;
     db8:	82 e0       	ldi	r24, 0x02	; 2
     dba:	80 93 65 20 	sts	0x2065, r24	; 0x802065 <RF_CurrentStatus+0x6>
			RF_Set_State(RF_State_StandBy);
     dbe:	80 e2       	ldi	r24, 0x20	; 32
     dc0:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     dc4:	24 c0       	rjmp	.+72     	; 0xe0e <RF_HandleInterrupt+0x120>
			//_delay_ms(2);
		}
	}
	else if(RF_CurrentStatus.State == RF_State_Transmit)
     dc6:	80 38       	cpi	r24, 0x80	; 128
     dc8:	11 f5       	brne	.+68     	; 0xe0e <RF_HandleInterrupt+0x120>
	{
		//Transmit completed
		if(RF_CurrentConfig.UseAcknowledgments && RF_CurrentStatus.Acknowledgment == RF_Acknowledgments_State_Idle)
     dca:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     dce:	81 ff       	sbrs	r24, 1
     dd0:	0d c0       	rjmp	.+26     	; 0xdec <RF_HandleInterrupt+0xfe>
     dd2:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <RF_CurrentStatus+0x6>
     dd6:	82 30       	cpi	r24, 0x02	; 2
     dd8:	49 f4       	brne	.+18     	; 0xdec <RF_HandleInterrupt+0xfe>
		{
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Pending;
     dda:	ef e5       	ldi	r30, 0x5F	; 95
     ddc:	f0 e2       	ldi	r31, 0x20	; 32
     dde:	16 82       	std	Z+6, r1	; 0x06
			RF_CurrentStatus.AckTimeout = 0;
     de0:	17 82       	std	Z+7, r1	; 0x07
			RF_CurrentStatus.AckRetransmit = 0;
     de2:	10 86       	std	Z+8, r1	; 0x08
			RF_Set_State(RF_State_Receive);
     de4:	80 e6       	ldi	r24, 0x60	; 96
     de6:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     dea:	03 c0       	rjmp	.+6      	; 0xdf2 <RF_HandleInterrupt+0x104>
		}
		else RF_Set_State(RF_State_StandBy);
     dec:	80 e2       	ldi	r24, 0x20	; 32
     dee:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
		
		if(RF_CurrentConfig.UseAcknowledgments && RF_CurrentStatus.Acknowledgment == RF_Acknowledgments_State_Transmitted)
     df2:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     df6:	81 ff       	sbrs	r24, 1
     df8:	0a c0       	rjmp	.+20     	; 0xe0e <RF_HandleInterrupt+0x120>
     dfa:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <RF_CurrentStatus+0x6>
     dfe:	81 30       	cpi	r24, 0x01	; 1
     e00:	31 f4       	brne	.+12     	; 0xe0e <RF_HandleInterrupt+0x120>
		{
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Idle;
     e02:	82 e0       	ldi	r24, 0x02	; 2
     e04:	80 93 65 20 	sts	0x2065, r24	; 0x802065 <RF_CurrentStatus+0x6>
			RF_Set_State(RF_State_StandBy);
     e08:	80 e2       	ldi	r24, 0x20	; 32
     e0a:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
		}
	}
}
     e0e:	df 91       	pop	r29
     e10:	cf 91       	pop	r28
     e12:	1f 91       	pop	r17
     e14:	0f 91       	pop	r16
     e16:	08 95       	ret

00000e18 <RF_Update>:

void RF_Update(void)
{
	//Tick every 10ms
	if(RF_CurrentConfig.UseAcknowledgments && RF_CurrentStatus.Acknowledgment == RF_Acknowledgments_State_Pending)
     e18:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     e1c:	81 ff       	sbrs	r24, 1
     e1e:	4c c0       	rjmp	.+152    	; 0xeb8 <RF_Update+0xa0>
     e20:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <RF_CurrentStatus+0x6>
     e24:	81 11       	cpse	r24, r1
     e26:	34 c0       	rjmp	.+104    	; 0xe90 <RF_Update+0x78>
	{
		if(RF_CurrentStatus.AckTimeout++ > 100)
     e28:	80 91 66 20 	lds	r24, 0x2066	; 0x802066 <RF_CurrentStatus+0x7>
     e2c:	85 36       	cpi	r24, 0x65	; 101
     e2e:	20 f4       	brcc	.+8      	; 0xe38 <RF_Update+0x20>
     e30:	8f 5f       	subi	r24, 0xFF	; 255
     e32:	80 93 66 20 	sts	0x2066, r24	; 0x802066 <RF_CurrentStatus+0x7>
     e36:	40 c0       	rjmp	.+128    	; 0xeb8 <RF_Update+0xa0>
		{
			RF_CurrentStatus.AckTimeout = 0;
     e38:	ef e5       	ldi	r30, 0x5F	; 95
     e3a:	f0 e2       	ldi	r31, 0x20	; 32
     e3c:	17 82       	std	Z+7, r1	; 0x07
			if(RF_CurrentStatus.AckRetransmit < 3)
     e3e:	80 85       	ldd	r24, Z+8	; 0x08
     e40:	83 30       	cpi	r24, 0x03	; 3
     e42:	00 f5       	brcc	.+64     	; 0xe84 <RF_Update+0x6c>
			{
				//Retransmit 3 times
				RF_CurrentStatus.AckRetransmit++;
     e44:	8f 5f       	subi	r24, 0xFF	; 255
     e46:	80 93 67 20 	sts	0x2067, r24	; 0x802067 <RF_CurrentStatus+0x8>
				RF_Send_Packet(RF_CurrentPacket);
     e4a:	2d b7       	in	r18, 0x3d	; 61
     e4c:	3e b7       	in	r19, 0x3e	; 62
     e4e:	25 52       	subi	r18, 0x25	; 37
     e50:	31 09       	sbc	r19, r1
     e52:	2d bf       	out	0x3d, r18	; 61
     e54:	3e bf       	out	0x3e, r19	; 62
     e56:	ad b7       	in	r26, 0x3d	; 61
     e58:	be b7       	in	r27, 0x3e	; 62
     e5a:	11 96       	adiw	r26, 0x01	; 1
     e5c:	85 e2       	ldi	r24, 0x25	; 37
     e5e:	ea e3       	ldi	r30, 0x3A	; 58
     e60:	f0 e2       	ldi	r31, 0x20	; 32
     e62:	01 90       	ld	r0, Z+
     e64:	0d 92       	st	X+, r0
     e66:	8a 95       	dec	r24
     e68:	e1 f7       	brne	.-8      	; 0xe62 <RF_Update+0x4a>
     e6a:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <RF_Send_Packet>
				 RF_CurrentStatus.AckRetransmit=0;
			}
		}
	}
	
	if(RF_CurrentConfig.UseAcknowledgments && RF_CurrentStatus.Acknowledgment == RF_Acknowledgments_State_Transmitted)
     e6e:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <RF_CurrentConfig>
     e72:	2d b7       	in	r18, 0x3d	; 61
     e74:	3e b7       	in	r19, 0x3e	; 62
     e76:	2b 5d       	subi	r18, 0xDB	; 219
     e78:	3f 4f       	sbci	r19, 0xFF	; 255
     e7a:	2d bf       	out	0x3d, r18	; 61
     e7c:	3e bf       	out	0x3e, r19	; 62
     e7e:	81 fd       	sbrc	r24, 1
     e80:	07 c0       	rjmp	.+14     	; 0xe90 <RF_Update+0x78>
     e82:	1a c0       	rjmp	.+52     	; 0xeb8 <RF_Update+0xa0>
				RF_Send_Packet(RF_CurrentPacket);
			}
			else
			{
				//Packet is lost no retransmition!
				 RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Idle;
     e84:	ef e5       	ldi	r30, 0x5F	; 95
     e86:	f0 e2       	ldi	r31, 0x20	; 32
     e88:	82 e0       	ldi	r24, 0x02	; 2
     e8a:	86 83       	std	Z+6, r24	; 0x06
				 RF_CurrentStatus.AckRetransmit=0;
     e8c:	10 86       	std	Z+8, r1	; 0x08
     e8e:	14 c0       	rjmp	.+40     	; 0xeb8 <RF_Update+0xa0>
			}
		}
	}
	
	if(RF_CurrentConfig.UseAcknowledgments && RF_CurrentStatus.Acknowledgment == RF_Acknowledgments_State_Transmitted)
     e90:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <RF_CurrentStatus+0x6>
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	81 f4       	brne	.+32     	; 0xeb8 <RF_Update+0xa0>
	{
		if(RF_CurrentStatus.AckTimeout++ > 100)
     e98:	80 91 66 20 	lds	r24, 0x2066	; 0x802066 <RF_CurrentStatus+0x7>
     e9c:	85 36       	cpi	r24, 0x65	; 101
     e9e:	20 f4       	brcc	.+8      	; 0xea8 <RF_Update+0x90>
     ea0:	8f 5f       	subi	r24, 0xFF	; 255
     ea2:	80 93 66 20 	sts	0x2066, r24	; 0x802066 <RF_CurrentStatus+0x7>
     ea6:	08 c0       	rjmp	.+16     	; 0xeb8 <RF_Update+0xa0>
		{
			RF_CurrentStatus.AckTimeout = 0;
     ea8:	ef e5       	ldi	r30, 0x5F	; 95
     eaa:	f0 e2       	ldi	r31, 0x20	; 32
     eac:	17 82       	std	Z+7, r1	; 0x07
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Idle;
     eae:	82 e0       	ldi	r24, 0x02	; 2
     eb0:	86 83       	std	Z+6, r24	; 0x06
			RF_Set_State(RF_State_StandBy);
     eb2:	80 e2       	ldi	r24, 0x20	; 32
     eb4:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
		}
	}
	
	if(RF_IRQ1_PORT.IN & (1<<RF_IRQ1_PIN))
     eb8:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x700688>
     ebc:	81 ff       	sbrs	r24, 1
     ebe:	1a c0       	rjmp	.+52     	; 0xef4 <RF_Update+0xdc>
	{
		if(RF_CurrentStatus.IsStuck++>10)
     ec0:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <RF_CurrentStatus+0x9>
     ec4:	8b 30       	cpi	r24, 0x0B	; 11
     ec6:	20 f4       	brcc	.+8      	; 0xed0 <RF_Update+0xb8>
     ec8:	8f 5f       	subi	r24, 0xFF	; 255
     eca:	80 93 68 20 	sts	0x2068, r24	; 0x802068 <RF_CurrentStatus+0x9>
     ece:	08 95       	ret
		{
			RF_CurrentStatus.IsStuck=0;
     ed0:	ef e5       	ldi	r30, 0x5F	; 95
     ed2:	f0 e2       	ldi	r31, 0x20	; 32
     ed4:	11 86       	std	Z+9, r1	; 0x09
			RF_CurrentStatus.AckTimeout = 0;
     ed6:	17 82       	std	Z+7, r1	; 0x07
			RF_CurrentStatus.Acknowledgment = RF_Acknowledgments_State_Idle;
     ed8:	82 e0       	ldi	r24, 0x02	; 2
     eda:	86 83       	std	Z+6, r24	; 0x06
			RF_Set_State(RF_State_StandBy);
     edc:	80 e2       	ldi	r24, 0x20	; 32
     ede:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ee2:	87 e8       	ldi	r24, 0x87	; 135
     ee4:	93 e1       	ldi	r25, 0x13	; 19
     ee6:	01 97       	sbiw	r24, 0x01	; 1
     ee8:	f1 f7       	brne	.-4      	; 0xee6 <RF_Update+0xce>
     eea:	00 c0       	rjmp	.+0      	; 0xeec <RF_Update+0xd4>
     eec:	00 00       	nop
			_delay_ms(10);
			RF_Set_State(RF_State_Receive);
     eee:	80 e6       	ldi	r24, 0x60	; 96
     ef0:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
     ef4:	08 95       	ret

00000ef6 <BH1750_read>:
#define LUX_ADDR 0b00100011

static bool power_up(void);

bool BH1750_read(uint8_t* lux)
{
     ef6:	0f 93       	push	r16
     ef8:	1f 93       	push	r17
     efa:	cf 93       	push	r28
     efc:	df 93       	push	r29
     efe:	00 d0       	rcall	.+0      	; 0xf00 <BH1750_read+0xa>
     f00:	cd b7       	in	r28, 0x3d	; 61
     f02:	de b7       	in	r29, 0x3e	; 62
     f04:	8c 01       	movw	r16, r24
		return state;														//Daten zurckgeben
}

static bool power_up(void)
{
	return i2c_send_oppcode(LUX_ADDR, 0x01);
     f06:	61 e0       	ldi	r22, 0x01	; 1
     f08:	83 e2       	ldi	r24, 0x23	; 35
     f0a:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <i2c_send_oppcode>

bool BH1750_read(uint8_t* lux)
{
		uint8_t data[2];
		bool state = false;
		if(power_up())
     f0e:	88 23       	and	r24, r24
     f10:	f1 f0       	breq	.+60     	; 0xf4e <BH1750_read+0x58>
		{
			state = i2c_send_oppcode(LUX_ADDR, 0x23); //Star Conversion
     f12:	63 e2       	ldi	r22, 0x23	; 35
     f14:	83 e2       	ldi	r24, 0x23	; 35
     f16:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <i2c_send_oppcode>
     f1a:	28 2f       	mov	r18, r24
			if(state)
     f1c:	88 23       	and	r24, r24
     f1e:	c1 f0       	breq	.+48     	; 0xf50 <BH1750_read+0x5a>
     f20:	8f ed       	ldi	r24, 0xDF	; 223
     f22:	9e e2       	ldi	r25, 0x2E	; 46
     f24:	01 97       	sbiw	r24, 0x01	; 1
     f26:	f1 f7       	brne	.-4      	; 0xf24 <BH1750_read+0x2e>
     f28:	00 c0       	rjmp	.+0      	; 0xf2a <BH1750_read+0x34>
     f2a:	00 00       	nop
			{
				_delay_ms(24);
				state = i2c_read(LUX_ADDR, 0x47, data, 2); //Read Data
     f2c:	22 e0       	ldi	r18, 0x02	; 2
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	ae 01       	movw	r20, r28
     f32:	4f 5f       	subi	r20, 0xFF	; 255
     f34:	5f 4f       	sbci	r21, 0xFF	; 255
     f36:	67 e4       	ldi	r22, 0x47	; 71
     f38:	83 e2       	ldi	r24, 0x23	; 35
     f3a:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <i2c_read>
     f3e:	21 e0       	ldi	r18, 0x01	; 1
     f40:	89 2b       	or	r24, r25
     f42:	09 f4       	brne	.+2      	; 0xf46 <BH1750_read+0x50>
     f44:	20 e0       	ldi	r18, 0x00	; 0
				//*lux = (data[0] << 8) + data[1];
				*lux = data[0];
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	f8 01       	movw	r30, r16
     f4a:	80 83       	st	Z, r24
     f4c:	01 c0       	rjmp	.+2      	; 0xf50 <BH1750_read+0x5a>
static bool power_up(void);

bool BH1750_read(uint8_t* lux)
{
		uint8_t data[2];
		bool state = false;
     f4e:	20 e0       	ldi	r18, 0x00	; 0
				//*lux = (data[0] << 8) + data[1];
				*lux = data[0];
			}
		}
		return state;														//Daten zurckgeben
}
     f50:	82 2f       	mov	r24, r18
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	df 91       	pop	r29
     f58:	cf 91       	pop	r28
     f5a:	1f 91       	pop	r17
     f5c:	0f 91       	pop	r16
     f5e:	08 95       	ret

00000f60 <is_busy>:
		calibrationData.MD = (int16_t)((buffer[20] << 8) + buffer[21]);
	}
}

static bool is_busy(void)
{
     f60:	cf 93       	push	r28
     f62:	df 93       	push	r29
     f64:	1f 92       	push	r1
     f66:	cd b7       	in	r28, 0x3d	; 61
     f68:	de b7       	in	r29, 0x3e	; 62
	uint8_t data;
	bool status = false;
	if(i2c_read_byte(DRUCK_ADDR, 0xF4, &data)) //Check "Start of conversion"-Bit
     f6a:	ae 01       	movw	r20, r28
     f6c:	4f 5f       	subi	r20, 0xFF	; 255
     f6e:	5f 4f       	sbci	r21, 0xFF	; 255
     f70:	64 ef       	ldi	r22, 0xF4	; 244
     f72:	87 e7       	ldi	r24, 0x77	; 119
     f74:	0e 94 b6 0e 	call	0x1d6c	; 0x1d6c <i2c_read_byte>
     f78:	88 23       	and	r24, r24
     f7a:	29 f0       	breq	.+10     	; 0xf86 <is_busy+0x26>
	{
		if(data & 0x20) 
     f7c:	89 81       	ldd	r24, Y+1	; 0x01
     f7e:	85 fb       	bst	r24, 5
     f80:	88 27       	eor	r24, r24
     f82:	80 f9       	bld	r24, 0
     f84:	01 c0       	rjmp	.+2      	; 0xf88 <is_busy+0x28>
}

static bool is_busy(void)
{
	uint8_t data;
	bool status = false;
     f86:	80 e0       	ldi	r24, 0x00	; 0
		{
			status = true;
		}
	}
	return status;
}
     f88:	0f 90       	pop	r0
     f8a:	df 91       	pop	r29
     f8c:	cf 91       	pop	r28
     f8e:	08 95       	ret

00000f90 <BMP_init>:
	} calibrationData_t;

calibrationData_t calibrationData;

void BMP_init(void)
{
     f90:	cf 93       	push	r28
     f92:	df 93       	push	r29
     f94:	cd b7       	in	r28, 0x3d	; 61
     f96:	de b7       	in	r29, 0x3e	; 62
     f98:	66 97       	sbiw	r28, 0x16	; 22
     f9a:	cd bf       	out	0x3d, r28	; 61
     f9c:	de bf       	out	0x3e, r29	; 62
	uint8_t buffer[22];
	bool state = false;

	state = i2c_read(DRUCK_ADDR, 0xAA, buffer, 22);
     f9e:	26 e1       	ldi	r18, 0x16	; 22
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	ae 01       	movw	r20, r28
     fa4:	4f 5f       	subi	r20, 0xFF	; 255
     fa6:	5f 4f       	sbci	r21, 0xFF	; 255
     fa8:	6a ea       	ldi	r22, 0xAA	; 170
     faa:	87 e7       	ldi	r24, 0x77	; 119
     fac:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <i2c_read>
	if(state) 
     fb0:	89 2b       	or	r24, r25
     fb2:	09 f4       	brne	.+2      	; 0xfb6 <BMP_init+0x26>
     fb4:	65 c0       	rjmp	.+202    	; 0x1080 <BMP_init+0xf0>
	{
		calibrationData.AC1 = (int16_t)((buffer[0] << 8) + buffer[1]);
     fb6:	e9 e6       	ldi	r30, 0x69	; 105
     fb8:	f0 e2       	ldi	r31, 0x20	; 32
     fba:	89 81       	ldd	r24, Y+1	; 0x01
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	98 2f       	mov	r25, r24
     fc0:	88 27       	eor	r24, r24
     fc2:	2a 81       	ldd	r18, Y+2	; 0x02
     fc4:	82 0f       	add	r24, r18
     fc6:	91 1d       	adc	r25, r1
     fc8:	80 83       	st	Z, r24
     fca:	91 83       	std	Z+1, r25	; 0x01
		calibrationData.AC2 = (int16_t)((buffer[2] << 8) + buffer[3]);
     fcc:	8b 81       	ldd	r24, Y+3	; 0x03
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	98 2f       	mov	r25, r24
     fd2:	88 27       	eor	r24, r24
     fd4:	2c 81       	ldd	r18, Y+4	; 0x04
     fd6:	82 0f       	add	r24, r18
     fd8:	91 1d       	adc	r25, r1
     fda:	82 83       	std	Z+2, r24	; 0x02
     fdc:	93 83       	std	Z+3, r25	; 0x03
		calibrationData.AC3 = (int16_t)((buffer[4] << 8) + buffer[5]);
     fde:	8d 81       	ldd	r24, Y+5	; 0x05
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	98 2f       	mov	r25, r24
     fe4:	88 27       	eor	r24, r24
     fe6:	2e 81       	ldd	r18, Y+6	; 0x06
     fe8:	82 0f       	add	r24, r18
     fea:	91 1d       	adc	r25, r1
     fec:	84 83       	std	Z+4, r24	; 0x04
     fee:	95 83       	std	Z+5, r25	; 0x05
		calibrationData.AC4 = (uint16_t)((buffer[6] << 8) + buffer[7]);
     ff0:	8f 81       	ldd	r24, Y+7	; 0x07
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	98 2f       	mov	r25, r24
     ff6:	88 27       	eor	r24, r24
     ff8:	28 85       	ldd	r18, Y+8	; 0x08
     ffa:	82 0f       	add	r24, r18
     ffc:	91 1d       	adc	r25, r1
     ffe:	86 83       	std	Z+6, r24	; 0x06
    1000:	97 83       	std	Z+7, r25	; 0x07
		calibrationData.AC5 = (uint16_t)((buffer[8] << 8) + buffer[9]);
    1002:	89 85       	ldd	r24, Y+9	; 0x09
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	98 2f       	mov	r25, r24
    1008:	88 27       	eor	r24, r24
    100a:	2a 85       	ldd	r18, Y+10	; 0x0a
    100c:	82 0f       	add	r24, r18
    100e:	91 1d       	adc	r25, r1
    1010:	80 87       	std	Z+8, r24	; 0x08
    1012:	91 87       	std	Z+9, r25	; 0x09
		calibrationData.AC6 = (uint16_t)((buffer[10] << 8) + buffer[11]);
    1014:	8b 85       	ldd	r24, Y+11	; 0x0b
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	98 2f       	mov	r25, r24
    101a:	88 27       	eor	r24, r24
    101c:	2c 85       	ldd	r18, Y+12	; 0x0c
    101e:	82 0f       	add	r24, r18
    1020:	91 1d       	adc	r25, r1
    1022:	82 87       	std	Z+10, r24	; 0x0a
    1024:	93 87       	std	Z+11, r25	; 0x0b
		calibrationData.B1 = (int16_t)((buffer[12] << 8) + buffer[13]);
    1026:	8d 85       	ldd	r24, Y+13	; 0x0d
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	98 2f       	mov	r25, r24
    102c:	88 27       	eor	r24, r24
    102e:	2e 85       	ldd	r18, Y+14	; 0x0e
    1030:	82 0f       	add	r24, r18
    1032:	91 1d       	adc	r25, r1
    1034:	84 87       	std	Z+12, r24	; 0x0c
    1036:	95 87       	std	Z+13, r25	; 0x0d
		calibrationData.B2 = (int16_t)((buffer[14] << 8) + buffer[15]);
    1038:	8f 85       	ldd	r24, Y+15	; 0x0f
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	98 2f       	mov	r25, r24
    103e:	88 27       	eor	r24, r24
    1040:	28 89       	ldd	r18, Y+16	; 0x10
    1042:	82 0f       	add	r24, r18
    1044:	91 1d       	adc	r25, r1
    1046:	86 87       	std	Z+14, r24	; 0x0e
    1048:	97 87       	std	Z+15, r25	; 0x0f
		calibrationData.MB = (int16_t)((buffer[16] << 8) + buffer[17]);
    104a:	89 89       	ldd	r24, Y+17	; 0x11
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	98 2f       	mov	r25, r24
    1050:	88 27       	eor	r24, r24
    1052:	2a 89       	ldd	r18, Y+18	; 0x12
    1054:	82 0f       	add	r24, r18
    1056:	91 1d       	adc	r25, r1
    1058:	80 8b       	std	Z+16, r24	; 0x10
    105a:	91 8b       	std	Z+17, r25	; 0x11
		calibrationData.MC = (int16_t)((buffer[18] << 8) + buffer[19]);
    105c:	8b 89       	ldd	r24, Y+19	; 0x13
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	98 2f       	mov	r25, r24
    1062:	88 27       	eor	r24, r24
    1064:	2c 89       	ldd	r18, Y+20	; 0x14
    1066:	82 0f       	add	r24, r18
    1068:	91 1d       	adc	r25, r1
    106a:	82 8b       	std	Z+18, r24	; 0x12
    106c:	93 8b       	std	Z+19, r25	; 0x13
		calibrationData.MD = (int16_t)((buffer[20] << 8) + buffer[21]);
    106e:	8d 89       	ldd	r24, Y+21	; 0x15
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	98 2f       	mov	r25, r24
    1074:	88 27       	eor	r24, r24
    1076:	2e 89       	ldd	r18, Y+22	; 0x16
    1078:	82 0f       	add	r24, r18
    107a:	91 1d       	adc	r25, r1
    107c:	84 8b       	std	Z+20, r24	; 0x14
    107e:	95 8b       	std	Z+21, r25	; 0x15
	}
}
    1080:	66 96       	adiw	r28, 0x16	; 22
    1082:	cd bf       	out	0x3d, r28	; 61
    1084:	de bf       	out	0x3e, r29	; 62
    1086:	df 91       	pop	r29
    1088:	cf 91       	pop	r28
    108a:	08 95       	ret

0000108c <BMP_read>:
	}
	return status;
}

bool BMP_read(uint16_t* druck, int16_t* temp)
{
    108c:	2f 92       	push	r2
    108e:	3f 92       	push	r3
    1090:	4f 92       	push	r4
    1092:	5f 92       	push	r5
    1094:	6f 92       	push	r6
    1096:	7f 92       	push	r7
    1098:	8f 92       	push	r8
    109a:	9f 92       	push	r9
    109c:	af 92       	push	r10
    109e:	bf 92       	push	r11
    10a0:	cf 92       	push	r12
    10a2:	df 92       	push	r13
    10a4:	ef 92       	push	r14
    10a6:	ff 92       	push	r15
    10a8:	0f 93       	push	r16
    10aa:	1f 93       	push	r17
    10ac:	cf 93       	push	r28
    10ae:	df 93       	push	r29
    10b0:	cd b7       	in	r28, 0x3d	; 61
    10b2:	de b7       	in	r29, 0x3e	; 62
    10b4:	a2 97       	sbiw	r28, 0x22	; 34
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	de bf       	out	0x3e, r29	; 62
    10ba:	8f 8f       	std	Y+31, r24	; 0x1f
    10bc:	98 a3       	std	Y+32, r25	; 0x20
    10be:	6f 87       	std	Y+15, r22	; 0x0f
    10c0:	78 8b       	std	Y+16, r23	; 0x10
	uint8_t data[2];
	int64_t x1, x2, x3, b3, b5, b6, t, p, ut = 0, up = 0;
	uint64_t b4, b7;

	//Read Temp
	i2c_write_byte(DRUCK_ADDR, 0xF4, 0x2E); //Start conversion
    10c2:	4e e2       	ldi	r20, 0x2E	; 46
    10c4:	64 ef       	ldi	r22, 0xF4	; 244
    10c6:	87 e7       	ldi	r24, 0x77	; 119
    10c8:	0e 94 91 0e 	call	0x1d22	; 0x1d22 <i2c_write_byte>
	while(is_busy());	//Wait until conversion finished
    10cc:	0e 94 b0 07 	call	0xf60	; 0xf60 <is_busy>
    10d0:	81 11       	cpse	r24, r1
    10d2:	fc cf       	rjmp	.-8      	; 0x10cc <BMP_read+0x40>
	i2c_read(DRUCK_ADDR, 0xF6, data, 2); //Read Data
    10d4:	22 e0       	ldi	r18, 0x02	; 2
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	ae 01       	movw	r20, r28
    10da:	4f 5f       	subi	r20, 0xFF	; 255
    10dc:	5f 4f       	sbci	r21, 0xFF	; 255
    10de:	66 ef       	ldi	r22, 0xF6	; 246
    10e0:	87 e7       	ldi	r24, 0x77	; 119
    10e2:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <i2c_read>
	
	//Temp compensation
	ut = ((data[0] << 8) + (data[1])) & 0xFFFF;
	x1 = (ut - calibrationData.AC6) * calibrationData.AC5 / 32768;
    10e6:	49 81       	ldd	r20, Y+1	; 0x01
    10e8:	50 e0       	ldi	r21, 0x00	; 0
    10ea:	54 2f       	mov	r21, r20
    10ec:	44 27       	eor	r20, r20
    10ee:	8a 81       	ldd	r24, Y+2	; 0x02
    10f0:	48 0f       	add	r20, r24
    10f2:	51 1d       	adc	r21, r1
    10f4:	e9 e6       	ldi	r30, 0x69	; 105
    10f6:	f0 e2       	ldi	r31, 0x20	; 32
    10f8:	22 84       	ldd	r2, Z+10	; 0x0a
    10fa:	33 84       	ldd	r3, Z+11	; 0x0b
    10fc:	24 2f       	mov	r18, r20
    10fe:	35 2f       	mov	r19, r21
    1100:	40 e0       	ldi	r20, 0x00	; 0
    1102:	50 e0       	ldi	r21, 0x00	; 0
    1104:	60 e0       	ldi	r22, 0x00	; 0
    1106:	70 e0       	ldi	r23, 0x00	; 0
    1108:	80 e0       	ldi	r24, 0x00	; 0
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	a2 2c       	mov	r10, r2
    110e:	b3 2c       	mov	r11, r3
    1110:	c1 2c       	mov	r12, r1
    1112:	d1 2c       	mov	r13, r1
    1114:	e1 2c       	mov	r14, r1
    1116:	f1 2c       	mov	r15, r1
    1118:	00 e0       	ldi	r16, 0x00	; 0
    111a:	10 e0       	ldi	r17, 0x00	; 0
    111c:	0e 94 24 14 	call	0x2848	; 0x2848 <__subdi3>
    1120:	20 84       	ldd	r2, Z+8	; 0x08
    1122:	31 84       	ldd	r3, Z+9	; 0x09
    1124:	a2 2c       	mov	r10, r2
    1126:	b3 2c       	mov	r11, r3
    1128:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    112c:	f2 2e       	mov	r15, r18
    112e:	03 2f       	mov	r16, r19
    1130:	14 2f       	mov	r17, r20
    1132:	b5 2f       	mov	r27, r21
    1134:	f6 2f       	mov	r31, r22
    1136:	e7 2f       	mov	r30, r23
    1138:	58 2e       	mov	r5, r24
    113a:	69 2e       	mov	r6, r25
    113c:	a0 e0       	ldi	r26, 0x00	; 0
    113e:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    1142:	84 f4       	brge	.+32     	; 0x1164 <BMP_read+0xd8>
    1144:	21 50       	subi	r18, 0x01	; 1
    1146:	30 48       	sbci	r19, 0x80	; 128
    1148:	4f 4f       	sbci	r20, 0xFF	; 255
    114a:	5f 4f       	sbci	r21, 0xFF	; 255
    114c:	6f 4f       	sbci	r22, 0xFF	; 255
    114e:	7f 4f       	sbci	r23, 0xFF	; 255
    1150:	8f 4f       	sbci	r24, 0xFF	; 255
    1152:	9f 4f       	sbci	r25, 0xFF	; 255
    1154:	f2 2e       	mov	r15, r18
    1156:	03 2f       	mov	r16, r19
    1158:	14 2f       	mov	r17, r20
    115a:	b5 2f       	mov	r27, r21
    115c:	f6 2f       	mov	r31, r22
    115e:	e7 2f       	mov	r30, r23
    1160:	58 2e       	mov	r5, r24
    1162:	69 2e       	mov	r6, r25
    1164:	2f 2d       	mov	r18, r15
    1166:	30 2f       	mov	r19, r16
    1168:	41 2f       	mov	r20, r17
    116a:	5b 2f       	mov	r21, r27
    116c:	6f 2f       	mov	r22, r31
    116e:	7e 2f       	mov	r23, r30
    1170:	85 2d       	mov	r24, r5
    1172:	96 2d       	mov	r25, r6
    1174:	0f e0       	ldi	r16, 0x0F	; 15
    1176:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    117a:	82 2e       	mov	r8, r18
    117c:	93 2e       	mov	r9, r19
    117e:	24 2e       	mov	r2, r20
    1180:	35 2e       	mov	r3, r21
    1182:	46 2e       	mov	r4, r22
    1184:	57 2e       	mov	r5, r23
    1186:	68 2e       	mov	r6, r24
    1188:	79 2e       	mov	r7, r25
	x2 = calibrationData.MC * (int64_t)2048 / (x1 + calibrationData.MD);
    118a:	e9 e6       	ldi	r30, 0x69	; 105
    118c:	f0 e2       	ldi	r31, 0x20	; 32
	b5 = x1 + x2;
    118e:	33 89       	ldd	r19, Z+19	; 0x13
    1190:	22 89       	ldd	r18, Z+18	; 0x12
    1192:	93 2f       	mov	r25, r19
    1194:	99 0f       	add	r25, r25
    1196:	99 0b       	sbc	r25, r25
    1198:	49 2f       	mov	r20, r25
    119a:	59 2f       	mov	r21, r25
    119c:	69 2f       	mov	r22, r25
    119e:	79 2f       	mov	r23, r25
    11a0:	89 2f       	mov	r24, r25
    11a2:	0b e0       	ldi	r16, 0x0B	; 11
    11a4:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <__ashldi3>
    11a8:	2b 87       	std	Y+11, r18	; 0x0b
    11aa:	3c 87       	std	Y+12, r19	; 0x0c
    11ac:	4d 87       	std	Y+13, r20	; 0x0d
    11ae:	5e 87       	std	Y+14, r21	; 0x0e
    11b0:	6b 83       	std	Y+3, r22	; 0x03
    11b2:	79 8b       	std	Y+17, r23	; 0x11
    11b4:	b8 2f       	mov	r27, r24
    11b6:	a9 2f       	mov	r26, r25
    11b8:	35 89       	ldd	r19, Z+21	; 0x15
    11ba:	24 89       	ldd	r18, Z+20	; 0x14
    11bc:	93 2f       	mov	r25, r19
    11be:	99 0f       	add	r25, r25
    11c0:	99 0b       	sbc	r25, r25
    11c2:	49 2f       	mov	r20, r25
    11c4:	59 2f       	mov	r21, r25
    11c6:	69 2f       	mov	r22, r25
    11c8:	79 2f       	mov	r23, r25
    11ca:	89 2f       	mov	r24, r25
    11cc:	a8 2c       	mov	r10, r8
    11ce:	b9 2c       	mov	r11, r9
    11d0:	c2 2c       	mov	r12, r2
    11d2:	d3 2c       	mov	r13, r3
    11d4:	e4 2c       	mov	r14, r4
    11d6:	f5 2c       	mov	r15, r5
    11d8:	06 2d       	mov	r16, r6
    11da:	17 2d       	mov	r17, r7
    11dc:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    11e0:	a2 2e       	mov	r10, r18
    11e2:	b3 2e       	mov	r11, r19
    11e4:	c4 2e       	mov	r12, r20
    11e6:	d5 2e       	mov	r13, r21
    11e8:	e6 2e       	mov	r14, r22
    11ea:	f7 2e       	mov	r15, r23
    11ec:	08 2f       	mov	r16, r24
    11ee:	19 2f       	mov	r17, r25
    11f0:	2b 85       	ldd	r18, Y+11	; 0x0b
    11f2:	3c 85       	ldd	r19, Y+12	; 0x0c
    11f4:	4d 85       	ldd	r20, Y+13	; 0x0d
    11f6:	5e 85       	ldd	r21, Y+14	; 0x0e
    11f8:	6b 81       	ldd	r22, Y+3	; 0x03
    11fa:	79 89       	ldd	r23, Y+17	; 0x11
    11fc:	8b 2f       	mov	r24, r27
    11fe:	9a 2f       	mov	r25, r26
    1200:	0e 94 09 13 	call	0x2612	; 0x2612 <__divdi3>
    1204:	a8 2c       	mov	r10, r8
    1206:	b9 2c       	mov	r11, r9
    1208:	c2 2c       	mov	r12, r2
    120a:	d3 2c       	mov	r13, r3
    120c:	e4 2c       	mov	r14, r4
    120e:	f5 2c       	mov	r15, r5
    1210:	06 2d       	mov	r16, r6
    1212:	17 2d       	mov	r17, r7
    1214:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    1218:	d2 2e       	mov	r13, r18
    121a:	e3 2e       	mov	r14, r19
    121c:	f4 2e       	mov	r15, r20
    121e:	15 2f       	mov	r17, r21
    1220:	26 2e       	mov	r2, r22
    1222:	37 2e       	mov	r3, r23
    1224:	48 2e       	mov	r4, r24
    1226:	59 2e       	mov	r5, r25
	t = (b5 + 8) / 16;
	*temp = (int16_t) t;
    1228:	a8 e0       	ldi	r26, 0x08	; 8
    122a:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    122e:	e2 2f       	mov	r30, r18
    1230:	3b 87       	std	Y+11, r19	; 0x0b
    1232:	4c 87       	std	Y+12, r20	; 0x0c
    1234:	5d 87       	std	Y+13, r21	; 0x0d
    1236:	6e 87       	std	Y+14, r22	; 0x0e
    1238:	7b 83       	std	Y+3, r23	; 0x03
    123a:	a8 2e       	mov	r10, r24
    123c:	b9 2e       	mov	r11, r25
    123e:	a0 e0       	ldi	r26, 0x00	; 0
    1240:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    1244:	5c f4       	brge	.+22     	; 0x125c <BMP_read+0x1d0>
    1246:	af e0       	ldi	r26, 0x0F	; 15
    1248:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    124c:	e2 2f       	mov	r30, r18
    124e:	3b 87       	std	Y+11, r19	; 0x0b
    1250:	4c 87       	std	Y+12, r20	; 0x0c
    1252:	5d 87       	std	Y+13, r21	; 0x0d
    1254:	6e 87       	std	Y+14, r22	; 0x0e
    1256:	7b 83       	std	Y+3, r23	; 0x03
    1258:	a8 2e       	mov	r10, r24
    125a:	b9 2e       	mov	r11, r25
    125c:	2e 2f       	mov	r18, r30
    125e:	3b 85       	ldd	r19, Y+11	; 0x0b
    1260:	4c 85       	ldd	r20, Y+12	; 0x0c
    1262:	5d 85       	ldd	r21, Y+13	; 0x0d
    1264:	6e 85       	ldd	r22, Y+14	; 0x0e
    1266:	7b 81       	ldd	r23, Y+3	; 0x03
    1268:	8a 2d       	mov	r24, r10
    126a:	9b 2d       	mov	r25, r11
    126c:	04 e0       	ldi	r16, 0x04	; 4
    126e:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    1272:	af 85       	ldd	r26, Y+15	; 0x0f
    1274:	b8 89       	ldd	r27, Y+16	; 0x10
    1276:	2c 93       	st	X, r18
    1278:	11 96       	adiw	r26, 0x01	; 1
    127a:	3c 93       	st	X, r19

	//Read Druck
	i2c_write_byte(DRUCK_ADDR, 0xF4, 0x34);
    127c:	44 e3       	ldi	r20, 0x34	; 52
    127e:	64 ef       	ldi	r22, 0xF4	; 244
    1280:	87 e7       	ldi	r24, 0x77	; 119
    1282:	0e 94 91 0e 	call	0x1d22	; 0x1d22 <i2c_write_byte>
	while(is_busy());
    1286:	0e 94 b0 07 	call	0xf60	; 0xf60 <is_busy>
    128a:	81 11       	cpse	r24, r1
    128c:	fc cf       	rjmp	.-8      	; 0x1286 <BMP_read+0x1fa>
	i2c_read(DRUCK_ADDR, 0xF6, data, 2);
    128e:	22 e0       	ldi	r18, 0x02	; 2
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	ae 01       	movw	r20, r28
    1294:	4f 5f       	subi	r20, 0xFF	; 255
    1296:	5f 4f       	sbci	r21, 0xFF	; 255
    1298:	66 ef       	ldi	r22, 0xF6	; 246
    129a:	87 e7       	ldi	r24, 0x77	; 119
    129c:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <i2c_read>
		
	
	//Druck compensation
	up = ((data[0] << 8) + (data[1])) & 0xFFFF;
	b6 = b5 - 4000;
    12a0:	2d 2d       	mov	r18, r13
    12a2:	3e 2d       	mov	r19, r14
    12a4:	4f 2d       	mov	r20, r15
    12a6:	51 2f       	mov	r21, r17
    12a8:	62 2d       	mov	r22, r2
    12aa:	73 2d       	mov	r23, r3
    12ac:	84 2d       	mov	r24, r4
    12ae:	95 2d       	mov	r25, r5
    12b0:	20 5a       	subi	r18, 0xA0	; 160
    12b2:	3f 40       	sbci	r19, 0x0F	; 15
    12b4:	41 09       	sbc	r20, r1
    12b6:	51 09       	sbc	r21, r1
    12b8:	61 09       	sbc	r22, r1
    12ba:	71 09       	sbc	r23, r1
    12bc:	81 09       	sbc	r24, r1
    12be:	91 09       	sbc	r25, r1
    12c0:	2f 87       	std	Y+15, r18	; 0x0f
    12c2:	3b 87       	std	Y+11, r19	; 0x0b
    12c4:	4c 87       	std	Y+12, r20	; 0x0c
    12c6:	5d 87       	std	Y+13, r21	; 0x0d
    12c8:	6e 87       	std	Y+14, r22	; 0x0e
    12ca:	47 2e       	mov	r4, r23
    12cc:	28 2e       	mov	r2, r24
    12ce:	39 2e       	mov	r3, r25
	x1 = (calibrationData.B2 * (b6 * b6 / 4096)) / 2048;
    12d0:	a2 2e       	mov	r10, r18
    12d2:	b3 2e       	mov	r11, r19
    12d4:	c4 2e       	mov	r12, r20
    12d6:	d5 2e       	mov	r13, r21
    12d8:	e6 2e       	mov	r14, r22
    12da:	f7 2e       	mov	r15, r23
    12dc:	08 2f       	mov	r16, r24
    12de:	19 2f       	mov	r17, r25
    12e0:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    12e4:	f2 2e       	mov	r15, r18
    12e6:	03 2f       	mov	r16, r19
    12e8:	14 2f       	mov	r17, r20
    12ea:	b5 2f       	mov	r27, r21
    12ec:	f6 2f       	mov	r31, r22
    12ee:	e7 2f       	mov	r30, r23
    12f0:	58 2e       	mov	r5, r24
    12f2:	69 2e       	mov	r6, r25
    12f4:	a0 e0       	ldi	r26, 0x00	; 0
    12f6:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    12fa:	84 f4       	brge	.+32     	; 0x131c <BMP_read+0x290>
    12fc:	21 50       	subi	r18, 0x01	; 1
    12fe:	30 4f       	sbci	r19, 0xF0	; 240
    1300:	4f 4f       	sbci	r20, 0xFF	; 255
    1302:	5f 4f       	sbci	r21, 0xFF	; 255
    1304:	6f 4f       	sbci	r22, 0xFF	; 255
    1306:	7f 4f       	sbci	r23, 0xFF	; 255
    1308:	8f 4f       	sbci	r24, 0xFF	; 255
    130a:	9f 4f       	sbci	r25, 0xFF	; 255
    130c:	f2 2e       	mov	r15, r18
    130e:	03 2f       	mov	r16, r19
    1310:	14 2f       	mov	r17, r20
    1312:	b5 2f       	mov	r27, r21
    1314:	f6 2f       	mov	r31, r22
    1316:	e7 2f       	mov	r30, r23
    1318:	58 2e       	mov	r5, r24
    131a:	69 2e       	mov	r6, r25
    131c:	2f 2d       	mov	r18, r15
    131e:	30 2f       	mov	r19, r16
    1320:	41 2f       	mov	r20, r17
    1322:	5b 2f       	mov	r21, r27
    1324:	6f 2f       	mov	r22, r31
    1326:	7e 2f       	mov	r23, r30
    1328:	85 2d       	mov	r24, r5
    132a:	96 2d       	mov	r25, r6
    132c:	0c e0       	ldi	r16, 0x0C	; 12
    132e:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    1332:	29 8b       	std	Y+17, r18	; 0x11
    1334:	3a 8b       	std	Y+18, r19	; 0x12
    1336:	4b 8b       	std	Y+19, r20	; 0x13
    1338:	5c 8b       	std	Y+20, r21	; 0x14
    133a:	6d 8b       	std	Y+21, r22	; 0x15
    133c:	7e 8b       	std	Y+22, r23	; 0x16
    133e:	8f 8b       	std	Y+23, r24	; 0x17
    1340:	99 a3       	std	Y+33, r25	; 0x21
	x2 = calibrationData.AC2 * b6 / 2048;
	x3 = x1 + x2;
	b3 = (((calibrationData.AC1 * (int64_t)4 + x3) << 0) + 2) / 4;
	x1 = (calibrationData.AC3 * b6) / 8192;
    1342:	e9 e6       	ldi	r30, 0x69	; 105
    1344:	f0 e2       	ldi	r31, 0x20	; 32
	x2 = (calibrationData.B1 * (b6 * b6 / 4096)) / 65536;
	x3 = ((x1 + x2) + 2) / 4;
	b4 = calibrationData.AC4 * (uint64_t)(x3 + 32768) / 32768;
    1346:	35 81       	ldd	r19, Z+5	; 0x05
    1348:	24 81       	ldd	r18, Z+4	; 0x04
    134a:	93 2f       	mov	r25, r19
    134c:	99 0f       	add	r25, r25
    134e:	99 0b       	sbc	r25, r25
    1350:	af 84       	ldd	r10, Y+15	; 0x0f
    1352:	bb 84       	ldd	r11, Y+11	; 0x0b
    1354:	cc 84       	ldd	r12, Y+12	; 0x0c
    1356:	dd 84       	ldd	r13, Y+13	; 0x0d
    1358:	ee 84       	ldd	r14, Y+14	; 0x0e
    135a:	f4 2c       	mov	r15, r4
    135c:	02 2d       	mov	r16, r2
    135e:	13 2d       	mov	r17, r3
    1360:	49 2f       	mov	r20, r25
    1362:	59 2f       	mov	r21, r25
    1364:	69 2f       	mov	r22, r25
    1366:	79 2f       	mov	r23, r25
    1368:	89 2f       	mov	r24, r25
    136a:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    136e:	f2 2e       	mov	r15, r18
    1370:	03 2f       	mov	r16, r19
    1372:	14 2f       	mov	r17, r20
    1374:	b5 2f       	mov	r27, r21
    1376:	f6 2f       	mov	r31, r22
    1378:	e7 2f       	mov	r30, r23
    137a:	58 2e       	mov	r5, r24
    137c:	69 2e       	mov	r6, r25
    137e:	a0 e0       	ldi	r26, 0x00	; 0
    1380:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    1384:	84 f4       	brge	.+32     	; 0x13a6 <BMP_read+0x31a>
    1386:	21 50       	subi	r18, 0x01	; 1
    1388:	30 4e       	sbci	r19, 0xE0	; 224
    138a:	4f 4f       	sbci	r20, 0xFF	; 255
    138c:	5f 4f       	sbci	r21, 0xFF	; 255
    138e:	6f 4f       	sbci	r22, 0xFF	; 255
    1390:	7f 4f       	sbci	r23, 0xFF	; 255
    1392:	8f 4f       	sbci	r24, 0xFF	; 255
    1394:	9f 4f       	sbci	r25, 0xFF	; 255
    1396:	f2 2e       	mov	r15, r18
    1398:	03 2f       	mov	r16, r19
    139a:	14 2f       	mov	r17, r20
    139c:	b5 2f       	mov	r27, r21
    139e:	f6 2f       	mov	r31, r22
    13a0:	e7 2f       	mov	r30, r23
    13a2:	58 2e       	mov	r5, r24
    13a4:	69 2e       	mov	r6, r25
    13a6:	2f 2d       	mov	r18, r15
    13a8:	30 2f       	mov	r19, r16
    13aa:	41 2f       	mov	r20, r17
    13ac:	5b 2f       	mov	r21, r27
    13ae:	6f 2f       	mov	r22, r31
    13b0:	7e 2f       	mov	r23, r30
    13b2:	85 2d       	mov	r24, r5
    13b4:	96 2d       	mov	r25, r6
    13b6:	0d e0       	ldi	r16, 0x0D	; 13
    13b8:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    13bc:	2b 83       	std	Y+3, r18	; 0x03
    13be:	38 8f       	std	Y+24, r19	; 0x18
    13c0:	49 8f       	std	Y+25, r20	; 0x19
    13c2:	5a 8f       	std	Y+26, r21	; 0x1a
    13c4:	6b 8f       	std	Y+27, r22	; 0x1b
    13c6:	7c 8f       	std	Y+28, r23	; 0x1c
    13c8:	8d 8f       	std	Y+29, r24	; 0x1d
    13ca:	9e 8f       	std	Y+30, r25	; 0x1e
	x1 = (calibrationData.B2 * (b6 * b6 / 4096)) / 2048;
	x2 = calibrationData.AC2 * b6 / 2048;
	x3 = x1 + x2;
	b3 = (((calibrationData.AC1 * (int64_t)4 + x3) << 0) + 2) / 4;
	x1 = (calibrationData.AC3 * b6) / 8192;
	x2 = (calibrationData.B1 * (b6 * b6 / 4096)) / 65536;
    13cc:	e9 e6       	ldi	r30, 0x69	; 105
    13ce:	f0 e2       	ldi	r31, 0x20	; 32
	x3 = ((x1 + x2) + 2) / 4;
	b4 = calibrationData.AC4 * (uint64_t)(x3 + 32768) / 32768;
    13d0:	35 85       	ldd	r19, Z+13	; 0x0d
    13d2:	24 85       	ldd	r18, Z+12	; 0x0c
    13d4:	93 2f       	mov	r25, r19
    13d6:	99 0f       	add	r25, r25
    13d8:	99 0b       	sbc	r25, r25
    13da:	a9 88       	ldd	r10, Y+17	; 0x11
    13dc:	ba 88       	ldd	r11, Y+18	; 0x12
    13de:	cb 88       	ldd	r12, Y+19	; 0x13
    13e0:	dc 88       	ldd	r13, Y+20	; 0x14
    13e2:	ed 88       	ldd	r14, Y+21	; 0x15
    13e4:	fe 88       	ldd	r15, Y+22	; 0x16
    13e6:	0f 89       	ldd	r16, Y+23	; 0x17
    13e8:	19 a1       	ldd	r17, Y+33	; 0x21
    13ea:	49 2f       	mov	r20, r25
    13ec:	59 2f       	mov	r21, r25
    13ee:	69 2f       	mov	r22, r25
    13f0:	79 2f       	mov	r23, r25
    13f2:	89 2f       	mov	r24, r25
    13f4:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    13f8:	f2 2e       	mov	r15, r18
    13fa:	03 2f       	mov	r16, r19
    13fc:	14 2f       	mov	r17, r20
    13fe:	b5 2f       	mov	r27, r21
    1400:	f6 2f       	mov	r31, r22
    1402:	e7 2f       	mov	r30, r23
    1404:	88 2e       	mov	r8, r24
    1406:	99 2e       	mov	r9, r25
    1408:	a0 e0       	ldi	r26, 0x00	; 0
    140a:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    140e:	84 f4       	brge	.+32     	; 0x1430 <BMP_read+0x3a4>
    1410:	21 50       	subi	r18, 0x01	; 1
    1412:	31 09       	sbc	r19, r1
    1414:	4f 4f       	sbci	r20, 0xFF	; 255
    1416:	5f 4f       	sbci	r21, 0xFF	; 255
    1418:	6f 4f       	sbci	r22, 0xFF	; 255
    141a:	7f 4f       	sbci	r23, 0xFF	; 255
    141c:	8f 4f       	sbci	r24, 0xFF	; 255
    141e:	9f 4f       	sbci	r25, 0xFF	; 255
    1420:	f2 2e       	mov	r15, r18
    1422:	03 2f       	mov	r16, r19
    1424:	14 2f       	mov	r17, r20
    1426:	b5 2f       	mov	r27, r21
    1428:	f6 2f       	mov	r31, r22
    142a:	e7 2f       	mov	r30, r23
    142c:	88 2e       	mov	r8, r24
    142e:	99 2e       	mov	r9, r25
    1430:	2f 2d       	mov	r18, r15
    1432:	30 2f       	mov	r19, r16
    1434:	41 2f       	mov	r20, r17
    1436:	5b 2f       	mov	r21, r27
    1438:	6f 2f       	mov	r22, r31
    143a:	7e 2f       	mov	r23, r30
    143c:	88 2d       	mov	r24, r8
    143e:	99 2d       	mov	r25, r9
    1440:	00 e1       	ldi	r16, 0x10	; 16
    1442:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    1446:	a2 2e       	mov	r10, r18
    1448:	b3 2e       	mov	r11, r19
    144a:	c4 2e       	mov	r12, r20
    144c:	d5 2e       	mov	r13, r21
    144e:	e6 2e       	mov	r14, r22
    1450:	f7 2e       	mov	r15, r23
    1452:	08 2f       	mov	r16, r24
    1454:	19 2f       	mov	r17, r25
    1456:	2b 81       	ldd	r18, Y+3	; 0x03
    1458:	38 8d       	ldd	r19, Y+24	; 0x18
    145a:	49 8d       	ldd	r20, Y+25	; 0x19
    145c:	5a 8d       	ldd	r21, Y+26	; 0x1a
    145e:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1460:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1462:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1464:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1466:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    146a:	a2 e0       	ldi	r26, 0x02	; 2
    146c:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    1470:	f2 2e       	mov	r15, r18
    1472:	03 2f       	mov	r16, r19
    1474:	14 2f       	mov	r17, r20
    1476:	b5 2f       	mov	r27, r21
    1478:	f6 2f       	mov	r31, r22
    147a:	e7 2f       	mov	r30, r23
    147c:	58 2e       	mov	r5, r24
    147e:	69 2e       	mov	r6, r25
    1480:	a0 e0       	ldi	r26, 0x00	; 0
    1482:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    1486:	5c f4       	brge	.+22     	; 0x149e <BMP_read+0x412>
    1488:	a3 e0       	ldi	r26, 0x03	; 3
    148a:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    148e:	f2 2e       	mov	r15, r18
    1490:	03 2f       	mov	r16, r19
    1492:	14 2f       	mov	r17, r20
    1494:	b5 2f       	mov	r27, r21
    1496:	f6 2f       	mov	r31, r22
    1498:	e7 2f       	mov	r30, r23
    149a:	58 2e       	mov	r5, r24
    149c:	69 2e       	mov	r6, r25
    149e:	2f 2d       	mov	r18, r15
    14a0:	30 2f       	mov	r19, r16
    14a2:	41 2f       	mov	r20, r17
    14a4:	5b 2f       	mov	r21, r27
    14a6:	6f 2f       	mov	r22, r31
    14a8:	7e 2f       	mov	r23, r30
    14aa:	85 2d       	mov	r24, r5
    14ac:	96 2d       	mov	r25, r6
    14ae:	02 e0       	ldi	r16, 0x02	; 2
    14b0:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    14b4:	30 58       	subi	r19, 0x80	; 128
    14b6:	4f 4f       	sbci	r20, 0xFF	; 255
    14b8:	5f 4f       	sbci	r21, 0xFF	; 255
    14ba:	6f 4f       	sbci	r22, 0xFF	; 255
    14bc:	7f 4f       	sbci	r23, 0xFF	; 255
    14be:	8f 4f       	sbci	r24, 0xFF	; 255
    14c0:	9f 4f       	sbci	r25, 0xFF	; 255
    14c2:	0f 2e       	mov	r0, r31
    14c4:	f9 e6       	ldi	r31, 0x69	; 105
    14c6:	8f 2e       	mov	r8, r31
    14c8:	f0 e2       	ldi	r31, 0x20	; 32
    14ca:	9f 2e       	mov	r9, r31
    14cc:	f0 2d       	mov	r31, r0
    14ce:	d4 01       	movw	r26, r8
    14d0:	16 96       	adiw	r26, 0x06	; 6
    14d2:	ed 91       	ld	r30, X+
    14d4:	fc 91       	ld	r31, X
    14d6:	17 97       	sbiw	r26, 0x07	; 7
    14d8:	5f 01       	movw	r10, r30
    14da:	c1 2c       	mov	r12, r1
    14dc:	d1 2c       	mov	r13, r1
    14de:	e1 2c       	mov	r14, r1
    14e0:	f1 2c       	mov	r15, r1
    14e2:	87 01       	movw	r16, r14
    14e4:	eb 83       	std	Y+3, r30	; 0x03
    14e6:	bc 82       	std	Y+4, r11	; 0x04
    14e8:	cd 82       	std	Y+5, r12	; 0x05
    14ea:	de 82       	std	Y+6, r13	; 0x06
    14ec:	ef 82       	std	Y+7, r14	; 0x07
    14ee:	f8 86       	std	Y+8, r15	; 0x08
    14f0:	09 87       	std	Y+9, r16	; 0x09
    14f2:	1a 87       	std	Y+10, r17	; 0x0a
    14f4:	c1 2c       	mov	r12, r1
    14f6:	d1 2c       	mov	r13, r1
    14f8:	e1 2c       	mov	r14, r1
    14fa:	f1 2c       	mov	r15, r1
    14fc:	00 e0       	ldi	r16, 0x00	; 0
    14fe:	10 e0       	ldi	r17, 0x00	; 0
    1500:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    1504:	0f e0       	ldi	r16, 0x0F	; 15
    1506:	0e 94 f3 13 	call	0x27e6	; 0x27e6 <__lshrdi3>
    150a:	28 8f       	std	Y+24, r18	; 0x18
    150c:	39 8f       	std	Y+25, r19	; 0x19
    150e:	4a 8f       	std	Y+26, r20	; 0x1a
    1510:	5b 8f       	std	Y+27, r21	; 0x1b
    1512:	6c 8f       	std	Y+28, r22	; 0x1c
    1514:	7d 8f       	std	Y+29, r23	; 0x1d
    1516:	8e 8f       	std	Y+30, r24	; 0x1e
    1518:	9a a3       	std	Y+34, r25	; 0x22
	b7 = ((uint64_t)up - b3) * (50000 >> 0);
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	98 2f       	mov	r25, r24
    1520:	88 27       	eor	r24, r24
    1522:	2a 81       	ldd	r18, Y+2	; 0x02
    1524:	82 0f       	add	r24, r18
    1526:	91 1d       	adc	r25, r1
    1528:	6c 01       	movw	r12, r24
    152a:	e1 2c       	mov	r14, r1
    152c:	f1 2c       	mov	r15, r1
    152e:	00 e0       	ldi	r16, 0x00	; 0
    1530:	10 e0       	ldi	r17, 0x00	; 0
    1532:	98 01       	movw	r18, r16
    1534:	8b 83       	std	Y+3, r24	; 0x03
    1536:	dc 82       	std	Y+4, r13	; 0x04
    1538:	ed 82       	std	Y+5, r14	; 0x05
    153a:	fe 82       	std	Y+6, r15	; 0x06
    153c:	0f 83       	std	Y+7, r16	; 0x07
    153e:	18 87       	std	Y+8, r17	; 0x08
    1540:	29 87       	std	Y+9, r18	; 0x09
    1542:	3a 87       	std	Y+10, r19	; 0x0a
    1544:	d4 01       	movw	r26, r8
    1546:	1f 96       	adiw	r26, 0x0f	; 15
    1548:	3c 91       	ld	r19, X
    154a:	1f 97       	sbiw	r26, 0x0f	; 15
    154c:	1e 96       	adiw	r26, 0x0e	; 14
    154e:	2c 91       	ld	r18, X
    1550:	93 2f       	mov	r25, r19
    1552:	99 0f       	add	r25, r25
    1554:	99 0b       	sbc	r25, r25
    1556:	a9 88       	ldd	r10, Y+17	; 0x11
    1558:	ba 88       	ldd	r11, Y+18	; 0x12
    155a:	cb 88       	ldd	r12, Y+19	; 0x13
    155c:	dc 88       	ldd	r13, Y+20	; 0x14
    155e:	ed 88       	ldd	r14, Y+21	; 0x15
    1560:	fe 88       	ldd	r15, Y+22	; 0x16
    1562:	0f 89       	ldd	r16, Y+23	; 0x17
    1564:	19 a1       	ldd	r17, Y+33	; 0x21
    1566:	49 2f       	mov	r20, r25
    1568:	59 2f       	mov	r21, r25
    156a:	69 2f       	mov	r22, r25
    156c:	79 2f       	mov	r23, r25
    156e:	89 2f       	mov	r24, r25
    1570:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    1574:	f2 2e       	mov	r15, r18
    1576:	03 2f       	mov	r16, r19
    1578:	14 2f       	mov	r17, r20
    157a:	b5 2f       	mov	r27, r21
    157c:	f6 2f       	mov	r31, r22
    157e:	e7 2f       	mov	r30, r23
    1580:	58 2e       	mov	r5, r24
    1582:	69 2e       	mov	r6, r25
    1584:	a0 e0       	ldi	r26, 0x00	; 0
    1586:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    158a:	84 f4       	brge	.+32     	; 0x15ac <BMP_read+0x520>
    158c:	21 50       	subi	r18, 0x01	; 1
    158e:	38 4f       	sbci	r19, 0xF8	; 248
    1590:	4f 4f       	sbci	r20, 0xFF	; 255
    1592:	5f 4f       	sbci	r21, 0xFF	; 255
    1594:	6f 4f       	sbci	r22, 0xFF	; 255
    1596:	7f 4f       	sbci	r23, 0xFF	; 255
    1598:	8f 4f       	sbci	r24, 0xFF	; 255
    159a:	9f 4f       	sbci	r25, 0xFF	; 255
    159c:	f2 2e       	mov	r15, r18
    159e:	03 2f       	mov	r16, r19
    15a0:	14 2f       	mov	r17, r20
    15a2:	b5 2f       	mov	r27, r21
    15a4:	f6 2f       	mov	r31, r22
    15a6:	e7 2f       	mov	r30, r23
    15a8:	58 2e       	mov	r5, r24
    15aa:	69 2e       	mov	r6, r25
    15ac:	2f 2d       	mov	r18, r15
    15ae:	30 2f       	mov	r19, r16
    15b0:	41 2f       	mov	r20, r17
    15b2:	5b 2f       	mov	r21, r27
    15b4:	6f 2f       	mov	r22, r31
    15b6:	7e 2f       	mov	r23, r30
    15b8:	85 2d       	mov	r24, r5
    15ba:	96 2d       	mov	r25, r6
    15bc:	0b e0       	ldi	r16, 0x0B	; 11
    15be:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    15c2:	72 2e       	mov	r7, r18
    15c4:	83 2e       	mov	r8, r19
    15c6:	94 2e       	mov	r9, r20
    15c8:	59 8b       	std	Y+17, r21	; 0x11
    15ca:	6a 8b       	std	Y+18, r22	; 0x12
    15cc:	7b 8b       	std	Y+19, r23	; 0x13
    15ce:	8c 8b       	std	Y+20, r24	; 0x14
    15d0:	9d 8b       	std	Y+21, r25	; 0x15
	
	//Druck compensation
	up = ((data[0] << 8) + (data[1])) & 0xFFFF;
	b6 = b5 - 4000;
	x1 = (calibrationData.B2 * (b6 * b6 / 4096)) / 2048;
	x2 = calibrationData.AC2 * b6 / 2048;
    15d2:	e9 e6       	ldi	r30, 0x69	; 105
    15d4:	f0 e2       	ldi	r31, 0x20	; 32
	b3 = (((calibrationData.AC1 * (int64_t)4 + x3) << 0) + 2) / 4;
	x1 = (calibrationData.AC3 * b6) / 8192;
	x2 = (calibrationData.B1 * (b6 * b6 / 4096)) / 65536;
	x3 = ((x1 + x2) + 2) / 4;
	b4 = calibrationData.AC4 * (uint64_t)(x3 + 32768) / 32768;
	b7 = ((uint64_t)up - b3) * (50000 >> 0);
    15d6:	33 81       	ldd	r19, Z+3	; 0x03
    15d8:	22 81       	ldd	r18, Z+2	; 0x02
    15da:	93 2f       	mov	r25, r19
    15dc:	99 0f       	add	r25, r25
    15de:	99 0b       	sbc	r25, r25
    15e0:	af 84       	ldd	r10, Y+15	; 0x0f
    15e2:	bb 84       	ldd	r11, Y+11	; 0x0b
    15e4:	cc 84       	ldd	r12, Y+12	; 0x0c
    15e6:	dd 84       	ldd	r13, Y+13	; 0x0d
    15e8:	ee 84       	ldd	r14, Y+14	; 0x0e
    15ea:	f4 2c       	mov	r15, r4
    15ec:	02 2d       	mov	r16, r2
    15ee:	13 2d       	mov	r17, r3
    15f0:	49 2f       	mov	r20, r25
    15f2:	59 2f       	mov	r21, r25
    15f4:	69 2f       	mov	r22, r25
    15f6:	79 2f       	mov	r23, r25
    15f8:	89 2f       	mov	r24, r25
    15fa:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    15fe:	f2 2e       	mov	r15, r18
    1600:	03 2f       	mov	r16, r19
    1602:	14 2f       	mov	r17, r20
    1604:	b5 2f       	mov	r27, r21
    1606:	f6 2f       	mov	r31, r22
    1608:	e7 2f       	mov	r30, r23
    160a:	28 2e       	mov	r2, r24
    160c:	39 2e       	mov	r3, r25
    160e:	a0 e0       	ldi	r26, 0x00	; 0
    1610:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    1614:	84 f4       	brge	.+32     	; 0x1636 <BMP_read+0x5aa>
    1616:	21 50       	subi	r18, 0x01	; 1
    1618:	38 4f       	sbci	r19, 0xF8	; 248
    161a:	4f 4f       	sbci	r20, 0xFF	; 255
    161c:	5f 4f       	sbci	r21, 0xFF	; 255
    161e:	6f 4f       	sbci	r22, 0xFF	; 255
    1620:	7f 4f       	sbci	r23, 0xFF	; 255
    1622:	8f 4f       	sbci	r24, 0xFF	; 255
    1624:	9f 4f       	sbci	r25, 0xFF	; 255
    1626:	f2 2e       	mov	r15, r18
    1628:	03 2f       	mov	r16, r19
    162a:	14 2f       	mov	r17, r20
    162c:	b5 2f       	mov	r27, r21
    162e:	f6 2f       	mov	r31, r22
    1630:	e7 2f       	mov	r30, r23
    1632:	28 2e       	mov	r2, r24
    1634:	39 2e       	mov	r3, r25
    1636:	2f 2d       	mov	r18, r15
    1638:	30 2f       	mov	r19, r16
    163a:	41 2f       	mov	r20, r17
    163c:	5b 2f       	mov	r21, r27
    163e:	6f 2f       	mov	r22, r31
    1640:	7e 2f       	mov	r23, r30
    1642:	82 2d       	mov	r24, r2
    1644:	93 2d       	mov	r25, r3
    1646:	0b e0       	ldi	r16, 0x0B	; 11
    1648:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    164c:	a2 2e       	mov	r10, r18
    164e:	b3 2e       	mov	r11, r19
    1650:	c4 2e       	mov	r12, r20
    1652:	d5 2e       	mov	r13, r21
    1654:	e6 2e       	mov	r14, r22
    1656:	f7 2e       	mov	r15, r23
    1658:	08 2f       	mov	r16, r24
    165a:	19 2f       	mov	r17, r25
    165c:	27 2d       	mov	r18, r7
    165e:	38 2d       	mov	r19, r8
    1660:	49 2d       	mov	r20, r9
    1662:	59 89       	ldd	r21, Y+17	; 0x11
    1664:	6a 89       	ldd	r22, Y+18	; 0x12
    1666:	7b 89       	ldd	r23, Y+19	; 0x13
    1668:	8c 89       	ldd	r24, Y+20	; 0x14
    166a:	9d 89       	ldd	r25, Y+21	; 0x15
    166c:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    1670:	62 2e       	mov	r6, r18
    1672:	73 2e       	mov	r7, r19
    1674:	84 2e       	mov	r8, r20
    1676:	95 2e       	mov	r9, r21
    1678:	b6 2f       	mov	r27, r22
    167a:	a7 2f       	mov	r26, r23
    167c:	58 2e       	mov	r5, r24
    167e:	49 2e       	mov	r4, r25
	up = ((data[0] << 8) + (data[1])) & 0xFFFF;
	b6 = b5 - 4000;
	x1 = (calibrationData.B2 * (b6 * b6 / 4096)) / 2048;
	x2 = calibrationData.AC2 * b6 / 2048;
	x3 = x1 + x2;
	b3 = (((calibrationData.AC1 * (int64_t)4 + x3) << 0) + 2) / 4;
    1680:	89 e6       	ldi	r24, 0x69	; 105
    1682:	90 e2       	ldi	r25, 0x20	; 32
	x1 = (calibrationData.AC3 * b6) / 8192;
	x2 = (calibrationData.B1 * (b6 * b6 / 4096)) / 65536;
	x3 = ((x1 + x2) + 2) / 4;
	b4 = calibrationData.AC4 * (uint64_t)(x3 + 32768) / 32768;
	b7 = ((uint64_t)up - b3) * (50000 >> 0);
    1684:	fc 01       	movw	r30, r24
    1686:	31 81       	ldd	r19, Z+1	; 0x01
    1688:	20 81       	ld	r18, Z
    168a:	93 2f       	mov	r25, r19
    168c:	99 0f       	add	r25, r25
    168e:	99 0b       	sbc	r25, r25
    1690:	49 2f       	mov	r20, r25
    1692:	59 2f       	mov	r21, r25
    1694:	69 2f       	mov	r22, r25
    1696:	79 2f       	mov	r23, r25
    1698:	89 2f       	mov	r24, r25
    169a:	02 e0       	ldi	r16, 0x02	; 2
    169c:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <__ashldi3>
    16a0:	a2 2e       	mov	r10, r18
    16a2:	b3 2e       	mov	r11, r19
    16a4:	c4 2e       	mov	r12, r20
    16a6:	d5 2e       	mov	r13, r21
    16a8:	e6 2e       	mov	r14, r22
    16aa:	f7 2e       	mov	r15, r23
    16ac:	08 2f       	mov	r16, r24
    16ae:	19 2f       	mov	r17, r25
    16b0:	26 2d       	mov	r18, r6
    16b2:	37 2d       	mov	r19, r7
    16b4:	48 2d       	mov	r20, r8
    16b6:	59 2d       	mov	r21, r9
    16b8:	6b 2f       	mov	r22, r27
    16ba:	7a 2f       	mov	r23, r26
    16bc:	85 2d       	mov	r24, r5
    16be:	94 2d       	mov	r25, r4
    16c0:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    16c4:	a2 e0       	ldi	r26, 0x02	; 2
    16c6:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    16ca:	f2 2e       	mov	r15, r18
    16cc:	03 2f       	mov	r16, r19
    16ce:	14 2f       	mov	r17, r20
    16d0:	b5 2f       	mov	r27, r21
    16d2:	f6 2f       	mov	r31, r22
    16d4:	e7 2f       	mov	r30, r23
    16d6:	58 2e       	mov	r5, r24
    16d8:	69 2e       	mov	r6, r25
    16da:	a0 e0       	ldi	r26, 0x00	; 0
    16dc:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    16e0:	5c f4       	brge	.+22     	; 0x16f8 <BMP_read+0x66c>
    16e2:	a3 e0       	ldi	r26, 0x03	; 3
    16e4:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    16e8:	f2 2e       	mov	r15, r18
    16ea:	03 2f       	mov	r16, r19
    16ec:	14 2f       	mov	r17, r20
    16ee:	b5 2f       	mov	r27, r21
    16f0:	f6 2f       	mov	r31, r22
    16f2:	e7 2f       	mov	r30, r23
    16f4:	58 2e       	mov	r5, r24
    16f6:	69 2e       	mov	r6, r25
    16f8:	2f 2d       	mov	r18, r15
    16fa:	30 2f       	mov	r19, r16
    16fc:	41 2f       	mov	r20, r17
    16fe:	5b 2f       	mov	r21, r27
    1700:	6f 2f       	mov	r22, r31
    1702:	7e 2f       	mov	r23, r30
    1704:	85 2d       	mov	r24, r5
    1706:	96 2d       	mov	r25, r6
    1708:	02 e0       	ldi	r16, 0x02	; 2
    170a:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    170e:	a2 2e       	mov	r10, r18
    1710:	b3 2e       	mov	r11, r19
    1712:	c4 2e       	mov	r12, r20
    1714:	d5 2e       	mov	r13, r21
    1716:	e6 2e       	mov	r14, r22
    1718:	f7 2e       	mov	r15, r23
    171a:	08 2f       	mov	r16, r24
    171c:	19 2f       	mov	r17, r25
    171e:	2b 81       	ldd	r18, Y+3	; 0x03
    1720:	3c 81       	ldd	r19, Y+4	; 0x04
    1722:	40 e0       	ldi	r20, 0x00	; 0
    1724:	50 e0       	ldi	r21, 0x00	; 0
    1726:	60 e0       	ldi	r22, 0x00	; 0
    1728:	70 e0       	ldi	r23, 0x00	; 0
    172a:	80 e0       	ldi	r24, 0x00	; 0
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	0e 94 24 14 	call	0x2848	; 0x2848 <__subdi3>
    1732:	0f 2e       	mov	r0, r31
    1734:	f0 e5       	ldi	r31, 0x50	; 80
    1736:	af 2e       	mov	r10, r31
    1738:	f0 2d       	mov	r31, r0
    173a:	0f 2e       	mov	r0, r31
    173c:	f3 ec       	ldi	r31, 0xC3	; 195
    173e:	bf 2e       	mov	r11, r31
    1740:	f0 2d       	mov	r31, r0
    1742:	c1 2c       	mov	r12, r1
    1744:	d1 2c       	mov	r13, r1
    1746:	e1 2c       	mov	r14, r1
    1748:	f1 2c       	mov	r15, r1
    174a:	00 e0       	ldi	r16, 0x00	; 0
    174c:	10 e0       	ldi	r17, 0x00	; 0
    174e:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
	if(b7 < 0x80000000)
    1752:	2f 3f       	cpi	r18, 0xFF	; 255
    1754:	0f ef       	ldi	r16, 0xFF	; 255
    1756:	30 07       	cpc	r19, r16
    1758:	40 07       	cpc	r20, r16
    175a:	0f e7       	ldi	r16, 0x7F	; 127
    175c:	50 07       	cpc	r21, r16
    175e:	61 05       	cpc	r22, r1
    1760:	71 05       	cpc	r23, r1
    1762:	81 05       	cpc	r24, r1
    1764:	91 05       	cpc	r25, r1
    1766:	09 f0       	breq	.+2      	; 0x176a <BMP_read+0x6de>
    1768:	b0 f4       	brcc	.+44     	; 0x1796 <BMP_read+0x70a>
	{
		p = (b7 * 2)/b4;
    176a:	01 e0       	ldi	r16, 0x01	; 1
    176c:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <__ashldi3>
    1770:	a8 8c       	ldd	r10, Y+24	; 0x18
    1772:	b9 8c       	ldd	r11, Y+25	; 0x19
    1774:	ca 8c       	ldd	r12, Y+26	; 0x1a
    1776:	db 8c       	ldd	r13, Y+27	; 0x1b
    1778:	ec 8c       	ldd	r14, Y+28	; 0x1c
    177a:	fd 8c       	ldd	r15, Y+29	; 0x1d
    177c:	0e 8d       	ldd	r16, Y+30	; 0x1e
    177e:	1a a1       	ldd	r17, Y+34	; 0x22
    1780:	0e 94 3a 13 	call	0x2674	; 0x2674 <__udivdi3>
    1784:	92 2e       	mov	r9, r18
    1786:	3f 87       	std	Y+15, r19	; 0x0f
    1788:	4b 87       	std	Y+11, r20	; 0x0b
    178a:	5c 87       	std	Y+12, r21	; 0x0c
    178c:	6d 87       	std	Y+13, r22	; 0x0d
    178e:	7e 87       	std	Y+14, r23	; 0x0e
    1790:	78 2e       	mov	r7, r24
    1792:	89 2e       	mov	r8, r25
    1794:	15 c0       	rjmp	.+42     	; 0x17c0 <BMP_read+0x734>
	}
	else
	{
		p = (b7 / b4) * 2;
    1796:	a8 8c       	ldd	r10, Y+24	; 0x18
    1798:	b9 8c       	ldd	r11, Y+25	; 0x19
    179a:	ca 8c       	ldd	r12, Y+26	; 0x1a
    179c:	db 8c       	ldd	r13, Y+27	; 0x1b
    179e:	ec 8c       	ldd	r14, Y+28	; 0x1c
    17a0:	fd 8c       	ldd	r15, Y+29	; 0x1d
    17a2:	0e 8d       	ldd	r16, Y+30	; 0x1e
    17a4:	1a a1       	ldd	r17, Y+34	; 0x22
    17a6:	0e 94 3a 13 	call	0x2674	; 0x2674 <__udivdi3>
    17aa:	01 e0       	ldi	r16, 0x01	; 1
    17ac:	0e 94 d8 13 	call	0x27b0	; 0x27b0 <__ashldi3>
    17b0:	92 2e       	mov	r9, r18
    17b2:	3f 87       	std	Y+15, r19	; 0x0f
    17b4:	4b 87       	std	Y+11, r20	; 0x0b
    17b6:	5c 87       	std	Y+12, r21	; 0x0c
    17b8:	6d 87       	std	Y+13, r22	; 0x0d
    17ba:	7e 87       	std	Y+14, r23	; 0x0e
    17bc:	78 2e       	mov	r7, r24
    17be:	89 2e       	mov	r8, r25
	}
	x1 = (p / 256) * (p / 256);
    17c0:	f9 2c       	mov	r15, r9
    17c2:	0f 85       	ldd	r16, Y+15	; 0x0f
    17c4:	1b 85       	ldd	r17, Y+11	; 0x0b
    17c6:	bc 85       	ldd	r27, Y+12	; 0x0c
    17c8:	fd 85       	ldd	r31, Y+13	; 0x0d
    17ca:	ee 85       	ldd	r30, Y+14	; 0x0e
    17cc:	d7 2c       	mov	r13, r7
    17ce:	e8 2c       	mov	r14, r8
    17d0:	29 2d       	mov	r18, r9
    17d2:	30 2f       	mov	r19, r16
    17d4:	41 2f       	mov	r20, r17
    17d6:	5b 2f       	mov	r21, r27
    17d8:	6f 2f       	mov	r22, r31
    17da:	7e 2f       	mov	r23, r30
    17dc:	87 2d       	mov	r24, r7
    17de:	98 2d       	mov	r25, r8
    17e0:	a0 e0       	ldi	r26, 0x00	; 0
    17e2:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    17e6:	84 f4       	brge	.+32     	; 0x1808 <BMP_read+0x77c>
    17e8:	21 50       	subi	r18, 0x01	; 1
    17ea:	3f 4f       	sbci	r19, 0xFF	; 255
    17ec:	4f 4f       	sbci	r20, 0xFF	; 255
    17ee:	5f 4f       	sbci	r21, 0xFF	; 255
    17f0:	6f 4f       	sbci	r22, 0xFF	; 255
    17f2:	7f 4f       	sbci	r23, 0xFF	; 255
    17f4:	8f 4f       	sbci	r24, 0xFF	; 255
    17f6:	9f 4f       	sbci	r25, 0xFF	; 255
    17f8:	f2 2e       	mov	r15, r18
    17fa:	03 2f       	mov	r16, r19
    17fc:	14 2f       	mov	r17, r20
    17fe:	b5 2f       	mov	r27, r21
    1800:	f6 2f       	mov	r31, r22
    1802:	e7 2f       	mov	r30, r23
    1804:	d8 2e       	mov	r13, r24
    1806:	e9 2e       	mov	r14, r25
    1808:	2f 2d       	mov	r18, r15
    180a:	30 2f       	mov	r19, r16
    180c:	41 2f       	mov	r20, r17
    180e:	5b 2f       	mov	r21, r27
    1810:	6f 2f       	mov	r22, r31
    1812:	7e 2f       	mov	r23, r30
    1814:	8d 2d       	mov	r24, r13
    1816:	9e 2d       	mov	r25, r14
    1818:	08 e0       	ldi	r16, 0x08	; 8
    181a:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
	x1 = (x1 * 3038) / 65536;
    181e:	a2 2e       	mov	r10, r18
    1820:	b3 2e       	mov	r11, r19
    1822:	c4 2e       	mov	r12, r20
    1824:	d5 2e       	mov	r13, r21
    1826:	e6 2e       	mov	r14, r22
    1828:	f7 2e       	mov	r15, r23
    182a:	08 2f       	mov	r16, r24
    182c:	19 2f       	mov	r17, r25
    182e:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    1832:	0f 2e       	mov	r0, r31
    1834:	fe ed       	ldi	r31, 0xDE	; 222
    1836:	af 2e       	mov	r10, r31
    1838:	f0 2d       	mov	r31, r0
    183a:	0f 2e       	mov	r0, r31
    183c:	fb e0       	ldi	r31, 0x0B	; 11
    183e:	bf 2e       	mov	r11, r31
    1840:	f0 2d       	mov	r31, r0
    1842:	c1 2c       	mov	r12, r1
    1844:	d1 2c       	mov	r13, r1
    1846:	e1 2c       	mov	r14, r1
    1848:	f1 2c       	mov	r15, r1
    184a:	00 e0       	ldi	r16, 0x00	; 0
    184c:	10 e0       	ldi	r17, 0x00	; 0
    184e:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    1852:	2b 83       	std	Y+3, r18	; 0x03
    1854:	39 8b       	std	Y+17, r19	; 0x11
    1856:	4a 8b       	std	Y+18, r20	; 0x12
    1858:	5b 8b       	std	Y+19, r21	; 0x13
    185a:	6c 8b       	std	Y+20, r22	; 0x14
    185c:	7d 8b       	std	Y+21, r23	; 0x15
    185e:	8e 8b       	std	Y+22, r24	; 0x16
    1860:	9f 8b       	std	Y+23, r25	; 0x17
	x2 = (-7357 * p) / 65536;
	p = p + (x1 + x2 + 3791) / 16;
    1862:	0f 2e       	mov	r0, r31
    1864:	f3 e4       	ldi	r31, 0x43	; 67
    1866:	af 2e       	mov	r10, r31
    1868:	f0 2d       	mov	r31, r0
    186a:	0f 2e       	mov	r0, r31
    186c:	f3 ee       	ldi	r31, 0xE3	; 227
    186e:	bf 2e       	mov	r11, r31
    1870:	f0 2d       	mov	r31, r0
    1872:	cc 24       	eor	r12, r12
    1874:	ca 94       	dec	r12
    1876:	dd 24       	eor	r13, r13
    1878:	da 94       	dec	r13
    187a:	ee 24       	eor	r14, r14
    187c:	ea 94       	dec	r14
    187e:	ff 24       	eor	r15, r15
    1880:	fa 94       	dec	r15
    1882:	0f ef       	ldi	r16, 0xFF	; 255
    1884:	1f ef       	ldi	r17, 0xFF	; 255
    1886:	29 2d       	mov	r18, r9
    1888:	3f 85       	ldd	r19, Y+15	; 0x0f
    188a:	4b 85       	ldd	r20, Y+11	; 0x0b
    188c:	5c 85       	ldd	r21, Y+12	; 0x0c
    188e:	6d 85       	ldd	r22, Y+13	; 0x0d
    1890:	7e 85       	ldd	r23, Y+14	; 0x0e
    1892:	87 2d       	mov	r24, r7
    1894:	98 2d       	mov	r25, r8
    1896:	0e 94 ae 12 	call	0x255c	; 0x255c <__muldi3>
    189a:	62 2e       	mov	r6, r18
    189c:	53 2e       	mov	r5, r19
    189e:	44 2e       	mov	r4, r20
    18a0:	35 2e       	mov	r3, r21
    18a2:	26 2e       	mov	r2, r22
    18a4:	e7 2f       	mov	r30, r23
    18a6:	a8 2e       	mov	r10, r24
    18a8:	b9 2e       	mov	r11, r25
    18aa:	a0 e0       	ldi	r26, 0x00	; 0
    18ac:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    18b0:	84 f4       	brge	.+32     	; 0x18d2 <BMP_read+0x846>
    18b2:	21 50       	subi	r18, 0x01	; 1
    18b4:	31 09       	sbc	r19, r1
    18b6:	4f 4f       	sbci	r20, 0xFF	; 255
    18b8:	5f 4f       	sbci	r21, 0xFF	; 255
    18ba:	6f 4f       	sbci	r22, 0xFF	; 255
    18bc:	7f 4f       	sbci	r23, 0xFF	; 255
    18be:	8f 4f       	sbci	r24, 0xFF	; 255
    18c0:	9f 4f       	sbci	r25, 0xFF	; 255
    18c2:	62 2e       	mov	r6, r18
    18c4:	53 2e       	mov	r5, r19
    18c6:	44 2e       	mov	r4, r20
    18c8:	35 2e       	mov	r3, r21
    18ca:	26 2e       	mov	r2, r22
    18cc:	e7 2f       	mov	r30, r23
    18ce:	a8 2e       	mov	r10, r24
    18d0:	b9 2e       	mov	r11, r25
    18d2:	26 2d       	mov	r18, r6
    18d4:	35 2d       	mov	r19, r5
    18d6:	44 2d       	mov	r20, r4
    18d8:	53 2d       	mov	r21, r3
    18da:	62 2d       	mov	r22, r2
    18dc:	7e 2f       	mov	r23, r30
    18de:	8a 2d       	mov	r24, r10
    18e0:	9b 2d       	mov	r25, r11
    18e2:	00 e1       	ldi	r16, 0x10	; 16
    18e4:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    18e8:	22 2e       	mov	r2, r18
    18ea:	33 2e       	mov	r3, r19
    18ec:	44 2e       	mov	r4, r20
    18ee:	55 2e       	mov	r5, r21
    18f0:	66 2e       	mov	r6, r22
    18f2:	b7 2f       	mov	r27, r23
    18f4:	f8 2f       	mov	r31, r24
    18f6:	e9 2f       	mov	r30, r25
    18f8:	eb 80       	ldd	r14, Y+3	; 0x03
    18fa:	d9 88       	ldd	r13, Y+17	; 0x11
    18fc:	ca 88       	ldd	r12, Y+18	; 0x12
    18fe:	bb 88       	ldd	r11, Y+19	; 0x13
    1900:	ac 88       	ldd	r10, Y+20	; 0x14
    1902:	1d 89       	ldd	r17, Y+21	; 0x15
    1904:	fe 88       	ldd	r15, Y+22	; 0x16
    1906:	0f 89       	ldd	r16, Y+23	; 0x17
    1908:	2e 2d       	mov	r18, r14
    190a:	3d 2d       	mov	r19, r13
    190c:	4c 2d       	mov	r20, r12
    190e:	5b 2d       	mov	r21, r11
    1910:	6a 2d       	mov	r22, r10
    1912:	71 2f       	mov	r23, r17
    1914:	8f 2d       	mov	r24, r15
    1916:	90 2f       	mov	r25, r16
    1918:	a0 e0       	ldi	r26, 0x00	; 0
    191a:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    191e:	84 f4       	brge	.+32     	; 0x1940 <BMP_read+0x8b4>
    1920:	21 50       	subi	r18, 0x01	; 1
    1922:	31 09       	sbc	r19, r1
    1924:	4f 4f       	sbci	r20, 0xFF	; 255
    1926:	5f 4f       	sbci	r21, 0xFF	; 255
    1928:	6f 4f       	sbci	r22, 0xFF	; 255
    192a:	7f 4f       	sbci	r23, 0xFF	; 255
    192c:	8f 4f       	sbci	r24, 0xFF	; 255
    192e:	9f 4f       	sbci	r25, 0xFF	; 255
    1930:	e2 2e       	mov	r14, r18
    1932:	d3 2e       	mov	r13, r19
    1934:	c4 2e       	mov	r12, r20
    1936:	b5 2e       	mov	r11, r21
    1938:	a6 2e       	mov	r10, r22
    193a:	17 2f       	mov	r17, r23
    193c:	f8 2e       	mov	r15, r24
    193e:	09 2f       	mov	r16, r25
    1940:	2e 2d       	mov	r18, r14
    1942:	3d 2d       	mov	r19, r13
    1944:	4c 2d       	mov	r20, r12
    1946:	5b 2d       	mov	r21, r11
    1948:	6a 2d       	mov	r22, r10
    194a:	71 2f       	mov	r23, r17
    194c:	8f 2d       	mov	r24, r15
    194e:	90 2f       	mov	r25, r16
    1950:	00 e1       	ldi	r16, 0x10	; 16
    1952:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    1956:	a2 2e       	mov	r10, r18
    1958:	b3 2e       	mov	r11, r19
    195a:	c4 2e       	mov	r12, r20
    195c:	d5 2e       	mov	r13, r21
    195e:	e6 2e       	mov	r14, r22
    1960:	f7 2e       	mov	r15, r23
    1962:	08 2f       	mov	r16, r24
    1964:	19 2f       	mov	r17, r25
    1966:	22 2d       	mov	r18, r2
    1968:	33 2d       	mov	r19, r3
    196a:	44 2d       	mov	r20, r4
    196c:	55 2d       	mov	r21, r5
    196e:	66 2d       	mov	r22, r6
    1970:	7b 2f       	mov	r23, r27
    1972:	8f 2f       	mov	r24, r31
    1974:	9e 2f       	mov	r25, r30
    1976:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    197a:	21 53       	subi	r18, 0x31	; 49
    197c:	31 4f       	sbci	r19, 0xF1	; 241
    197e:	4f 4f       	sbci	r20, 0xFF	; 255
    1980:	5f 4f       	sbci	r21, 0xFF	; 255
    1982:	6f 4f       	sbci	r22, 0xFF	; 255
    1984:	7f 4f       	sbci	r23, 0xFF	; 255
    1986:	8f 4f       	sbci	r24, 0xFF	; 255
    1988:	9f 4f       	sbci	r25, 0xFF	; 255
    198a:	f2 2e       	mov	r15, r18
    198c:	03 2f       	mov	r16, r19
    198e:	14 2f       	mov	r17, r20
    1990:	b5 2f       	mov	r27, r21
    1992:	f6 2f       	mov	r31, r22
    1994:	e7 2f       	mov	r30, r23
    1996:	28 2e       	mov	r2, r24
    1998:	39 2e       	mov	r3, r25
    199a:	a0 e0       	ldi	r26, 0x00	; 0
    199c:	0e 94 2d 14 	call	0x285a	; 0x285a <__cmpdi2_s8>
    19a0:	5c f4       	brge	.+22     	; 0x19b8 <BMP_read+0x92c>
    19a2:	af e0       	ldi	r26, 0x0F	; 15
    19a4:	0e 94 18 14 	call	0x2830	; 0x2830 <__adddi3_s8>
    19a8:	f2 2e       	mov	r15, r18
    19aa:	03 2f       	mov	r16, r19
    19ac:	14 2f       	mov	r17, r20
    19ae:	b5 2f       	mov	r27, r21
    19b0:	f6 2f       	mov	r31, r22
    19b2:	e7 2f       	mov	r30, r23
    19b4:	28 2e       	mov	r2, r24
    19b6:	39 2e       	mov	r3, r25
    19b8:	2f 2d       	mov	r18, r15
    19ba:	30 2f       	mov	r19, r16
    19bc:	41 2f       	mov	r20, r17
    19be:	5b 2f       	mov	r21, r27
    19c0:	6f 2f       	mov	r22, r31
    19c2:	7e 2f       	mov	r23, r30
    19c4:	82 2d       	mov	r24, r2
    19c6:	93 2d       	mov	r25, r3
    19c8:	04 e0       	ldi	r16, 0x04	; 4
    19ca:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__ashrdi3>
    19ce:	a2 2e       	mov	r10, r18
    19d0:	b3 2e       	mov	r11, r19
    19d2:	c4 2e       	mov	r12, r20
    19d4:	d5 2e       	mov	r13, r21
    19d6:	e6 2e       	mov	r14, r22
    19d8:	f7 2e       	mov	r15, r23
    19da:	08 2f       	mov	r16, r24
    19dc:	19 2f       	mov	r17, r25
	*druck = (uint16_t) (p/10);
    19de:	29 2d       	mov	r18, r9
    19e0:	3f 85       	ldd	r19, Y+15	; 0x0f
    19e2:	4b 85       	ldd	r20, Y+11	; 0x0b
    19e4:	5c 85       	ldd	r21, Y+12	; 0x0c
    19e6:	6d 85       	ldd	r22, Y+13	; 0x0d
    19e8:	7e 85       	ldd	r23, Y+14	; 0x0e
    19ea:	87 2d       	mov	r24, r7
    19ec:	98 2d       	mov	r25, r8
    19ee:	0e 94 0f 14 	call	0x281e	; 0x281e <__adddi3>
    19f2:	0f 2e       	mov	r0, r31
    19f4:	fa e0       	ldi	r31, 0x0A	; 10
    19f6:	af 2e       	mov	r10, r31
    19f8:	f0 2d       	mov	r31, r0
    19fa:	b1 2c       	mov	r11, r1
    19fc:	c1 2c       	mov	r12, r1
    19fe:	d1 2c       	mov	r13, r1
    1a00:	e1 2c       	mov	r14, r1
    1a02:	f1 2c       	mov	r15, r1
    1a04:	00 e0       	ldi	r16, 0x00	; 0
    1a06:	10 e0       	ldi	r17, 0x00	; 0
    1a08:	0e 94 09 13 	call	0x2612	; 0x2612 <__divdi3>
    1a0c:	af 8d       	ldd	r26, Y+31	; 0x1f
    1a0e:	b8 a1       	ldd	r27, Y+32	; 0x20
    1a10:	2c 93       	st	X, r18
    1a12:	11 96       	adiw	r26, 0x01	; 1
    1a14:	3c 93       	st	X, r19
	
	return true;
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	a2 96       	adiw	r28, 0x22	; 34
    1a1a:	cd bf       	out	0x3d, r28	; 61
    1a1c:	de bf       	out	0x3e, r29	; 62
    1a1e:	df 91       	pop	r29
    1a20:	cf 91       	pop	r28
    1a22:	1f 91       	pop	r17
    1a24:	0f 91       	pop	r16
    1a26:	ff 90       	pop	r15
    1a28:	ef 90       	pop	r14
    1a2a:	df 90       	pop	r13
    1a2c:	cf 90       	pop	r12
    1a2e:	bf 90       	pop	r11
    1a30:	af 90       	pop	r10
    1a32:	9f 90       	pop	r9
    1a34:	8f 90       	pop	r8
    1a36:	7f 90       	pop	r7
    1a38:	6f 90       	pop	r6
    1a3a:	5f 90       	pop	r5
    1a3c:	4f 90       	pop	r4
    1a3e:	3f 90       	pop	r3
    1a40:	2f 90       	pop	r2
    1a42:	08 95       	ret

00001a44 <DHT_init>:

#define TIMEOUT 85 //Abort Reading after "x" s

void DHT_init()
{
	DHT_PORT.DIRSET = (1<<DHT_VCC);
    1a44:	81 e0       	ldi	r24, 0x01	; 1
    1a46:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x700641>
    1a4a:	08 95       	ret

00001a4c <DHT_on>:
}

void DHT_on()
{
	DHT_PORT.OUTSET = (1<<DHT_VCC);
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x700645>
    1a52:	08 95       	ret

00001a54 <DHT_off>:
}

void DHT_off()
{
	DHT_PORT.OUTCLR = (1<<DHT_VCC);
    1a54:	81 e0       	ldi	r24, 0x01	; 1
    1a56:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
    1a5a:	08 95       	ret

00001a5c <DHT_read>:
}

bool DHT_read(uint16_t* feuchte, int16_t* temp)
{
    1a5c:	ef 92       	push	r14
    1a5e:	ff 92       	push	r15
    1a60:	0f 93       	push	r16
    1a62:	1f 93       	push	r17
    1a64:	cf 93       	push	r28
    1a66:	df 93       	push	r29
    1a68:	cd b7       	in	r28, 0x3d	; 61
    1a6a:	de b7       	in	r29, 0x3e	; 62
    1a6c:	ad 97       	sbiw	r28, 0x2d	; 45
    1a6e:	cd bf       	out	0x3d, r28	; 61
    1a70:	de bf       	out	0x3e, r29	; 62
    1a72:	7c 01       	movw	r14, r24
	uint8_t data[5];
	uint8_t timings[40];

	//Send Start condition
	// pull pin down for 18 milliseconds
	DHT_PORT.DIRSET = (1<<DHT_DATA);
    1a74:	e0 e4       	ldi	r30, 0x40	; 64
    1a76:	f6 e0       	ldi	r31, 0x06	; 6
    1a78:	80 e1       	ldi	r24, 0x10	; 16
    1a7a:	81 83       	std	Z+1, r24	; 0x01
	DHT_PORT.OUTSET = (1<<DHT_DATA);
    1a7c:	85 83       	std	Z+5, r24	; 0x05
    1a7e:	a7 e8       	ldi	r26, 0x87	; 135
    1a80:	b3 e1       	ldi	r27, 0x13	; 19
    1a82:	11 97       	sbiw	r26, 0x01	; 1
    1a84:	f1 f7       	brne	.-4      	; 0x1a82 <DHT_read+0x26>
    1a86:	00 c0       	rjmp	.+0      	; 0x1a88 <DHT_read+0x2c>
    1a88:	00 00       	nop
	_delay_ms(10);
	DHT_PORT.OUTCLR = (1<<DHT_DATA);
    1a8a:	86 83       	std	Z+6, r24	; 0x06
    1a8c:	a7 e2       	ldi	r26, 0x27	; 39
    1a8e:	b3 e2       	ldi	r27, 0x23	; 35
    1a90:	11 97       	sbiw	r26, 0x01	; 1
    1a92:	f1 f7       	brne	.-4      	; 0x1a90 <DHT_read+0x34>
    1a94:	00 c0       	rjmp	.+0      	; 0x1a96 <DHT_read+0x3a>
    1a96:	00 00       	nop
	_delay_ms(18);
	// then pull it up for 40 microseconds
	DHT_PORT.OUTSET = (1<<DHT_DATA);
    1a98:	85 83       	std	Z+5, r24	; 0x05
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1a9a:	ba e1       	ldi	r27, 0x1A	; 26
    1a9c:	ba 95       	dec	r27
    1a9e:	f1 f7       	brne	.-4      	; 0x1a9c <DHT_read+0x40>
    1aa0:	00 c0       	rjmp	.+0      	; 0x1aa2 <DHT_read+0x46>
	_delay_us(40);
	// prepare to read the pin
	DHT_PORT.DIRCLR = (1<<DHT_DATA);
    1aa2:	82 83       	std	Z+2, r24	; 0x02
	// detect change and read data
	for ( i=0; i< TIMEOUT; i++)
    1aa4:	10 e0       	ldi	r17, 0x00	; 0

bool DHT_read(uint16_t* feuchte, int16_t* temp)
{
	uint8_t laststate = (1<<DHT_DATA);
	uint8_t counter = 0;
	uint8_t j = 0, i;
    1aa6:	00 e0       	ldi	r16, 0x00	; 0
    1aa8:	1f c0       	rjmp	.+62     	; 0x1ae8 <DHT_read+0x8c>
	DHT_PORT.DIRCLR = (1<<DHT_DATA);
	// detect change and read data
	for ( i=0; i< TIMEOUT; i++)
	{
		counter = 0;
		while (((DHT_PORT.IN & DHT_DATA_bm) == laststate) && (counter < 128))
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
		{
			counter++;
    1aac:	9f 5f       	subi	r25, 0xFF	; 255
	DHT_PORT.DIRCLR = (1<<DHT_DATA);
	// detect change and read data
	for ( i=0; i< TIMEOUT; i++)
	{
		counter = 0;
		while (((DHT_PORT.IN & DHT_DATA_bm) == laststate) && (counter < 128))
    1aae:	20 85       	ldd	r18, Z+8	; 0x08
    1ab0:	20 71       	andi	r18, 0x10	; 16
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	24 17       	cp	r18, r20
    1ab6:	35 07       	cpc	r19, r21
    1ab8:	11 f4       	brne	.+4      	; 0x1abe <DHT_read+0x62>
    1aba:	99 23       	and	r25, r25
    1abc:	bc f7       	brge	.-18     	; 0x1aac <DHT_read+0x50>
			counter++;
		#if (F_CPU  > 2000000UL)
			_delay_us(1);
		#endif
		}
		laststate = (DHT_PORT.IN & DHT_DATA_bm);
    1abe:	80 85       	ldd	r24, Z+8	; 0x08
    1ac0:	80 71       	andi	r24, 0x10	; 16
			if (counter == 128) break;
    1ac2:	90 38       	cpi	r25, 0x80	; 128
    1ac4:	09 f4       	brne	.+2      	; 0x1ac8 <DHT_read+0x6c>
    1ac6:	68 c0       	rjmp	.+208    	; 0x1b98 <DHT_read+0x13c>
			// ignore first 3 transitions
		if ((i >= 4) && (i%2 == 0)) 
    1ac8:	14 30       	cpi	r17, 0x04	; 4
    1aca:	50 f0       	brcs	.+20     	; 0x1ae0 <DHT_read+0x84>
    1acc:	10 fd       	sbrc	r17, 0
    1ace:	08 c0       	rjmp	.+16     	; 0x1ae0 <DHT_read+0x84>
		{
			timings[j] = counter;
    1ad0:	a6 e0       	ldi	r26, 0x06	; 6
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	ac 0f       	add	r26, r28
    1ad6:	bd 1f       	adc	r27, r29
    1ad8:	a0 0f       	add	r26, r16
    1ada:	b1 1d       	adc	r27, r1
    1adc:	9c 93       	st	X, r25
			j++;
    1ade:	0f 5f       	subi	r16, 0xFF	; 255
	DHT_PORT.OUTSET = (1<<DHT_DATA);
	_delay_us(40);
	// prepare to read the pin
	DHT_PORT.DIRCLR = (1<<DHT_DATA);
	// detect change and read data
	for ( i=0; i< TIMEOUT; i++)
    1ae0:	1f 5f       	subi	r17, 0xFF	; 255
    1ae2:	15 35       	cpi	r17, 0x55	; 85
    1ae4:	09 f4       	brne	.+2      	; 0x1ae8 <DHT_read+0x8c>
    1ae6:	58 c0       	rjmp	.+176    	; 0x1b98 <DHT_read+0x13c>
	{
		counter = 0;
		while (((DHT_PORT.IN & DHT_DATA_bm) == laststate) && (counter < 128))
    1ae8:	40 85       	ldd	r20, Z+8	; 0x08
    1aea:	40 71       	andi	r20, 0x10	; 16
    1aec:	50 e0       	ldi	r21, 0x00	; 0
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	48 17       	cp	r20, r24
    1af2:	59 07       	cpc	r21, r25
    1af4:	d1 f2       	breq	.-76     	; 0x1aaa <DHT_read+0x4e>
    1af6:	4c c0       	rjmp	.+152    	; 0x1b90 <DHT_read+0x134>
	if (j >= 40) 
	{	
		for (uint8_t x=0; x < 40; x++)
		{
			// shove each bit into the storage bytes
			data[x/8] <<= 1;
    1af8:	29 2f       	mov	r18, r25
    1afa:	26 95       	lsr	r18
    1afc:	26 95       	lsr	r18
    1afe:	26 95       	lsr	r18
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	e1 e0       	ldi	r30, 0x01	; 1
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	ec 0f       	add	r30, r28
    1b08:	fd 1f       	adc	r31, r29
    1b0a:	e2 0f       	add	r30, r18
    1b0c:	f3 1f       	adc	r31, r19
    1b0e:	80 81       	ld	r24, Z
    1b10:	88 0f       	add	r24, r24
    1b12:	80 83       	st	Z, r24
			if (timings[x] > 8)
    1b14:	ed 91       	ld	r30, X+
    1b16:	e9 30       	cpi	r30, 0x09	; 9
    1b18:	40 f0       	brcs	.+16     	; 0x1b2a <DHT_read+0xce>
			{
				data[x/8] |= 1;	
    1b1a:	e1 e0       	ldi	r30, 0x01	; 1
    1b1c:	f0 e0       	ldi	r31, 0x00	; 0
    1b1e:	ec 0f       	add	r30, r28
    1b20:	fd 1f       	adc	r31, r29
    1b22:	e2 0f       	add	r30, r18
    1b24:	f3 1f       	adc	r31, r19
    1b26:	81 60       	ori	r24, 0x01	; 1
    1b28:	80 83       	st	Z, r24
	}
		// check we read 40 bits (8bit x 5 ) + verify checksum in the last byte
	// print it out if data is good
	if (j >= 40) 
	{	
		for (uint8_t x=0; x < 40; x++)
    1b2a:	9f 5f       	subi	r25, 0xFF	; 255
    1b2c:	98 32       	cpi	r25, 0x28	; 40
    1b2e:	21 f7       	brne	.-56     	; 0x1af8 <DHT_read+0x9c>
			if (timings[x] > 8)
			{
				data[x/8] |= 1;	
			}				
		}
		if(data[4] == ((data[0] + data[1] + data[2] + data[3]) & 0xFF)) 
    1b30:	e9 81       	ldd	r30, Y+1	; 0x01
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	4a 81       	ldd	r20, Y+2	; 0x02
    1b36:	50 e0       	ldi	r21, 0x00	; 0
    1b38:	ab 81       	ldd	r26, Y+3	; 0x03
    1b3a:	2c 81       	ldd	r18, Y+4	; 0x04
    1b3c:	30 e0       	ldi	r19, 0x00	; 0
    1b3e:	0d 81       	ldd	r16, Y+5	; 0x05
    1b40:	10 e0       	ldi	r17, 0x00	; 0
    1b42:	cf 01       	movw	r24, r30
    1b44:	84 0f       	add	r24, r20
    1b46:	95 1f       	adc	r25, r21
    1b48:	8a 0f       	add	r24, r26
    1b4a:	91 1d       	adc	r25, r1
    1b4c:	82 0f       	add	r24, r18
    1b4e:	93 1f       	adc	r25, r19
    1b50:	99 27       	eor	r25, r25
    1b52:	08 17       	cp	r16, r24
    1b54:	19 07       	cpc	r17, r25
    1b56:	c1 f4       	brne	.+48     	; 0x1b88 <DHT_read+0x12c>
		{
		#ifdef DHT22
			int16_t t, h;
			h = (int16_t)((data[0] << 8) + data[1]);
    1b58:	fe 2f       	mov	r31, r30
    1b5a:	ee 27       	eor	r30, r30
    1b5c:	4e 0f       	add	r20, r30
    1b5e:	5f 1f       	adc	r21, r31
			t = (int16_t)(((data[2] & 0x7F) << 8) + data[3]);
    1b60:	8a 2f       	mov	r24, r26
    1b62:	8f 77       	andi	r24, 0x7F	; 127
    1b64:	90 e0       	ldi	r25, 0x00	; 0
    1b66:	98 2f       	mov	r25, r24
    1b68:	88 27       	eor	r24, r24
    1b6a:	28 0f       	add	r18, r24
    1b6c:	39 1f       	adc	r19, r25
			if ((data[2] & 0x80) != 0)  {t *= -1;}
    1b6e:	aa 23       	and	r26, r26
    1b70:	1c f4       	brge	.+6      	; 0x1b78 <DHT_read+0x11c>
    1b72:	31 95       	neg	r19
    1b74:	21 95       	neg	r18
    1b76:	31 09       	sbc	r19, r1
		
			*feuchte = h;
    1b78:	f7 01       	movw	r30, r14
    1b7a:	40 83       	st	Z, r20
    1b7c:	51 83       	std	Z+1, r21	; 0x01
			*temp = t;
    1b7e:	db 01       	movw	r26, r22
    1b80:	2d 93       	st	X+, r18
    1b82:	3c 93       	st	X, r19
		#ifdef DHT11
			*feuchte = data[0];
			*temp = data[2];
		#endif
		
			return true;
    1b84:	81 e0       	ldi	r24, 0x01	; 1
    1b86:	0e c0       	rjmp	.+28     	; 0x1ba4 <DHT_read+0x148>
	}
	else
	{
		return false;
	}
	return false;
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	0c c0       	rjmp	.+24     	; 0x1ba4 <DHT_read+0x148>
			return true;
		}
	}
	else
	{
		return false;
    1b8c:	80 e0       	ldi	r24, 0x00	; 0
    1b8e:	0a c0       	rjmp	.+20     	; 0x1ba4 <DHT_read+0x148>
			counter++;
		#if (F_CPU  > 2000000UL)
			_delay_us(1);
		#endif
		}
		laststate = (DHT_PORT.IN & DHT_DATA_bm);
    1b90:	80 85       	ldd	r24, Z+8	; 0x08
    1b92:	80 71       	andi	r24, 0x10	; 16
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	98 cf       	rjmp	.-208    	; 0x1ac8 <DHT_read+0x6c>
			j++;
		}
	}
		// check we read 40 bits (8bit x 5 ) + verify checksum in the last byte
	// print it out if data is good
	if (j >= 40) 
    1b98:	08 32       	cpi	r16, 0x28	; 40
    1b9a:	c0 f3       	brcs	.-16     	; 0x1b8c <DHT_read+0x130>
    1b9c:	de 01       	movw	r26, r28
    1b9e:	16 96       	adiw	r26, 0x06	; 6
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	aa cf       	rjmp	.-172    	; 0x1af8 <DHT_read+0x9c>
	else
	{
		return false;
	}
	return false;
    1ba4:	ad 96       	adiw	r28, 0x2d	; 45
    1ba6:	cd bf       	out	0x3d, r28	; 61
    1ba8:	de bf       	out	0x3e, r29	; 62
    1baa:	df 91       	pop	r29
    1bac:	cf 91       	pop	r28
    1bae:	1f 91       	pop	r17
    1bb0:	0f 91       	pop	r16
    1bb2:	ff 90       	pop	r15
    1bb4:	ef 90       	pop	r14
    1bb6:	08 95       	ret

00001bb8 <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1bb8:	8f ef       	ldi	r24, 0xFF	; 255
    1bba:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1bbe:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    1bc2:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1bc6:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1bca:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1bce:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1bd2:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
    1bdc:	08 95       	ret

00001bde <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1bde:	cf 93       	push	r28
    1be0:	df 93       	push	r29
    1be2:	1f 92       	push	r1
    1be4:	cd b7       	in	r28, 0x3d	; 61
    1be6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1be8:	9f b7       	in	r25, 0x3f	; 63
    1bea:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1bec:	f8 94       	cli
	return flags;
    1bee:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1bf0:	e8 2f       	mov	r30, r24
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	e0 59       	subi	r30, 0x90	; 144
    1bf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf8:	60 95       	com	r22
    1bfa:	80 81       	ld	r24, Z
    1bfc:	68 23       	and	r22, r24
    1bfe:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c00:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c02:	0f 90       	pop	r0
    1c04:	df 91       	pop	r29
    1c06:	cf 91       	pop	r28
    1c08:	08 95       	ret

00001c0a <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1c0a:	cf 93       	push	r28
    1c0c:	df 93       	push	r29
    1c0e:	1f 92       	push	r1
    1c10:	cd b7       	in	r28, 0x3d	; 61
    1c12:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c14:	9f b7       	in	r25, 0x3f	; 63
    1c16:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c18:	f8 94       	cli
	return flags;
    1c1a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1c1c:	e8 2f       	mov	r30, r24
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	e0 59       	subi	r30, 0x90	; 144
    1c22:	ff 4f       	sbci	r31, 0xFF	; 255
    1c24:	80 81       	ld	r24, Z
    1c26:	68 2b       	or	r22, r24
    1c28:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c2a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c2c:	0f 90       	pop	r0
    1c2e:	df 91       	pop	r29
    1c30:	cf 91       	pop	r28
    1c32:	08 95       	ret

00001c34 <send_address>:
		if(!send_byte(buffer[i])) { break; }
	}
	
	send_stop_condition();
	return i==len;
}
    1c34:	88 0f       	add	r24, r24
    1c36:	68 0f       	add	r22, r24
    1c38:	60 93 86 04 	sts	0x0486, r22	; 0x800486 <__TEXT_REGION_LENGTH__+0x700486>
    1c3c:	e0 e8       	ldi	r30, 0x80	; 128
    1c3e:	f4 e0       	ldi	r31, 0x04	; 4
    1c40:	84 81       	ldd	r24, Z+4	; 0x04
    1c42:	86 fd       	sbrc	r24, 6
    1c44:	03 c0       	rjmp	.+6      	; 0x1c4c <send_address+0x18>
    1c46:	84 81       	ldd	r24, Z+4	; 0x04
    1c48:	88 23       	and	r24, r24
    1c4a:	d4 f7       	brge	.-12     	; 0x1c40 <send_address+0xc>
    1c4c:	80 91 84 04 	lds	r24, 0x0484	; 0x800484 <__TEXT_REGION_LENGTH__+0x700484>
    1c50:	82 95       	swap	r24
    1c52:	81 70       	andi	r24, 0x01	; 1
    1c54:	91 e0       	ldi	r25, 0x01	; 1
    1c56:	89 27       	eor	r24, r25
    1c58:	08 95       	ret

00001c5a <send_byte>:
    1c5a:	80 93 87 04 	sts	0x0487, r24	; 0x800487 <__TEXT_REGION_LENGTH__+0x700487>
    1c5e:	e0 e8       	ldi	r30, 0x80	; 128
    1c60:	f4 e0       	ldi	r31, 0x04	; 4
    1c62:	84 81       	ldd	r24, Z+4	; 0x04
    1c64:	86 fd       	sbrc	r24, 6
    1c66:	03 c0       	rjmp	.+6      	; 0x1c6e <send_byte+0x14>
    1c68:	84 81       	ldd	r24, Z+4	; 0x04
    1c6a:	88 23       	and	r24, r24
    1c6c:	d4 f7       	brge	.-12     	; 0x1c62 <send_byte+0x8>
    1c6e:	80 91 84 04 	lds	r24, 0x0484	; 0x800484 <__TEXT_REGION_LENGTH__+0x700484>
    1c72:	82 95       	swap	r24
    1c74:	81 70       	andi	r24, 0x01	; 1
    1c76:	91 e0       	ldi	r25, 0x01	; 1
    1c78:	89 27       	eor	r24, r25
    1c7a:	08 95       	ret

00001c7c <read_byte>:
    1c7c:	dc 01       	movw	r26, r24
    1c7e:	e0 e8       	ldi	r30, 0x80	; 128
    1c80:	f4 e0       	ldi	r31, 0x04	; 4
    1c82:	94 81       	ldd	r25, Z+4	; 0x04
    1c84:	96 fd       	sbrc	r25, 6
    1c86:	03 c0       	rjmp	.+6      	; 0x1c8e <read_byte+0x12>
    1c88:	94 81       	ldd	r25, Z+4	; 0x04
    1c8a:	99 23       	and	r25, r25
    1c8c:	d4 f7       	brge	.-12     	; 0x1c82 <read_byte+0x6>
    1c8e:	e0 e8       	ldi	r30, 0x80	; 128
    1c90:	f4 e0       	ldi	r31, 0x04	; 4
    1c92:	87 81       	ldd	r24, Z+7	; 0x07
    1c94:	8c 93       	st	X, r24
    1c96:	84 81       	ldd	r24, Z+4	; 0x04
    1c98:	82 ff       	sbrs	r24, 2
    1c9a:	08 c0       	rjmp	.+16     	; 0x1cac <read_byte+0x30>
    1c9c:	80 91 84 04 	lds	r24, 0x0484	; 0x800484 <__TEXT_REGION_LENGTH__+0x700484>
    1ca0:	86 fb       	bst	r24, 6
    1ca2:	99 27       	eor	r25, r25
    1ca4:	90 f9       	bld	r25, 0
    1ca6:	81 e0       	ldi	r24, 0x01	; 1
    1ca8:	89 27       	eor	r24, r25
    1caa:	01 c0       	rjmp	.+2      	; 0x1cae <read_byte+0x32>
    1cac:	81 e0       	ldi	r24, 0x01	; 1
    1cae:	81 70       	andi	r24, 0x01	; 1
    1cb0:	08 95       	ret

00001cb2 <i2c_enable>:
    1cb2:	60 e4       	ldi	r22, 0x40	; 64
    1cb4:	83 e0       	ldi	r24, 0x03	; 3
    1cb6:	0e 94 ef 0d 	call	0x1bde	; 0x1bde <sysclk_enable_module>
    1cba:	08 95       	ret

00001cbc <i2c_disable>:
    1cbc:	60 e4       	ldi	r22, 0x40	; 64
    1cbe:	83 e0       	ldi	r24, 0x03	; 3
    1cc0:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <sysclk_disable_module>
    1cc4:	08 95       	ret

00001cc6 <i2c_init>:
    1cc6:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <i2c_enable>
    1cca:	e0 e4       	ldi	r30, 0x40	; 64
    1ccc:	f6 e0       	ldi	r31, 0x06	; 6
    1cce:	80 89       	ldd	r24, Z+16	; 0x10
    1cd0:	88 61       	ori	r24, 0x18	; 24
    1cd2:	80 8b       	std	Z+16, r24	; 0x10
    1cd4:	81 89       	ldd	r24, Z+17	; 0x11
    1cd6:	88 61       	ori	r24, 0x18	; 24
    1cd8:	81 8b       	std	Z+17, r24	; 0x11
    1cda:	e0 e8       	ldi	r30, 0x80	; 128
    1cdc:	f4 e0       	ldi	r31, 0x04	; 4
    1cde:	85 e0       	ldi	r24, 0x05	; 5
    1ce0:	85 83       	std	Z+5, r24	; 0x05
    1ce2:	88 e0       	ldi	r24, 0x08	; 8
    1ce4:	81 83       	std	Z+1, r24	; 0x01
    1ce6:	81 e0       	ldi	r24, 0x01	; 1
    1ce8:	84 83       	std	Z+4, r24	; 0x04
    1cea:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <i2c_disable>
    1cee:	08 95       	ret

00001cf0 <i2c_send_oppcode>:
    1cf0:	cf 93       	push	r28
    1cf2:	c6 2f       	mov	r28, r22
    1cf4:	60 e0       	ldi	r22, 0x00	; 0
    1cf6:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1cfa:	81 11       	cpse	r24, r1
    1cfc:	04 c0       	rjmp	.+8      	; 0x1d06 <i2c_send_oppcode+0x16>
    1cfe:	93 e0       	ldi	r25, 0x03	; 3
    1d00:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d04:	0c c0       	rjmp	.+24     	; 0x1d1e <i2c_send_oppcode+0x2e>
    1d06:	8c 2f       	mov	r24, r28
    1d08:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <send_byte>
    1d0c:	81 11       	cpse	r24, r1
    1d0e:	04 c0       	rjmp	.+8      	; 0x1d18 <i2c_send_oppcode+0x28>
    1d10:	93 e0       	ldi	r25, 0x03	; 3
    1d12:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d16:	03 c0       	rjmp	.+6      	; 0x1d1e <i2c_send_oppcode+0x2e>
    1d18:	93 e0       	ldi	r25, 0x03	; 3
    1d1a:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d1e:	cf 91       	pop	r28
    1d20:	08 95       	ret

00001d22 <i2c_write_byte>:
    1d22:	cf 93       	push	r28
    1d24:	df 93       	push	r29
    1d26:	c6 2f       	mov	r28, r22
    1d28:	d4 2f       	mov	r29, r20
    1d2a:	60 e0       	ldi	r22, 0x00	; 0
    1d2c:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1d30:	81 11       	cpse	r24, r1
    1d32:	04 c0       	rjmp	.+8      	; 0x1d3c <i2c_write_byte+0x1a>
    1d34:	93 e0       	ldi	r25, 0x03	; 3
    1d36:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d3a:	15 c0       	rjmp	.+42     	; 0x1d66 <i2c_write_byte+0x44>
    1d3c:	8c 2f       	mov	r24, r28
    1d3e:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <send_byte>
    1d42:	81 11       	cpse	r24, r1
    1d44:	04 c0       	rjmp	.+8      	; 0x1d4e <i2c_write_byte+0x2c>
    1d46:	93 e0       	ldi	r25, 0x03	; 3
    1d48:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d4c:	0c c0       	rjmp	.+24     	; 0x1d66 <i2c_write_byte+0x44>
    1d4e:	8d 2f       	mov	r24, r29
    1d50:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <send_byte>
    1d54:	81 11       	cpse	r24, r1
    1d56:	04 c0       	rjmp	.+8      	; 0x1d60 <i2c_write_byte+0x3e>
    1d58:	93 e0       	ldi	r25, 0x03	; 3
    1d5a:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d5e:	03 c0       	rjmp	.+6      	; 0x1d66 <i2c_write_byte+0x44>
    1d60:	93 e0       	ldi	r25, 0x03	; 3
    1d62:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d66:	df 91       	pop	r29
    1d68:	cf 91       	pop	r28
    1d6a:	08 95       	ret

00001d6c <i2c_read_byte>:

bool i2c_read_byte(uint8_t i2c_addr, uint8_t addr, uint8_t* data)
{
    1d6c:	0f 93       	push	r16
    1d6e:	1f 93       	push	r17
    1d70:	cf 93       	push	r28
    1d72:	df 93       	push	r29
    1d74:	c8 2f       	mov	r28, r24
    1d76:	d6 2f       	mov	r29, r22
    1d78:	8a 01       	movw	r16, r20
	if(!send_address(i2c_addr, false))
    1d7a:	60 e0       	ldi	r22, 0x00	; 0
    1d7c:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1d80:	81 11       	cpse	r24, r1
    1d82:	04 c0       	rjmp	.+8      	; 0x1d8c <i2c_read_byte+0x20>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1d84:	93 e0       	ldi	r25, 0x03	; 3
    1d86:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d8a:	1f c0       	rjmp	.+62     	; 0x1dca <i2c_read_byte+0x5e>
	{
		send_stop_condition();
		return false;
	}
	//Address Byte
	if(!send_byte((uint8_t)addr))
    1d8c:	8d 2f       	mov	r24, r29
    1d8e:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <send_byte>
    1d92:	81 11       	cpse	r24, r1
    1d94:	04 c0       	rjmp	.+8      	; 0x1d9e <i2c_read_byte+0x32>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1d96:	93 e0       	ldi	r25, 0x03	; 3
    1d98:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1d9c:	16 c0       	rjmp	.+44     	; 0x1dca <i2c_read_byte+0x5e>
	{
		send_stop_condition();
		return false;
	}
	
	if(!send_address(i2c_addr, true))
    1d9e:	61 e0       	ldi	r22, 0x01	; 1
    1da0:	8c 2f       	mov	r24, r28
    1da2:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1da6:	81 11       	cpse	r24, r1
    1da8:	04 c0       	rjmp	.+8      	; 0x1db2 <i2c_read_byte+0x46>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1daa:	93 e0       	ldi	r25, 0x03	; 3
    1dac:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1db0:	0c c0       	rjmp	.+24     	; 0x1dca <i2c_read_byte+0x5e>
		send_stop_condition();
		return false;
	}
	
	//Read Data Byte
	if(!read_byte(data)) 
    1db2:	c8 01       	movw	r24, r16
    1db4:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <read_byte>
    1db8:	81 11       	cpse	r24, r1
    1dba:	04 c0       	rjmp	.+8      	; 0x1dc4 <i2c_read_byte+0x58>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1dbc:	93 e0       	ldi	r25, 0x03	; 3
    1dbe:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1dc2:	03 c0       	rjmp	.+6      	; 0x1dca <i2c_read_byte+0x5e>
}

static void send_nack_and_stop(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1dc4:	97 e0       	ldi	r25, 0x07	; 7
    1dc6:	90 93 83 04 	sts	0x0483, r25	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
		return false;
	}

	send_nack_and_stop();
	return true;
}
    1dca:	df 91       	pop	r29
    1dcc:	cf 91       	pop	r28
    1dce:	1f 91       	pop	r17
    1dd0:	0f 91       	pop	r16
    1dd2:	08 95       	ret

00001dd4 <i2c_read>:

size_t i2c_read(uint8_t i2c_addr, uint8_t addr, uint8_t* buffer, size_t len)
{
    1dd4:	af 92       	push	r10
    1dd6:	bf 92       	push	r11
    1dd8:	df 92       	push	r13
    1dda:	ef 92       	push	r14
    1ddc:	ff 92       	push	r15
    1dde:	0f 93       	push	r16
    1de0:	1f 93       	push	r17
    1de2:	cf 93       	push	r28
    1de4:	df 93       	push	r29
    1de6:	c8 2f       	mov	r28, r24
    1de8:	d6 2f       	mov	r29, r22
    1dea:	7a 01       	movw	r14, r20
    1dec:	89 01       	movw	r16, r18
	size_t i=0;
	
	if(!send_address(i2c_addr, false))
    1dee:	60 e0       	ldi	r22, 0x00	; 0
    1df0:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1df4:	81 11       	cpse	r24, r1
    1df6:	06 c0       	rjmp	.+12     	; 0x1e04 <i2c_read+0x30>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1df8:	83 e0       	ldi	r24, 0x03	; 3
    1dfa:	80 93 83 04 	sts	0x0483, r24	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
	size_t i=0;
	
	if(!send_address(i2c_addr, false))
	{
		send_stop_condition();
		return false;
    1dfe:	80 e0       	ldi	r24, 0x00	; 0
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	3a c0       	rjmp	.+116    	; 0x1e78 <i2c_read+0xa4>
	}
	//Address Byte
	if(!send_byte((uint8_t)addr))
    1e04:	8d 2f       	mov	r24, r29
    1e06:	0e 94 2d 0e 	call	0x1c5a	; 0x1c5a <send_byte>
    1e0a:	81 11       	cpse	r24, r1
    1e0c:	06 c0       	rjmp	.+12     	; 0x1e1a <i2c_read+0x46>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1e0e:	83 e0       	ldi	r24, 0x03	; 3
    1e10:	80 93 83 04 	sts	0x0483, r24	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
	}
	//Address Byte
	if(!send_byte((uint8_t)addr))
	{
		send_stop_condition();
		return false;
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	90 e0       	ldi	r25, 0x00	; 0
    1e18:	2f c0       	rjmp	.+94     	; 0x1e78 <i2c_read+0xa4>
	}
	
	if(!send_address(i2c_addr, true))
    1e1a:	61 e0       	ldi	r22, 0x01	; 1
    1e1c:	8c 2f       	mov	r24, r28
    1e1e:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <send_address>
    1e22:	88 23       	and	r24, r24
    1e24:	29 f0       	breq	.+10     	; 0x1e30 <i2c_read+0x5c>
	{
		send_stop_condition();
		return false;
	}
	
	for (i=0; i<len; i++)
    1e26:	01 15       	cp	r16, r1
    1e28:	11 05       	cpc	r17, r1
    1e2a:	41 f4       	brne	.+16     	; 0x1e3c <i2c_read+0x68>
    1e2c:	e8 01       	movw	r28, r16
    1e2e:	1f c0       	rjmp	.+62     	; 0x1e6e <i2c_read+0x9a>
	return TWI_ACK_RECEIVED();
}

static void send_stop_condition(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1e30:	83 e0       	ldi	r24, 0x03	; 3
    1e32:	80 93 83 04 	sts	0x0483, r24	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
	}
	
	if(!send_address(i2c_addr, true))
	{
		send_stop_condition();
		return false;
    1e36:	80 e0       	ldi	r24, 0x00	; 0
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	1e c0       	rjmp	.+60     	; 0x1e78 <i2c_read+0xa4>
	}
	
	for (i=0; i<len; i++)
    1e3c:	c0 e0       	ldi	r28, 0x00	; 0
    1e3e:	d0 e0       	ldi	r29, 0x00	; 0
	return TWI_ACK_RECEIVED();
}

static void send_ack(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1e40:	68 94       	set
    1e42:	aa 24       	eor	r10, r10
    1e44:	a7 f8       	bld	r10, 7
    1e46:	bb 24       	eor	r11, r11
    1e48:	b2 f8       	bld	r11, 2
    1e4a:	68 94       	set
    1e4c:	dd 24       	eor	r13, r13
    1e4e:	d1 f8       	bld	r13, 1
		return false;
	}
	
	for (i=0; i<len; i++)
	{
		if(!read_byte(&buffer[i])) { break; } //Break on transmisson Error
    1e50:	c7 01       	movw	r24, r14
    1e52:	8c 0f       	add	r24, r28
    1e54:	9d 1f       	adc	r25, r29
    1e56:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <read_byte>
    1e5a:	88 23       	and	r24, r24
    1e5c:	41 f0       	breq	.+16     	; 0x1e6e <i2c_read+0x9a>
		if((i+1) != len) { send_ack(); } //Don't send ACK if last Byte to read
    1e5e:	21 96       	adiw	r28, 0x01	; 1
    1e60:	0c 17       	cp	r16, r28
    1e62:	1d 07       	cpc	r17, r29
    1e64:	19 f0       	breq	.+6      	; 0x1e6c <i2c_read+0x98>
	return TWI_ACK_RECEIVED();
}

static void send_ack(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1e66:	f5 01       	movw	r30, r10
    1e68:	d3 82       	std	Z+3, r13	; 0x03
    1e6a:	f2 cf       	rjmp	.-28     	; 0x1e50 <i2c_read+0x7c>
	}
	
	for (i=0; i<len; i++)
	{
		if(!read_byte(&buffer[i])) { break; } //Break on transmisson Error
		if((i+1) != len) { send_ack(); } //Don't send ACK if last Byte to read
    1e6c:	e8 01       	movw	r28, r16
	TWIC.MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
}

static void send_nack_and_stop(void)
{
	TWIC.MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1e6e:	87 e0       	ldi	r24, 0x07	; 7
    1e70:	80 93 83 04 	sts	0x0483, r24	; 0x800483 <__TEXT_REGION_LENGTH__+0x700483>
    1e74:	8c 2f       	mov	r24, r28
    1e76:	9d 2f       	mov	r25, r29
		if((i+1) != len) { send_ack(); } //Don't send ACK if last Byte to read
	}
	
	send_nack_and_stop();
	return i;
    1e78:	df 91       	pop	r29
    1e7a:	cf 91       	pop	r28
    1e7c:	1f 91       	pop	r17
    1e7e:	0f 91       	pop	r16
    1e80:	ff 90       	pop	r15
    1e82:	ef 90       	pop	r14
    1e84:	df 90       	pop	r13
    1e86:	bf 90       	pop	r11
    1e88:	af 90       	pop	r10
    1e8a:	08 95       	ret

00001e8c <alarm>:
uint8_t data[12];

//One Time Step -> 1.1s
//Addiert eins fr den nchsten Wake-Up
static void alarm(uint32_t time)
{
    1e8c:	ff 92       	push	r15
    1e8e:	0f 93       	push	r16
    1e90:	1f 93       	push	r17
    1e92:	cf 93       	push	r28
    1e94:	df 93       	push	r29
    1e96:	cd b7       	in	r28, 0x3d	; 61
    1e98:	de b7       	in	r29, 0x3e	; 62
    1e9a:	e1 97       	sbiw	r28, 0x31	; 49
    1e9c:	cd bf       	out	0x3d, r28	; 61
    1e9e:	de bf       	out	0x3e, r29	; 62
	/* Since the current time will give alarm when rolling over to
	 * next time unit, we just call with that one.
	 * This is safe to here since it's called from a time unit roll
	 * over.
	 */
	rtc_set_alarm(time + SLEEPCOUNT);
    1ea0:	0e 94 48 11 	call	0x2290	; 0x2290 <__floatunsisf>
    1ea4:	2d e5       	ldi	r18, 0x5D	; 93
    1ea6:	34 e7       	ldi	r19, 0x74	; 116
    1ea8:	41 e0       	ldi	r20, 0x01	; 1
    1eaa:	51 e4       	ldi	r21, 0x41	; 65
    1eac:	0e 94 a8 10 	call	0x2150	; 0x2150 <__addsf3>
    1eb0:	0e 94 19 11 	call	0x2232	; 0x2232 <__fixunssfsi>
    1eb4:	0e 94 de 01 	call	0x3bc	; 0x3bc <rtc_set_alarm>
	
	RF_Packet_t packet;
	MeassurmentData_t meas_data;
	
		
	PORTA.OUTTGL = 0x01;
    1eb8:	00 e0       	ldi	r16, 0x00	; 0
    1eba:	16 e0       	ldi	r17, 0x06	; 6
    1ebc:	81 e0       	ldi	r24, 0x01	; 1
    1ebe:	f8 01       	movw	r30, r16
    1ec0:	87 83       	std	Z+7, r24	; 0x07
	
	//Read Sensor Data
	DHT_on(); //wait for 2s befor Read!!!
    1ec2:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <DHT_on>
	PORTA.OUTSET = (1<<7);
    1ec6:	68 94       	set
    1ec8:	ff 24       	eor	r15, r15
    1eca:	f7 f8       	bld	r15, 7
    1ecc:	f8 01       	movw	r30, r16
    1ece:	f5 82       	std	Z+5, r15	; 0x05
	i2c_enable();
    1ed0:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <i2c_enable>
	BMP_read(&meas_data.pressure, &meas_data.temp);	//takes 4ms
    1ed4:	be 01       	movw	r22, r28
    1ed6:	68 5d       	subi	r22, 0xD8	; 216
    1ed8:	7f 4f       	sbci	r23, 0xFF	; 255
    1eda:	ce 01       	movw	r24, r28
    1edc:	8c 96       	adiw	r24, 0x2c	; 44
    1ede:	0e 94 46 08 	call	0x108c	; 0x108c <BMP_read>
	BH1750_read(&meas_data.lux);	//takes 24ms
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	8e 96       	adiw	r24, 0x2e	; 46
    1ee6:	0e 94 7b 07 	call	0xef6	; 0xef6 <BH1750_read>
	/* Wind-/Regensensor here */
	
	i2c_disable();
    1eea:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <i2c_disable>

	bat = ADCA_GetValue(ADC_CH0, ADC_CH_MUXPOS_PIN0_gc); //Read Bat-Status
    1eee:	60 e0       	ldi	r22, 0x00	; 0
    1ef0:	80 e0       	ldi	r24, 0x00	; 0
    1ef2:	0e 94 1d 01 	call	0x23a	; 0x23a <ADCA_GetValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1ef6:	ff ef       	ldi	r31, 0xFF	; 255
    1ef8:	24 e3       	ldi	r18, 0x34	; 52
    1efa:	8c e0       	ldi	r24, 0x0C	; 12
    1efc:	f1 50       	subi	r31, 0x01	; 1
    1efe:	20 40       	sbci	r18, 0x00	; 0
    1f00:	80 40       	sbci	r24, 0x00	; 0
    1f02:	e1 f7       	brne	.-8      	; 0x1efc <alarm+0x70>
    1f04:	00 c0       	rjmp	.+0      	; 0x1f06 <alarm+0x7a>
    1f06:	00 00       	nop
	
	_delay_ms(2000);
	DHT_read(&meas_data.humidity, &tf);
    1f08:	be 01       	movw	r22, r28
    1f0a:	6f 5f       	subi	r22, 0xFF	; 255
    1f0c:	7f 4f       	sbci	r23, 0xFF	; 255
    1f0e:	ce 01       	movw	r24, r28
    1f10:	8a 96       	adiw	r24, 0x2a	; 42
    1f12:	0e 94 2e 0d 	call	0x1a5c	; 0x1a5c <DHT_read>
	DHT_off();
    1f16:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <DHT_off>
	PORTA.OUTCLR = (1<<7);
    1f1a:	f8 01       	movw	r30, r16
    1f1c:	f6 82       	std	Z+6, r15	; 0x06
	
	//Simulation Wind oder so was in der Art... keine Ahnung
	if(meas_data.wind_r == 0)
    1f1e:	89 a9       	ldd	r24, Y+49	; 0x31
    1f20:	81 11       	cpse	r24, r1
    1f22:	04 c0       	rjmp	.+8      	; 0x1f2c <alarm+0xa0>
	{
		meas_data.wind_v = 0x01;
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	88 ab       	std	Y+48, r24	; 0x30
		meas_data.wind_r = 0x01;
    1f28:	89 ab       	std	Y+49, r24	; 0x31
    1f2a:	05 c0       	rjmp	.+10     	; 0x1f36 <alarm+0xaa>
	}
	else
	{
		meas_data.wind_r <<= 1;
    1f2c:	88 0f       	add	r24, r24
    1f2e:	89 ab       	std	Y+49, r24	; 0x31
		meas_data.wind_v <<= 1;
    1f30:	88 a9       	ldd	r24, Y+48	; 0x30
    1f32:	88 0f       	add	r24, r24
    1f34:	88 ab       	std	Y+48, r24	; 0x30
	}	
	
	
	//Send Data
	RF_Wakeup();
    1f36:	0e 94 6d 03 	call	0x6da	; 0x6da <RF_Wakeup>
	
	if(wind_con){ packet = RF_CreatePacket((uint8_t *)&meas_data, 10, RF_RECEIVE_ID, 0); }
    1f3a:	00 e0       	ldi	r16, 0x00	; 0
    1f3c:	21 e0       	ldi	r18, 0x01	; 1
    1f3e:	4a e0       	ldi	r20, 0x0A	; 10
    1f40:	be 01       	movw	r22, r28
    1f42:	68 5d       	subi	r22, 0xD8	; 216
    1f44:	7f 4f       	sbci	r23, 0xFF	; 255
    1f46:	ce 01       	movw	r24, r28
    1f48:	03 96       	adiw	r24, 0x03	; 3
    1f4a:	0e 94 48 06 	call	0xc90	; 0xc90 <RF_CreatePacket>
	else{ packet = RF_CreatePacket((uint8_t *)&meas_data, 6, RF_RECEIVE_ID, 0); }
	RF_Send_Packet(packet);
    1f4e:	8d b7       	in	r24, 0x3d	; 61
    1f50:	9e b7       	in	r25, 0x3e	; 62
    1f52:	85 97       	sbiw	r24, 0x25	; 37
    1f54:	8d bf       	out	0x3d, r24	; 61
    1f56:	9e bf       	out	0x3e, r25	; 62
    1f58:	ad b7       	in	r26, 0x3d	; 61
    1f5a:	be b7       	in	r27, 0x3e	; 62
    1f5c:	11 96       	adiw	r26, 0x01	; 1
    1f5e:	85 e2       	ldi	r24, 0x25	; 37
    1f60:	fe 01       	movw	r30, r28
    1f62:	33 96       	adiw	r30, 0x03	; 3
    1f64:	01 90       	ld	r0, Z+
    1f66:	0d 92       	st	X+, r0
    1f68:	8a 95       	dec	r24
    1f6a:	e1 f7       	brne	.-8      	; 0x1f64 <alarm+0xd8>
    1f6c:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <RF_Send_Packet>
	
	
	while(RF_CurrentStatus.State == RF_State_Transmit){_delay_ms(1);}
    1f70:	cd bf       	out	0x3d, r28	; 61
    1f72:	de bf       	out	0x3e, r29	; 62
    1f74:	80 91 5f 20 	lds	r24, 0x205F	; 0x80205f <RF_CurrentStatus>
    1f78:	80 38       	cpi	r24, 0x80	; 128
    1f7a:	59 f4       	brne	.+22     	; 0x1f92 <alarm+0x106>
    1f7c:	ef e5       	ldi	r30, 0x5F	; 95
    1f7e:	f0 e2       	ldi	r31, 0x20	; 32
    1f80:	83 ef       	ldi	r24, 0xF3	; 243
    1f82:	91 e0       	ldi	r25, 0x01	; 1
    1f84:	01 97       	sbiw	r24, 0x01	; 1
    1f86:	f1 f7       	brne	.-4      	; 0x1f84 <alarm+0xf8>
    1f88:	00 c0       	rjmp	.+0      	; 0x1f8a <alarm+0xfe>
    1f8a:	00 00       	nop
    1f8c:	80 81       	ld	r24, Z
    1f8e:	80 38       	cpi	r24, 0x80	; 128
    1f90:	b9 f3       	breq	.-18     	; 0x1f80 <alarm+0xf4>
	while(RF_CurrentStatus.Acknowledgment != RF_Acknowledgments_State_Idle){_delay_ms(1);}
    1f92:	80 91 65 20 	lds	r24, 0x2065	; 0x802065 <RF_CurrentStatus+0x6>
    1f96:	82 30       	cpi	r24, 0x02	; 2
    1f98:	59 f0       	breq	.+22     	; 0x1fb0 <alarm+0x124>
    1f9a:	ef e5       	ldi	r30, 0x5F	; 95
    1f9c:	f0 e2       	ldi	r31, 0x20	; 32
    1f9e:	83 ef       	ldi	r24, 0xF3	; 243
    1fa0:	91 e0       	ldi	r25, 0x01	; 1
    1fa2:	01 97       	sbiw	r24, 0x01	; 1
    1fa4:	f1 f7       	brne	.-4      	; 0x1fa2 <alarm+0x116>
    1fa6:	00 c0       	rjmp	.+0      	; 0x1fa8 <alarm+0x11c>
    1fa8:	00 00       	nop
    1faa:	86 81       	ldd	r24, Z+6	; 0x06
    1fac:	82 30       	cpi	r24, 0x02	; 2
    1fae:	b9 f7       	brne	.-18     	; 0x1f9e <alarm+0x112>
	
	RF_Sleep();
    1fb0:	0e 94 4d 03 	call	0x69a	; 0x69a <RF_Sleep>
}
    1fb4:	e1 96       	adiw	r28, 0x31	; 49
    1fb6:	cd bf       	out	0x3d, r28	; 61
    1fb8:	de bf       	out	0x3e, r29	; 62
    1fba:	df 91       	pop	r29
    1fbc:	cf 91       	pop	r28
    1fbe:	1f 91       	pop	r17
    1fc0:	0f 91       	pop	r16
    1fc2:	ff 90       	pop	r15
    1fc4:	08 95       	ret

00001fc6 <__vector_43>:
#define  RF_RECEIVE_ID 1
#define SLEEPTIME 10	//Wake up every x seconds
#define SLEEPCOUNT ((SLEEPTIME / 1.1) - 1) //Calculate Value for RTC

ISR(PORTE_INT0_vect)
{
    1fc6:	1f 92       	push	r1
    1fc8:	0f 92       	push	r0
    1fca:	0f b6       	in	r0, 0x3f	; 63
    1fcc:	0f 92       	push	r0
    1fce:	11 24       	eor	r1, r1
    1fd0:	2f 93       	push	r18
    1fd2:	3f 93       	push	r19
    1fd4:	4f 93       	push	r20
    1fd6:	5f 93       	push	r21
    1fd8:	6f 93       	push	r22
    1fda:	7f 93       	push	r23
    1fdc:	8f 93       	push	r24
    1fde:	9f 93       	push	r25
    1fe0:	af 93       	push	r26
    1fe2:	bf 93       	push	r27
    1fe4:	ef 93       	push	r30
    1fe6:	ff 93       	push	r31
	RF_HandleInterrupt();
    1fe8:	0e 94 77 06 	call	0xcee	; 0xcee <RF_HandleInterrupt>
}
    1fec:	ff 91       	pop	r31
    1fee:	ef 91       	pop	r30
    1ff0:	bf 91       	pop	r27
    1ff2:	af 91       	pop	r26
    1ff4:	9f 91       	pop	r25
    1ff6:	8f 91       	pop	r24
    1ff8:	7f 91       	pop	r23
    1ffa:	6f 91       	pop	r22
    1ffc:	5f 91       	pop	r21
    1ffe:	4f 91       	pop	r20
    2000:	3f 91       	pop	r19
    2002:	2f 91       	pop	r18
    2004:	0f 90       	pop	r0
    2006:	0f be       	out	0x3f, r0	; 63
    2008:	0f 90       	pop	r0
    200a:	1f 90       	pop	r1
    200c:	18 95       	reti

0000200e <__vector_20>:

float power;
uint8_t val;

ISR(TCC1_OVF_vect)
{
    200e:	1f 92       	push	r1
    2010:	0f 92       	push	r0
    2012:	0f b6       	in	r0, 0x3f	; 63
    2014:	0f 92       	push	r0
    2016:	11 24       	eor	r1, r1
    2018:	2f 93       	push	r18
    201a:	3f 93       	push	r19
    201c:	4f 93       	push	r20
    201e:	5f 93       	push	r21
    2020:	6f 93       	push	r22
    2022:	7f 93       	push	r23
    2024:	8f 93       	push	r24
    2026:	9f 93       	push	r25
    2028:	af 93       	push	r26
    202a:	bf 93       	push	r27
    202c:	ef 93       	push	r30
    202e:	ff 93       	push	r31
	RF_Update();
    2030:	0e 94 0c 07 	call	0xe18	; 0xe18 <RF_Update>
}
    2034:	ff 91       	pop	r31
    2036:	ef 91       	pop	r30
    2038:	bf 91       	pop	r27
    203a:	af 91       	pop	r26
    203c:	9f 91       	pop	r25
    203e:	8f 91       	pop	r24
    2040:	7f 91       	pop	r23
    2042:	6f 91       	pop	r22
    2044:	5f 91       	pop	r21
    2046:	4f 91       	pop	r20
    2048:	3f 91       	pop	r19
    204a:	2f 91       	pop	r18
    204c:	0f 90       	pop	r0
    204e:	0f be       	out	0x3f, r0	; 63
    2050:	0f 90       	pop	r0
    2052:	1f 90       	pop	r1
    2054:	18 95       	reti

00002056 <main>:
	
	RF_Sleep();
}

int main (void)
{
    2056:	cf 93       	push	r28
    2058:	df 93       	push	r29
    205a:	cd b7       	in	r28, 0x3d	; 61
    205c:	de b7       	in	r29, 0x3e	; 62
    205e:	a8 97       	sbiw	r28, 0x28	; 40
    2060:	cd bf       	out	0x3d, r28	; 61
    2062:	de bf       	out	0x3e, r29	; 62
	sysclk_init();
    2064:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <sysclk_init>
	sysclk_set_source(SYSCLK_SRC_RC32MHZ);
	//sysclk_set_prescalers();
	osc_disable(OSC_ID_RC2MHZ);
*/
	
	PORTA.DIRSET = 0xff;
    2068:	8f ef       	ldi	r24, 0xFF	; 255
    206a:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
    206e:	2f e7       	ldi	r18, 0x7F	; 127
    2070:	8a e1       	ldi	r24, 0x1A	; 26
    2072:	96 e0       	ldi	r25, 0x06	; 6
    2074:	21 50       	subi	r18, 0x01	; 1
    2076:	80 40       	sbci	r24, 0x00	; 0
    2078:	90 40       	sbci	r25, 0x00	; 0
    207a:	e1 f7       	brne	.-8      	; 0x2074 <main+0x1e>
    207c:	00 c0       	rjmp	.+0      	; 0x207e <main+0x28>
    207e:	00 00       	nop
	_delay_ms(1000);
	
	ADC_Init();
    2080:	0e 94 0e 01 	call	0x21c	; 0x21c <ADC_Init>
	
	i2c_init();
    2084:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <i2c_init>
	i2c_enable();
    2088:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <i2c_enable>
	BMP_init();
    208c:	0e 94 c8 07 	call	0xf90	; 0xf90 <BMP_init>
	i2c_disable();
    2090:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <i2c_disable>
	
	DHT_init();
    2094:	0e 94 22 0d 	call	0x1a44	; 0x1a44 <DHT_init>
	
	uint8_t buf[3] = {32,64,128};
    2098:	80 e2       	ldi	r24, 0x20	; 32
    209a:	89 83       	std	Y+1, r24	; 0x01
    209c:	80 e4       	ldi	r24, 0x40	; 64
    209e:	8a 83       	std	Y+2, r24	; 0x02
    20a0:	80 e8       	ldi	r24, 0x80	; 128
    20a2:	8b 83       	std	Y+3, r24	; 0x03

	RF_Init(0x05);
    20a4:	85 e0       	ldi	r24, 0x05	; 5
    20a6:	0e 94 53 05 	call	0xaa6	; 0xaa6 <RF_Init>
	val = RF_Get_Command(0x01);
    20aa:	81 e0       	ldi	r24, 0x01	; 1
    20ac:	0e 94 28 03 	call	0x650	; 0x650 <RF_Get_Command>
    20b0:	80 93 83 20 	sts	0x2083, r24	; 0x802083 <val>
	RF_Set_State(RF_State_Receive);
    20b4:	80 e6       	ldi	r24, 0x60	; 96
    20b6:	0e 94 3c 03 	call	0x678	; 0x678 <RF_Set_State>
	RF_Packet_t packet = RF_CreatePacket(buf,3,0x01,0x00);
    20ba:	00 e0       	ldi	r16, 0x00	; 0
    20bc:	21 e0       	ldi	r18, 0x01	; 1
    20be:	43 e0       	ldi	r20, 0x03	; 3
    20c0:	be 01       	movw	r22, r28
    20c2:	6f 5f       	subi	r22, 0xFF	; 255
    20c4:	7f 4f       	sbci	r23, 0xFF	; 255
    20c6:	ce 01       	movw	r24, r28
    20c8:	04 96       	adiw	r24, 0x04	; 4
    20ca:	0e 94 48 06 	call	0xc90	; 0xc90 <RF_CreatePacket>
	RF_Sleep();
    20ce:	0e 94 4d 03 	call	0x69a	; 0x69a <RF_Sleep>
	
	PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm; //Enable Interrupt
    20d2:	87 e0       	ldi	r24, 0x07	; 7
    20d4:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    20d8:	e6 e0       	ldi	r30, 0x06	; 6
    20da:	f0 e2       	ldi	r31, 0x20	; 32
    20dc:	10 82       	st	Z, r1
    20de:	11 82       	std	Z+1, r1	; 0x01
    20e0:	12 82       	std	Z+2, r1	; 0x02
    20e2:	13 82       	std	Z+3, r1	; 0x03
    20e4:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    20e6:	81 e0       	ldi	r24, 0x01	; 1
    20e8:	85 83       	std	Z+5, r24	; 0x05
	
	sleepmgr_init();

	rtc_init();
    20ea:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <rtc_init>
	
	rtc_set_callback(alarm);
    20ee:	86 e4       	ldi	r24, 0x46	; 70
    20f0:	9f e0       	ldi	r25, 0x0F	; 15
    20f2:	0e 94 f6 01 	call	0x3ec	; 0x3ec <rtc_set_callback>

	cpu_irq_enable();
    20f6:	78 94       	sei
 * \note Without this errata this function can block for up to 1 RTC clock
 *       source cycle after waking up from sleep.
 */
static inline void rtc_set_alarm_relative(uint32_t offset)
{
        rtc_set_alarm(rtc_get_time() + offset);
    20f8:	0e 94 a8 01 	call	0x350	; 0x350 <rtc_get_time>
    20fc:	0e 94 de 01 	call	0x3bc	; 0x3bc <rtc_set_alarm>

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    2100:	46 e0       	ldi	r20, 0x06	; 6
    2102:	50 e2       	ldi	r21, 0x20	; 32
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
    2104:	28 e4       	ldi	r18, 0x48	; 72
    2106:	30 e0       	ldi	r19, 0x00	; 0
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    2108:	f8 94       	cli

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    210a:	da 01       	movw	r26, r20
    210c:	8c 91       	ld	r24, X
    210e:	81 11       	cpse	r24, r1
    2110:	09 c0       	rjmp	.+18     	; 0x2124 <main+0xce>
    2112:	a7 e0       	ldi	r26, 0x07	; 7
    2114:	b0 e2       	ldi	r27, 0x20	; 32
    2116:	e0 e0       	ldi	r30, 0x00	; 0
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    2118:	ef 5f       	subi	r30, 0xFF	; 255

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    211a:	8d 91       	ld	r24, X+
    211c:	88 23       	and	r24, r24
    211e:	e1 f3       	breq	.-8      	; 0x2118 <main+0xc2>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    2120:	e1 11       	cpse	r30, r1
    2122:	02 c0       	rjmp	.+4      	; 0x2128 <main+0xd2>
		cpu_irq_enable();
    2124:	78 94       	sei
    2126:	f0 cf       	rjmp	.-32     	; 0x2108 <main+0xb2>
    2128:	d9 01       	movw	r26, r18
    212a:	8c 91       	ld	r24, X

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    212c:	f0 e0       	ldi	r31, 0x00	; 0
    212e:	e1 50       	subi	r30, 0x01	; 1
    2130:	f0 4e       	sbci	r31, 0xE0	; 224
    2132:	81 7f       	andi	r24, 0xF1	; 241
    2134:	90 81       	ld	r25, Z
    2136:	89 2b       	or	r24, r25
    2138:	8c 93       	st	X, r24
	sleep_enable();
    213a:	8c 91       	ld	r24, X
    213c:	81 60       	ori	r24, 0x01	; 1
    213e:	8c 93       	st	X, r24

	cpu_irq_enable();
    2140:	78 94       	sei
	sleep_enter();
    2142:	88 95       	sleep

	sleep_disable();
    2144:	f9 01       	movw	r30, r18
    2146:	80 81       	ld	r24, Z
    2148:	8e 7f       	andi	r24, 0xFE	; 254
    214a:	80 83       	st	Z, r24
    214c:	dd cf       	rjmp	.-70     	; 0x2108 <main+0xb2>

0000214e <__subsf3>:
    214e:	50 58       	subi	r21, 0x80	; 128

00002150 <__addsf3>:
    2150:	bb 27       	eor	r27, r27
    2152:	aa 27       	eor	r26, r26
    2154:	0e 94 bf 10 	call	0x217e	; 0x217e <__addsf3x>
    2158:	0c 94 c0 11 	jmp	0x2380	; 0x2380 <__fp_round>
    215c:	0e 94 b2 11 	call	0x2364	; 0x2364 <__fp_pscA>
    2160:	38 f0       	brcs	.+14     	; 0x2170 <__addsf3+0x20>
    2162:	0e 94 b9 11 	call	0x2372	; 0x2372 <__fp_pscB>
    2166:	20 f0       	brcs	.+8      	; 0x2170 <__addsf3+0x20>
    2168:	39 f4       	brne	.+14     	; 0x2178 <__addsf3+0x28>
    216a:	9f 3f       	cpi	r25, 0xFF	; 255
    216c:	19 f4       	brne	.+6      	; 0x2174 <__addsf3+0x24>
    216e:	26 f4       	brtc	.+8      	; 0x2178 <__addsf3+0x28>
    2170:	0c 94 af 11 	jmp	0x235e	; 0x235e <__fp_nan>
    2174:	0e f4       	brtc	.+2      	; 0x2178 <__addsf3+0x28>
    2176:	e0 95       	com	r30
    2178:	e7 fb       	bst	r30, 7
    217a:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__fp_inf>

0000217e <__addsf3x>:
    217e:	e9 2f       	mov	r30, r25
    2180:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <__fp_split3>
    2184:	58 f3       	brcs	.-42     	; 0x215c <__addsf3+0xc>
    2186:	ba 17       	cp	r27, r26
    2188:	62 07       	cpc	r22, r18
    218a:	73 07       	cpc	r23, r19
    218c:	84 07       	cpc	r24, r20
    218e:	95 07       	cpc	r25, r21
    2190:	20 f0       	brcs	.+8      	; 0x219a <__addsf3x+0x1c>
    2192:	79 f4       	brne	.+30     	; 0x21b2 <__addsf3x+0x34>
    2194:	a6 f5       	brtc	.+104    	; 0x21fe <__addsf3x+0x80>
    2196:	0c 94 f3 11 	jmp	0x23e6	; 0x23e6 <__fp_zero>
    219a:	0e f4       	brtc	.+2      	; 0x219e <__addsf3x+0x20>
    219c:	e0 95       	com	r30
    219e:	0b 2e       	mov	r0, r27
    21a0:	ba 2f       	mov	r27, r26
    21a2:	a0 2d       	mov	r26, r0
    21a4:	0b 01       	movw	r0, r22
    21a6:	b9 01       	movw	r22, r18
    21a8:	90 01       	movw	r18, r0
    21aa:	0c 01       	movw	r0, r24
    21ac:	ca 01       	movw	r24, r20
    21ae:	a0 01       	movw	r20, r0
    21b0:	11 24       	eor	r1, r1
    21b2:	ff 27       	eor	r31, r31
    21b4:	59 1b       	sub	r21, r25
    21b6:	99 f0       	breq	.+38     	; 0x21de <__addsf3x+0x60>
    21b8:	59 3f       	cpi	r21, 0xF9	; 249
    21ba:	50 f4       	brcc	.+20     	; 0x21d0 <__addsf3x+0x52>
    21bc:	50 3e       	cpi	r21, 0xE0	; 224
    21be:	68 f1       	brcs	.+90     	; 0x221a <__addsf3x+0x9c>
    21c0:	1a 16       	cp	r1, r26
    21c2:	f0 40       	sbci	r31, 0x00	; 0
    21c4:	a2 2f       	mov	r26, r18
    21c6:	23 2f       	mov	r18, r19
    21c8:	34 2f       	mov	r19, r20
    21ca:	44 27       	eor	r20, r20
    21cc:	58 5f       	subi	r21, 0xF8	; 248
    21ce:	f3 cf       	rjmp	.-26     	; 0x21b6 <__addsf3x+0x38>
    21d0:	46 95       	lsr	r20
    21d2:	37 95       	ror	r19
    21d4:	27 95       	ror	r18
    21d6:	a7 95       	ror	r26
    21d8:	f0 40       	sbci	r31, 0x00	; 0
    21da:	53 95       	inc	r21
    21dc:	c9 f7       	brne	.-14     	; 0x21d0 <__addsf3x+0x52>
    21de:	7e f4       	brtc	.+30     	; 0x21fe <__addsf3x+0x80>
    21e0:	1f 16       	cp	r1, r31
    21e2:	ba 0b       	sbc	r27, r26
    21e4:	62 0b       	sbc	r22, r18
    21e6:	73 0b       	sbc	r23, r19
    21e8:	84 0b       	sbc	r24, r20
    21ea:	ba f0       	brmi	.+46     	; 0x221a <__addsf3x+0x9c>
    21ec:	91 50       	subi	r25, 0x01	; 1
    21ee:	a1 f0       	breq	.+40     	; 0x2218 <__addsf3x+0x9a>
    21f0:	ff 0f       	add	r31, r31
    21f2:	bb 1f       	adc	r27, r27
    21f4:	66 1f       	adc	r22, r22
    21f6:	77 1f       	adc	r23, r23
    21f8:	88 1f       	adc	r24, r24
    21fa:	c2 f7       	brpl	.-16     	; 0x21ec <__addsf3x+0x6e>
    21fc:	0e c0       	rjmp	.+28     	; 0x221a <__addsf3x+0x9c>
    21fe:	ba 0f       	add	r27, r26
    2200:	62 1f       	adc	r22, r18
    2202:	73 1f       	adc	r23, r19
    2204:	84 1f       	adc	r24, r20
    2206:	48 f4       	brcc	.+18     	; 0x221a <__addsf3x+0x9c>
    2208:	87 95       	ror	r24
    220a:	77 95       	ror	r23
    220c:	67 95       	ror	r22
    220e:	b7 95       	ror	r27
    2210:	f7 95       	ror	r31
    2212:	9e 3f       	cpi	r25, 0xFE	; 254
    2214:	08 f0       	brcs	.+2      	; 0x2218 <__addsf3x+0x9a>
    2216:	b0 cf       	rjmp	.-160    	; 0x2178 <__addsf3+0x28>
    2218:	93 95       	inc	r25
    221a:	88 0f       	add	r24, r24
    221c:	08 f0       	brcs	.+2      	; 0x2220 <__addsf3x+0xa2>
    221e:	99 27       	eor	r25, r25
    2220:	ee 0f       	add	r30, r30
    2222:	97 95       	ror	r25
    2224:	87 95       	ror	r24
    2226:	08 95       	ret

00002228 <__cmpsf2>:
    2228:	0e 94 85 11 	call	0x230a	; 0x230a <__fp_cmp>
    222c:	08 f4       	brcc	.+2      	; 0x2230 <__cmpsf2+0x8>
    222e:	81 e0       	ldi	r24, 0x01	; 1
    2230:	08 95       	ret

00002232 <__fixunssfsi>:
    2232:	0e 94 d9 11 	call	0x23b2	; 0x23b2 <__fp_splitA>
    2236:	88 f0       	brcs	.+34     	; 0x225a <__fixunssfsi+0x28>
    2238:	9f 57       	subi	r25, 0x7F	; 127
    223a:	98 f0       	brcs	.+38     	; 0x2262 <__fixunssfsi+0x30>
    223c:	b9 2f       	mov	r27, r25
    223e:	99 27       	eor	r25, r25
    2240:	b7 51       	subi	r27, 0x17	; 23
    2242:	b0 f0       	brcs	.+44     	; 0x2270 <__fixunssfsi+0x3e>
    2244:	e1 f0       	breq	.+56     	; 0x227e <__fixunssfsi+0x4c>
    2246:	66 0f       	add	r22, r22
    2248:	77 1f       	adc	r23, r23
    224a:	88 1f       	adc	r24, r24
    224c:	99 1f       	adc	r25, r25
    224e:	1a f0       	brmi	.+6      	; 0x2256 <__fixunssfsi+0x24>
    2250:	ba 95       	dec	r27
    2252:	c9 f7       	brne	.-14     	; 0x2246 <__fixunssfsi+0x14>
    2254:	14 c0       	rjmp	.+40     	; 0x227e <__fixunssfsi+0x4c>
    2256:	b1 30       	cpi	r27, 0x01	; 1
    2258:	91 f0       	breq	.+36     	; 0x227e <__fixunssfsi+0x4c>
    225a:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <__fp_zero>
    225e:	b1 e0       	ldi	r27, 0x01	; 1
    2260:	08 95       	ret
    2262:	0c 94 f3 11 	jmp	0x23e6	; 0x23e6 <__fp_zero>
    2266:	67 2f       	mov	r22, r23
    2268:	78 2f       	mov	r23, r24
    226a:	88 27       	eor	r24, r24
    226c:	b8 5f       	subi	r27, 0xF8	; 248
    226e:	39 f0       	breq	.+14     	; 0x227e <__fixunssfsi+0x4c>
    2270:	b9 3f       	cpi	r27, 0xF9	; 249
    2272:	cc f3       	brlt	.-14     	; 0x2266 <__fixunssfsi+0x34>
    2274:	86 95       	lsr	r24
    2276:	77 95       	ror	r23
    2278:	67 95       	ror	r22
    227a:	b3 95       	inc	r27
    227c:	d9 f7       	brne	.-10     	; 0x2274 <__fixunssfsi+0x42>
    227e:	3e f4       	brtc	.+14     	; 0x228e <__fixunssfsi+0x5c>
    2280:	90 95       	com	r25
    2282:	80 95       	com	r24
    2284:	70 95       	com	r23
    2286:	61 95       	neg	r22
    2288:	7f 4f       	sbci	r23, 0xFF	; 255
    228a:	8f 4f       	sbci	r24, 0xFF	; 255
    228c:	9f 4f       	sbci	r25, 0xFF	; 255
    228e:	08 95       	ret

00002290 <__floatunsisf>:
    2290:	e8 94       	clt
    2292:	09 c0       	rjmp	.+18     	; 0x22a6 <__floatsisf+0x12>

00002294 <__floatsisf>:
    2294:	97 fb       	bst	r25, 7
    2296:	3e f4       	brtc	.+14     	; 0x22a6 <__floatsisf+0x12>
    2298:	90 95       	com	r25
    229a:	80 95       	com	r24
    229c:	70 95       	com	r23
    229e:	61 95       	neg	r22
    22a0:	7f 4f       	sbci	r23, 0xFF	; 255
    22a2:	8f 4f       	sbci	r24, 0xFF	; 255
    22a4:	9f 4f       	sbci	r25, 0xFF	; 255
    22a6:	99 23       	and	r25, r25
    22a8:	a9 f0       	breq	.+42     	; 0x22d4 <__floatsisf+0x40>
    22aa:	f9 2f       	mov	r31, r25
    22ac:	96 e9       	ldi	r25, 0x96	; 150
    22ae:	bb 27       	eor	r27, r27
    22b0:	93 95       	inc	r25
    22b2:	f6 95       	lsr	r31
    22b4:	87 95       	ror	r24
    22b6:	77 95       	ror	r23
    22b8:	67 95       	ror	r22
    22ba:	b7 95       	ror	r27
    22bc:	f1 11       	cpse	r31, r1
    22be:	f8 cf       	rjmp	.-16     	; 0x22b0 <__floatsisf+0x1c>
    22c0:	fa f4       	brpl	.+62     	; 0x2300 <__floatsisf+0x6c>
    22c2:	bb 0f       	add	r27, r27
    22c4:	11 f4       	brne	.+4      	; 0x22ca <__floatsisf+0x36>
    22c6:	60 ff       	sbrs	r22, 0
    22c8:	1b c0       	rjmp	.+54     	; 0x2300 <__floatsisf+0x6c>
    22ca:	6f 5f       	subi	r22, 0xFF	; 255
    22cc:	7f 4f       	sbci	r23, 0xFF	; 255
    22ce:	8f 4f       	sbci	r24, 0xFF	; 255
    22d0:	9f 4f       	sbci	r25, 0xFF	; 255
    22d2:	16 c0       	rjmp	.+44     	; 0x2300 <__floatsisf+0x6c>
    22d4:	88 23       	and	r24, r24
    22d6:	11 f0       	breq	.+4      	; 0x22dc <__floatsisf+0x48>
    22d8:	96 e9       	ldi	r25, 0x96	; 150
    22da:	11 c0       	rjmp	.+34     	; 0x22fe <__floatsisf+0x6a>
    22dc:	77 23       	and	r23, r23
    22de:	21 f0       	breq	.+8      	; 0x22e8 <__floatsisf+0x54>
    22e0:	9e e8       	ldi	r25, 0x8E	; 142
    22e2:	87 2f       	mov	r24, r23
    22e4:	76 2f       	mov	r23, r22
    22e6:	05 c0       	rjmp	.+10     	; 0x22f2 <__floatsisf+0x5e>
    22e8:	66 23       	and	r22, r22
    22ea:	71 f0       	breq	.+28     	; 0x2308 <__floatsisf+0x74>
    22ec:	96 e8       	ldi	r25, 0x86	; 134
    22ee:	86 2f       	mov	r24, r22
    22f0:	70 e0       	ldi	r23, 0x00	; 0
    22f2:	60 e0       	ldi	r22, 0x00	; 0
    22f4:	2a f0       	brmi	.+10     	; 0x2300 <__floatsisf+0x6c>
    22f6:	9a 95       	dec	r25
    22f8:	66 0f       	add	r22, r22
    22fa:	77 1f       	adc	r23, r23
    22fc:	88 1f       	adc	r24, r24
    22fe:	da f7       	brpl	.-10     	; 0x22f6 <__floatsisf+0x62>
    2300:	88 0f       	add	r24, r24
    2302:	96 95       	lsr	r25
    2304:	87 95       	ror	r24
    2306:	97 f9       	bld	r25, 7
    2308:	08 95       	ret

0000230a <__fp_cmp>:
    230a:	99 0f       	add	r25, r25
    230c:	00 08       	sbc	r0, r0
    230e:	55 0f       	add	r21, r21
    2310:	aa 0b       	sbc	r26, r26
    2312:	e0 e8       	ldi	r30, 0x80	; 128
    2314:	fe ef       	ldi	r31, 0xFE	; 254
    2316:	16 16       	cp	r1, r22
    2318:	17 06       	cpc	r1, r23
    231a:	e8 07       	cpc	r30, r24
    231c:	f9 07       	cpc	r31, r25
    231e:	c0 f0       	brcs	.+48     	; 0x2350 <__fp_cmp+0x46>
    2320:	12 16       	cp	r1, r18
    2322:	13 06       	cpc	r1, r19
    2324:	e4 07       	cpc	r30, r20
    2326:	f5 07       	cpc	r31, r21
    2328:	98 f0       	brcs	.+38     	; 0x2350 <__fp_cmp+0x46>
    232a:	62 1b       	sub	r22, r18
    232c:	73 0b       	sbc	r23, r19
    232e:	84 0b       	sbc	r24, r20
    2330:	95 0b       	sbc	r25, r21
    2332:	39 f4       	brne	.+14     	; 0x2342 <__fp_cmp+0x38>
    2334:	0a 26       	eor	r0, r26
    2336:	61 f0       	breq	.+24     	; 0x2350 <__fp_cmp+0x46>
    2338:	23 2b       	or	r18, r19
    233a:	24 2b       	or	r18, r20
    233c:	25 2b       	or	r18, r21
    233e:	21 f4       	brne	.+8      	; 0x2348 <__fp_cmp+0x3e>
    2340:	08 95       	ret
    2342:	0a 26       	eor	r0, r26
    2344:	09 f4       	brne	.+2      	; 0x2348 <__fp_cmp+0x3e>
    2346:	a1 40       	sbci	r26, 0x01	; 1
    2348:	a6 95       	lsr	r26
    234a:	8f ef       	ldi	r24, 0xFF	; 255
    234c:	81 1d       	adc	r24, r1
    234e:	81 1d       	adc	r24, r1
    2350:	08 95       	ret

00002352 <__fp_inf>:
    2352:	97 f9       	bld	r25, 7
    2354:	9f 67       	ori	r25, 0x7F	; 127
    2356:	80 e8       	ldi	r24, 0x80	; 128
    2358:	70 e0       	ldi	r23, 0x00	; 0
    235a:	60 e0       	ldi	r22, 0x00	; 0
    235c:	08 95       	ret

0000235e <__fp_nan>:
    235e:	9f ef       	ldi	r25, 0xFF	; 255
    2360:	80 ec       	ldi	r24, 0xC0	; 192
    2362:	08 95       	ret

00002364 <__fp_pscA>:
    2364:	00 24       	eor	r0, r0
    2366:	0a 94       	dec	r0
    2368:	16 16       	cp	r1, r22
    236a:	17 06       	cpc	r1, r23
    236c:	18 06       	cpc	r1, r24
    236e:	09 06       	cpc	r0, r25
    2370:	08 95       	ret

00002372 <__fp_pscB>:
    2372:	00 24       	eor	r0, r0
    2374:	0a 94       	dec	r0
    2376:	12 16       	cp	r1, r18
    2378:	13 06       	cpc	r1, r19
    237a:	14 06       	cpc	r1, r20
    237c:	05 06       	cpc	r0, r21
    237e:	08 95       	ret

00002380 <__fp_round>:
    2380:	09 2e       	mov	r0, r25
    2382:	03 94       	inc	r0
    2384:	00 0c       	add	r0, r0
    2386:	11 f4       	brne	.+4      	; 0x238c <__fp_round+0xc>
    2388:	88 23       	and	r24, r24
    238a:	52 f0       	brmi	.+20     	; 0x23a0 <__fp_round+0x20>
    238c:	bb 0f       	add	r27, r27
    238e:	40 f4       	brcc	.+16     	; 0x23a0 <__fp_round+0x20>
    2390:	bf 2b       	or	r27, r31
    2392:	11 f4       	brne	.+4      	; 0x2398 <__fp_round+0x18>
    2394:	60 ff       	sbrs	r22, 0
    2396:	04 c0       	rjmp	.+8      	; 0x23a0 <__fp_round+0x20>
    2398:	6f 5f       	subi	r22, 0xFF	; 255
    239a:	7f 4f       	sbci	r23, 0xFF	; 255
    239c:	8f 4f       	sbci	r24, 0xFF	; 255
    239e:	9f 4f       	sbci	r25, 0xFF	; 255
    23a0:	08 95       	ret

000023a2 <__fp_split3>:
    23a2:	57 fd       	sbrc	r21, 7
    23a4:	90 58       	subi	r25, 0x80	; 128
    23a6:	44 0f       	add	r20, r20
    23a8:	55 1f       	adc	r21, r21
    23aa:	59 f0       	breq	.+22     	; 0x23c2 <__fp_splitA+0x10>
    23ac:	5f 3f       	cpi	r21, 0xFF	; 255
    23ae:	71 f0       	breq	.+28     	; 0x23cc <__fp_splitA+0x1a>
    23b0:	47 95       	ror	r20

000023b2 <__fp_splitA>:
    23b2:	88 0f       	add	r24, r24
    23b4:	97 fb       	bst	r25, 7
    23b6:	99 1f       	adc	r25, r25
    23b8:	61 f0       	breq	.+24     	; 0x23d2 <__fp_splitA+0x20>
    23ba:	9f 3f       	cpi	r25, 0xFF	; 255
    23bc:	79 f0       	breq	.+30     	; 0x23dc <__fp_splitA+0x2a>
    23be:	87 95       	ror	r24
    23c0:	08 95       	ret
    23c2:	12 16       	cp	r1, r18
    23c4:	13 06       	cpc	r1, r19
    23c6:	14 06       	cpc	r1, r20
    23c8:	55 1f       	adc	r21, r21
    23ca:	f2 cf       	rjmp	.-28     	; 0x23b0 <__fp_split3+0xe>
    23cc:	46 95       	lsr	r20
    23ce:	f1 df       	rcall	.-30     	; 0x23b2 <__fp_splitA>
    23d0:	08 c0       	rjmp	.+16     	; 0x23e2 <__fp_splitA+0x30>
    23d2:	16 16       	cp	r1, r22
    23d4:	17 06       	cpc	r1, r23
    23d6:	18 06       	cpc	r1, r24
    23d8:	99 1f       	adc	r25, r25
    23da:	f1 cf       	rjmp	.-30     	; 0x23be <__fp_splitA+0xc>
    23dc:	86 95       	lsr	r24
    23de:	71 05       	cpc	r23, r1
    23e0:	61 05       	cpc	r22, r1
    23e2:	08 94       	sec
    23e4:	08 95       	ret

000023e6 <__fp_zero>:
    23e6:	e8 94       	clt

000023e8 <__fp_szero>:
    23e8:	bb 27       	eor	r27, r27
    23ea:	66 27       	eor	r22, r22
    23ec:	77 27       	eor	r23, r23
    23ee:	cb 01       	movw	r24, r22
    23f0:	97 f9       	bld	r25, 7
    23f2:	08 95       	ret

000023f4 <__gesf2>:
    23f4:	0e 94 85 11 	call	0x230a	; 0x230a <__fp_cmp>
    23f8:	08 f4       	brcc	.+2      	; 0x23fc <__gesf2+0x8>
    23fa:	8f ef       	ldi	r24, 0xFF	; 255
    23fc:	08 95       	ret

000023fe <__mulsf3>:
    23fe:	0e 94 12 12 	call	0x2424	; 0x2424 <__mulsf3x>
    2402:	0c 94 c0 11 	jmp	0x2380	; 0x2380 <__fp_round>
    2406:	0e 94 b2 11 	call	0x2364	; 0x2364 <__fp_pscA>
    240a:	38 f0       	brcs	.+14     	; 0x241a <__mulsf3+0x1c>
    240c:	0e 94 b9 11 	call	0x2372	; 0x2372 <__fp_pscB>
    2410:	20 f0       	brcs	.+8      	; 0x241a <__mulsf3+0x1c>
    2412:	95 23       	and	r25, r21
    2414:	11 f0       	breq	.+4      	; 0x241a <__mulsf3+0x1c>
    2416:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__fp_inf>
    241a:	0c 94 af 11 	jmp	0x235e	; 0x235e <__fp_nan>
    241e:	11 24       	eor	r1, r1
    2420:	0c 94 f4 11 	jmp	0x23e8	; 0x23e8 <__fp_szero>

00002424 <__mulsf3x>:
    2424:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <__fp_split3>
    2428:	70 f3       	brcs	.-36     	; 0x2406 <__mulsf3+0x8>

0000242a <__mulsf3_pse>:
    242a:	95 9f       	mul	r25, r21
    242c:	c1 f3       	breq	.-16     	; 0x241e <__mulsf3+0x20>
    242e:	95 0f       	add	r25, r21
    2430:	50 e0       	ldi	r21, 0x00	; 0
    2432:	55 1f       	adc	r21, r21
    2434:	62 9f       	mul	r22, r18
    2436:	f0 01       	movw	r30, r0
    2438:	72 9f       	mul	r23, r18
    243a:	bb 27       	eor	r27, r27
    243c:	f0 0d       	add	r31, r0
    243e:	b1 1d       	adc	r27, r1
    2440:	63 9f       	mul	r22, r19
    2442:	aa 27       	eor	r26, r26
    2444:	f0 0d       	add	r31, r0
    2446:	b1 1d       	adc	r27, r1
    2448:	aa 1f       	adc	r26, r26
    244a:	64 9f       	mul	r22, r20
    244c:	66 27       	eor	r22, r22
    244e:	b0 0d       	add	r27, r0
    2450:	a1 1d       	adc	r26, r1
    2452:	66 1f       	adc	r22, r22
    2454:	82 9f       	mul	r24, r18
    2456:	22 27       	eor	r18, r18
    2458:	b0 0d       	add	r27, r0
    245a:	a1 1d       	adc	r26, r1
    245c:	62 1f       	adc	r22, r18
    245e:	73 9f       	mul	r23, r19
    2460:	b0 0d       	add	r27, r0
    2462:	a1 1d       	adc	r26, r1
    2464:	62 1f       	adc	r22, r18
    2466:	83 9f       	mul	r24, r19
    2468:	a0 0d       	add	r26, r0
    246a:	61 1d       	adc	r22, r1
    246c:	22 1f       	adc	r18, r18
    246e:	74 9f       	mul	r23, r20
    2470:	33 27       	eor	r19, r19
    2472:	a0 0d       	add	r26, r0
    2474:	61 1d       	adc	r22, r1
    2476:	23 1f       	adc	r18, r19
    2478:	84 9f       	mul	r24, r20
    247a:	60 0d       	add	r22, r0
    247c:	21 1d       	adc	r18, r1
    247e:	82 2f       	mov	r24, r18
    2480:	76 2f       	mov	r23, r22
    2482:	6a 2f       	mov	r22, r26
    2484:	11 24       	eor	r1, r1
    2486:	9f 57       	subi	r25, 0x7F	; 127
    2488:	50 40       	sbci	r21, 0x00	; 0
    248a:	9a f0       	brmi	.+38     	; 0x24b2 <__mulsf3_pse+0x88>
    248c:	f1 f0       	breq	.+60     	; 0x24ca <__mulsf3_pse+0xa0>
    248e:	88 23       	and	r24, r24
    2490:	4a f0       	brmi	.+18     	; 0x24a4 <__mulsf3_pse+0x7a>
    2492:	ee 0f       	add	r30, r30
    2494:	ff 1f       	adc	r31, r31
    2496:	bb 1f       	adc	r27, r27
    2498:	66 1f       	adc	r22, r22
    249a:	77 1f       	adc	r23, r23
    249c:	88 1f       	adc	r24, r24
    249e:	91 50       	subi	r25, 0x01	; 1
    24a0:	50 40       	sbci	r21, 0x00	; 0
    24a2:	a9 f7       	brne	.-22     	; 0x248e <__mulsf3_pse+0x64>
    24a4:	9e 3f       	cpi	r25, 0xFE	; 254
    24a6:	51 05       	cpc	r21, r1
    24a8:	80 f0       	brcs	.+32     	; 0x24ca <__mulsf3_pse+0xa0>
    24aa:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__fp_inf>
    24ae:	0c 94 f4 11 	jmp	0x23e8	; 0x23e8 <__fp_szero>
    24b2:	5f 3f       	cpi	r21, 0xFF	; 255
    24b4:	e4 f3       	brlt	.-8      	; 0x24ae <__mulsf3_pse+0x84>
    24b6:	98 3e       	cpi	r25, 0xE8	; 232
    24b8:	d4 f3       	brlt	.-12     	; 0x24ae <__mulsf3_pse+0x84>
    24ba:	86 95       	lsr	r24
    24bc:	77 95       	ror	r23
    24be:	67 95       	ror	r22
    24c0:	b7 95       	ror	r27
    24c2:	f7 95       	ror	r31
    24c4:	e7 95       	ror	r30
    24c6:	9f 5f       	subi	r25, 0xFF	; 255
    24c8:	c1 f7       	brne	.-16     	; 0x24ba <__mulsf3_pse+0x90>
    24ca:	fe 2b       	or	r31, r30
    24cc:	88 0f       	add	r24, r24
    24ce:	91 1d       	adc	r25, r1
    24d0:	96 95       	lsr	r25
    24d2:	87 95       	ror	r24
    24d4:	97 f9       	bld	r25, 7
    24d6:	08 95       	ret

000024d8 <__udivmodsi4>:
    24d8:	a1 e2       	ldi	r26, 0x21	; 33
    24da:	1a 2e       	mov	r1, r26
    24dc:	aa 1b       	sub	r26, r26
    24de:	bb 1b       	sub	r27, r27
    24e0:	fd 01       	movw	r30, r26
    24e2:	0d c0       	rjmp	.+26     	; 0x24fe <__udivmodsi4_ep>

000024e4 <__udivmodsi4_loop>:
    24e4:	aa 1f       	adc	r26, r26
    24e6:	bb 1f       	adc	r27, r27
    24e8:	ee 1f       	adc	r30, r30
    24ea:	ff 1f       	adc	r31, r31
    24ec:	a2 17       	cp	r26, r18
    24ee:	b3 07       	cpc	r27, r19
    24f0:	e4 07       	cpc	r30, r20
    24f2:	f5 07       	cpc	r31, r21
    24f4:	20 f0       	brcs	.+8      	; 0x24fe <__udivmodsi4_ep>
    24f6:	a2 1b       	sub	r26, r18
    24f8:	b3 0b       	sbc	r27, r19
    24fa:	e4 0b       	sbc	r30, r20
    24fc:	f5 0b       	sbc	r31, r21

000024fe <__udivmodsi4_ep>:
    24fe:	66 1f       	adc	r22, r22
    2500:	77 1f       	adc	r23, r23
    2502:	88 1f       	adc	r24, r24
    2504:	99 1f       	adc	r25, r25
    2506:	1a 94       	dec	r1
    2508:	69 f7       	brne	.-38     	; 0x24e4 <__udivmodsi4_loop>
    250a:	60 95       	com	r22
    250c:	70 95       	com	r23
    250e:	80 95       	com	r24
    2510:	90 95       	com	r25
    2512:	9b 01       	movw	r18, r22
    2514:	ac 01       	movw	r20, r24
    2516:	bd 01       	movw	r22, r26
    2518:	cf 01       	movw	r24, r30
    251a:	08 95       	ret

0000251c <__tablejump2__>:
    251c:	ee 0f       	add	r30, r30
    251e:	ff 1f       	adc	r31, r31
    2520:	05 90       	lpm	r0, Z+
    2522:	f4 91       	lpm	r31, Z
    2524:	e0 2d       	mov	r30, r0
    2526:	09 94       	ijmp

00002528 <__umulhisi3>:
    2528:	a2 9f       	mul	r26, r18
    252a:	b0 01       	movw	r22, r0
    252c:	b3 9f       	mul	r27, r19
    252e:	c0 01       	movw	r24, r0
    2530:	a3 9f       	mul	r26, r19
    2532:	70 0d       	add	r23, r0
    2534:	81 1d       	adc	r24, r1
    2536:	11 24       	eor	r1, r1
    2538:	91 1d       	adc	r25, r1
    253a:	b2 9f       	mul	r27, r18
    253c:	70 0d       	add	r23, r0
    253e:	81 1d       	adc	r24, r1
    2540:	11 24       	eor	r1, r1
    2542:	91 1d       	adc	r25, r1
    2544:	08 95       	ret

00002546 <__muluhisi3>:
    2546:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    254a:	a5 9f       	mul	r26, r21
    254c:	90 0d       	add	r25, r0
    254e:	b4 9f       	mul	r27, r20
    2550:	90 0d       	add	r25, r0
    2552:	a4 9f       	mul	r26, r20
    2554:	80 0d       	add	r24, r0
    2556:	91 1d       	adc	r25, r1
    2558:	11 24       	eor	r1, r1
    255a:	08 95       	ret

0000255c <__muldi3>:
    255c:	df 93       	push	r29
    255e:	cf 93       	push	r28
    2560:	1f 93       	push	r17
    2562:	0f 93       	push	r16
    2564:	9a 9d       	mul	r25, r10
    2566:	f0 2d       	mov	r31, r0
    2568:	21 9f       	mul	r18, r17
    256a:	f0 0d       	add	r31, r0
    256c:	8b 9d       	mul	r24, r11
    256e:	f0 0d       	add	r31, r0
    2570:	8a 9d       	mul	r24, r10
    2572:	e0 2d       	mov	r30, r0
    2574:	f1 0d       	add	r31, r1
    2576:	03 9f       	mul	r16, r19
    2578:	f0 0d       	add	r31, r0
    257a:	02 9f       	mul	r16, r18
    257c:	e0 0d       	add	r30, r0
    257e:	f1 1d       	adc	r31, r1
    2580:	4e 9d       	mul	r20, r14
    2582:	e0 0d       	add	r30, r0
    2584:	f1 1d       	adc	r31, r1
    2586:	5e 9d       	mul	r21, r14
    2588:	f0 0d       	add	r31, r0
    258a:	4f 9d       	mul	r20, r15
    258c:	f0 0d       	add	r31, r0
    258e:	7f 93       	push	r23
    2590:	6f 93       	push	r22
    2592:	bf 92       	push	r11
    2594:	af 92       	push	r10
    2596:	5f 93       	push	r21
    2598:	4f 93       	push	r20
    259a:	d5 01       	movw	r26, r10
    259c:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    25a0:	8b 01       	movw	r16, r22
    25a2:	ac 01       	movw	r20, r24
    25a4:	d7 01       	movw	r26, r14
    25a6:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    25aa:	eb 01       	movw	r28, r22
    25ac:	e8 0f       	add	r30, r24
    25ae:	f9 1f       	adc	r31, r25
    25b0:	d6 01       	movw	r26, r12
    25b2:	0e 94 fe 12 	call	0x25fc	; 0x25fc <__muldi3_6>
    25b6:	2f 91       	pop	r18
    25b8:	3f 91       	pop	r19
    25ba:	d6 01       	movw	r26, r12
    25bc:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    25c0:	c6 0f       	add	r28, r22
    25c2:	d7 1f       	adc	r29, r23
    25c4:	e8 1f       	adc	r30, r24
    25c6:	f9 1f       	adc	r31, r25
    25c8:	af 91       	pop	r26
    25ca:	bf 91       	pop	r27
    25cc:	0e 94 fe 12 	call	0x25fc	; 0x25fc <__muldi3_6>
    25d0:	2f 91       	pop	r18
    25d2:	3f 91       	pop	r19
    25d4:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    25d8:	c6 0f       	add	r28, r22
    25da:	d7 1f       	adc	r29, r23
    25dc:	e8 1f       	adc	r30, r24
    25de:	f9 1f       	adc	r31, r25
    25e0:	d6 01       	movw	r26, r12
    25e2:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    25e6:	e6 0f       	add	r30, r22
    25e8:	f7 1f       	adc	r31, r23
    25ea:	98 01       	movw	r18, r16
    25ec:	be 01       	movw	r22, r28
    25ee:	cf 01       	movw	r24, r30
    25f0:	11 24       	eor	r1, r1
    25f2:	0f 91       	pop	r16
    25f4:	1f 91       	pop	r17
    25f6:	cf 91       	pop	r28
    25f8:	df 91       	pop	r29
    25fa:	08 95       	ret

000025fc <__muldi3_6>:
    25fc:	0e 94 94 12 	call	0x2528	; 0x2528 <__umulhisi3>
    2600:	46 0f       	add	r20, r22
    2602:	57 1f       	adc	r21, r23
    2604:	c8 1f       	adc	r28, r24
    2606:	d9 1f       	adc	r29, r25
    2608:	08 f4       	brcc	.+2      	; 0x260c <__muldi3_6+0x10>
    260a:	31 96       	adiw	r30, 0x01	; 1
    260c:	08 95       	ret

0000260e <__moddi3>:
    260e:	68 94       	set
    2610:	01 c0       	rjmp	.+2      	; 0x2614 <__divdi3_moddi3>

00002612 <__divdi3>:
    2612:	e8 94       	clt

00002614 <__divdi3_moddi3>:
    2614:	f9 2f       	mov	r31, r25
    2616:	f1 2b       	or	r31, r17
    2618:	12 f0       	brmi	.+4      	; 0x261e <__divdi3_moddi3+0xa>
    261a:	0c 94 3b 13 	jmp	0x2676	; 0x2676 <__udivdi3_umoddi3>
    261e:	a0 e0       	ldi	r26, 0x00	; 0
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	e5 e1       	ldi	r30, 0x15	; 21
    2624:	f3 e1       	ldi	r31, 0x13	; 19
    2626:	0c 94 ad 13 	jmp	0x275a	; 0x275a <__prologue_saves__+0xc>
    262a:	09 2e       	mov	r0, r25
    262c:	05 94       	asr	r0
    262e:	22 f4       	brpl	.+8      	; 0x2638 <__divdi3_moddi3+0x24>
    2630:	0e 94 97 13 	call	0x272e	; 0x272e <__negdi2>
    2634:	11 23       	and	r17, r17
    2636:	92 f4       	brpl	.+36     	; 0x265c <__divdi3_moddi3+0x48>
    2638:	f0 e8       	ldi	r31, 0x80	; 128
    263a:	0f 26       	eor	r0, r31
    263c:	ff ef       	ldi	r31, 0xFF	; 255
    263e:	e0 94       	com	r14
    2640:	f0 94       	com	r15
    2642:	00 95       	com	r16
    2644:	10 95       	com	r17
    2646:	b0 94       	com	r11
    2648:	c0 94       	com	r12
    264a:	d0 94       	com	r13
    264c:	a1 94       	neg	r10
    264e:	bf 0a       	sbc	r11, r31
    2650:	cf 0a       	sbc	r12, r31
    2652:	df 0a       	sbc	r13, r31
    2654:	ef 0a       	sbc	r14, r31
    2656:	ff 0a       	sbc	r15, r31
    2658:	0f 0b       	sbc	r16, r31
    265a:	1f 0b       	sbc	r17, r31
    265c:	0e 94 46 13 	call	0x268c	; 0x268c <__udivmod64>
    2660:	07 fc       	sbrc	r0, 7
    2662:	0e 94 97 13 	call	0x272e	; 0x272e <__negdi2>
    2666:	cd b7       	in	r28, 0x3d	; 61
    2668:	de b7       	in	r29, 0x3e	; 62
    266a:	ec e0       	ldi	r30, 0x0C	; 12
    266c:	0c 94 c6 13 	jmp	0x278c	; 0x278c <__epilogue_restores__+0xc>

00002670 <__umoddi3>:
    2670:	68 94       	set
    2672:	01 c0       	rjmp	.+2      	; 0x2676 <__udivdi3_umoddi3>

00002674 <__udivdi3>:
    2674:	e8 94       	clt

00002676 <__udivdi3_umoddi3>:
    2676:	8f 92       	push	r8
    2678:	9f 92       	push	r9
    267a:	cf 93       	push	r28
    267c:	df 93       	push	r29
    267e:	0e 94 46 13 	call	0x268c	; 0x268c <__udivmod64>
    2682:	df 91       	pop	r29
    2684:	cf 91       	pop	r28
    2686:	9f 90       	pop	r9
    2688:	8f 90       	pop	r8
    268a:	08 95       	ret

0000268c <__udivmod64>:
    268c:	88 24       	eor	r8, r8
    268e:	99 24       	eor	r9, r9
    2690:	f4 01       	movw	r30, r8
    2692:	e4 01       	movw	r28, r8
    2694:	b0 e4       	ldi	r27, 0x40	; 64
    2696:	9f 93       	push	r25
    2698:	aa 27       	eor	r26, r26
    269a:	9a 15       	cp	r25, r10
    269c:	8b 04       	cpc	r8, r11
    269e:	9c 04       	cpc	r9, r12
    26a0:	ed 05       	cpc	r30, r13
    26a2:	fe 05       	cpc	r31, r14
    26a4:	cf 05       	cpc	r28, r15
    26a6:	d0 07       	cpc	r29, r16
    26a8:	a1 07       	cpc	r26, r17
    26aa:	98 f4       	brcc	.+38     	; 0x26d2 <__udivmod64+0x46>
    26ac:	ad 2f       	mov	r26, r29
    26ae:	dc 2f       	mov	r29, r28
    26b0:	cf 2f       	mov	r28, r31
    26b2:	fe 2f       	mov	r31, r30
    26b4:	e9 2d       	mov	r30, r9
    26b6:	98 2c       	mov	r9, r8
    26b8:	89 2e       	mov	r8, r25
    26ba:	98 2f       	mov	r25, r24
    26bc:	87 2f       	mov	r24, r23
    26be:	76 2f       	mov	r23, r22
    26c0:	65 2f       	mov	r22, r21
    26c2:	54 2f       	mov	r21, r20
    26c4:	43 2f       	mov	r20, r19
    26c6:	32 2f       	mov	r19, r18
    26c8:	22 27       	eor	r18, r18
    26ca:	b8 50       	subi	r27, 0x08	; 8
    26cc:	31 f7       	brne	.-52     	; 0x269a <__udivmod64+0xe>
    26ce:	bf 91       	pop	r27
    26d0:	27 c0       	rjmp	.+78     	; 0x2720 <__udivmod64+0x94>
    26d2:	1b 2e       	mov	r1, r27
    26d4:	bf 91       	pop	r27
    26d6:	bb 27       	eor	r27, r27
    26d8:	22 0f       	add	r18, r18
    26da:	33 1f       	adc	r19, r19
    26dc:	44 1f       	adc	r20, r20
    26de:	55 1f       	adc	r21, r21
    26e0:	66 1f       	adc	r22, r22
    26e2:	77 1f       	adc	r23, r23
    26e4:	88 1f       	adc	r24, r24
    26e6:	99 1f       	adc	r25, r25
    26e8:	88 1c       	adc	r8, r8
    26ea:	99 1c       	adc	r9, r9
    26ec:	ee 1f       	adc	r30, r30
    26ee:	ff 1f       	adc	r31, r31
    26f0:	cc 1f       	adc	r28, r28
    26f2:	dd 1f       	adc	r29, r29
    26f4:	aa 1f       	adc	r26, r26
    26f6:	bb 1f       	adc	r27, r27
    26f8:	8a 14       	cp	r8, r10
    26fa:	9b 04       	cpc	r9, r11
    26fc:	ec 05       	cpc	r30, r12
    26fe:	fd 05       	cpc	r31, r13
    2700:	ce 05       	cpc	r28, r14
    2702:	df 05       	cpc	r29, r15
    2704:	a0 07       	cpc	r26, r16
    2706:	b1 07       	cpc	r27, r17
    2708:	48 f0       	brcs	.+18     	; 0x271c <__udivmod64+0x90>
    270a:	8a 18       	sub	r8, r10
    270c:	9b 08       	sbc	r9, r11
    270e:	ec 09       	sbc	r30, r12
    2710:	fd 09       	sbc	r31, r13
    2712:	ce 09       	sbc	r28, r14
    2714:	df 09       	sbc	r29, r15
    2716:	a0 0b       	sbc	r26, r16
    2718:	b1 0b       	sbc	r27, r17
    271a:	21 60       	ori	r18, 0x01	; 1
    271c:	1a 94       	dec	r1
    271e:	e1 f6       	brne	.-72     	; 0x26d8 <__udivmod64+0x4c>
    2720:	2e f4       	brtc	.+10     	; 0x272c <__udivmod64+0xa0>
    2722:	94 01       	movw	r18, r8
    2724:	af 01       	movw	r20, r30
    2726:	be 01       	movw	r22, r28
    2728:	cd 01       	movw	r24, r26
    272a:	00 0c       	add	r0, r0
    272c:	08 95       	ret

0000272e <__negdi2>:
    272e:	60 95       	com	r22
    2730:	70 95       	com	r23
    2732:	80 95       	com	r24
    2734:	90 95       	com	r25
    2736:	30 95       	com	r19
    2738:	40 95       	com	r20
    273a:	50 95       	com	r21
    273c:	21 95       	neg	r18
    273e:	3f 4f       	sbci	r19, 0xFF	; 255
    2740:	4f 4f       	sbci	r20, 0xFF	; 255
    2742:	5f 4f       	sbci	r21, 0xFF	; 255
    2744:	6f 4f       	sbci	r22, 0xFF	; 255
    2746:	7f 4f       	sbci	r23, 0xFF	; 255
    2748:	8f 4f       	sbci	r24, 0xFF	; 255
    274a:	9f 4f       	sbci	r25, 0xFF	; 255
    274c:	08 95       	ret

0000274e <__prologue_saves__>:
    274e:	2f 92       	push	r2
    2750:	3f 92       	push	r3
    2752:	4f 92       	push	r4
    2754:	5f 92       	push	r5
    2756:	6f 92       	push	r6
    2758:	7f 92       	push	r7
    275a:	8f 92       	push	r8
    275c:	9f 92       	push	r9
    275e:	af 92       	push	r10
    2760:	bf 92       	push	r11
    2762:	cf 92       	push	r12
    2764:	df 92       	push	r13
    2766:	ef 92       	push	r14
    2768:	ff 92       	push	r15
    276a:	0f 93       	push	r16
    276c:	1f 93       	push	r17
    276e:	cf 93       	push	r28
    2770:	df 93       	push	r29
    2772:	cd b7       	in	r28, 0x3d	; 61
    2774:	de b7       	in	r29, 0x3e	; 62
    2776:	ca 1b       	sub	r28, r26
    2778:	db 0b       	sbc	r29, r27
    277a:	cd bf       	out	0x3d, r28	; 61
    277c:	de bf       	out	0x3e, r29	; 62
    277e:	09 94       	ijmp

00002780 <__epilogue_restores__>:
    2780:	2a 88       	ldd	r2, Y+18	; 0x12
    2782:	39 88       	ldd	r3, Y+17	; 0x11
    2784:	48 88       	ldd	r4, Y+16	; 0x10
    2786:	5f 84       	ldd	r5, Y+15	; 0x0f
    2788:	6e 84       	ldd	r6, Y+14	; 0x0e
    278a:	7d 84       	ldd	r7, Y+13	; 0x0d
    278c:	8c 84       	ldd	r8, Y+12	; 0x0c
    278e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2790:	aa 84       	ldd	r10, Y+10	; 0x0a
    2792:	b9 84       	ldd	r11, Y+9	; 0x09
    2794:	c8 84       	ldd	r12, Y+8	; 0x08
    2796:	df 80       	ldd	r13, Y+7	; 0x07
    2798:	ee 80       	ldd	r14, Y+6	; 0x06
    279a:	fd 80       	ldd	r15, Y+5	; 0x05
    279c:	0c 81       	ldd	r16, Y+4	; 0x04
    279e:	1b 81       	ldd	r17, Y+3	; 0x03
    27a0:	aa 81       	ldd	r26, Y+2	; 0x02
    27a2:	b9 81       	ldd	r27, Y+1	; 0x01
    27a4:	ce 0f       	add	r28, r30
    27a6:	d1 1d       	adc	r29, r1
    27a8:	cd bf       	out	0x3d, r28	; 61
    27aa:	de bf       	out	0x3e, r29	; 62
    27ac:	ed 01       	movw	r28, r26
    27ae:	08 95       	ret

000027b0 <__ashldi3>:
    27b0:	0f 93       	push	r16
    27b2:	08 30       	cpi	r16, 0x08	; 8
    27b4:	90 f0       	brcs	.+36     	; 0x27da <__ashldi3+0x2a>
    27b6:	98 2f       	mov	r25, r24
    27b8:	87 2f       	mov	r24, r23
    27ba:	76 2f       	mov	r23, r22
    27bc:	65 2f       	mov	r22, r21
    27be:	54 2f       	mov	r21, r20
    27c0:	43 2f       	mov	r20, r19
    27c2:	32 2f       	mov	r19, r18
    27c4:	22 27       	eor	r18, r18
    27c6:	08 50       	subi	r16, 0x08	; 8
    27c8:	f4 cf       	rjmp	.-24     	; 0x27b2 <__ashldi3+0x2>
    27ca:	22 0f       	add	r18, r18
    27cc:	33 1f       	adc	r19, r19
    27ce:	44 1f       	adc	r20, r20
    27d0:	55 1f       	adc	r21, r21
    27d2:	66 1f       	adc	r22, r22
    27d4:	77 1f       	adc	r23, r23
    27d6:	88 1f       	adc	r24, r24
    27d8:	99 1f       	adc	r25, r25
    27da:	0a 95       	dec	r16
    27dc:	b2 f7       	brpl	.-20     	; 0x27ca <__ashldi3+0x1a>
    27de:	0f 91       	pop	r16
    27e0:	08 95       	ret

000027e2 <__ashrdi3>:
    27e2:	97 fb       	bst	r25, 7
    27e4:	10 f8       	bld	r1, 0

000027e6 <__lshrdi3>:
    27e6:	16 94       	lsr	r1
    27e8:	00 08       	sbc	r0, r0
    27ea:	0f 93       	push	r16
    27ec:	08 30       	cpi	r16, 0x08	; 8
    27ee:	98 f0       	brcs	.+38     	; 0x2816 <__lshrdi3+0x30>
    27f0:	08 50       	subi	r16, 0x08	; 8
    27f2:	23 2f       	mov	r18, r19
    27f4:	34 2f       	mov	r19, r20
    27f6:	45 2f       	mov	r20, r21
    27f8:	56 2f       	mov	r21, r22
    27fa:	67 2f       	mov	r22, r23
    27fc:	78 2f       	mov	r23, r24
    27fe:	89 2f       	mov	r24, r25
    2800:	90 2d       	mov	r25, r0
    2802:	f4 cf       	rjmp	.-24     	; 0x27ec <__lshrdi3+0x6>
    2804:	05 94       	asr	r0
    2806:	97 95       	ror	r25
    2808:	87 95       	ror	r24
    280a:	77 95       	ror	r23
    280c:	67 95       	ror	r22
    280e:	57 95       	ror	r21
    2810:	47 95       	ror	r20
    2812:	37 95       	ror	r19
    2814:	27 95       	ror	r18
    2816:	0a 95       	dec	r16
    2818:	aa f7       	brpl	.-22     	; 0x2804 <__lshrdi3+0x1e>
    281a:	0f 91       	pop	r16
    281c:	08 95       	ret

0000281e <__adddi3>:
    281e:	2a 0d       	add	r18, r10
    2820:	3b 1d       	adc	r19, r11
    2822:	4c 1d       	adc	r20, r12
    2824:	5d 1d       	adc	r21, r13
    2826:	6e 1d       	adc	r22, r14
    2828:	7f 1d       	adc	r23, r15
    282a:	80 1f       	adc	r24, r16
    282c:	91 1f       	adc	r25, r17
    282e:	08 95       	ret

00002830 <__adddi3_s8>:
    2830:	00 24       	eor	r0, r0
    2832:	a7 fd       	sbrc	r26, 7
    2834:	00 94       	com	r0
    2836:	2a 0f       	add	r18, r26
    2838:	30 1d       	adc	r19, r0
    283a:	40 1d       	adc	r20, r0
    283c:	50 1d       	adc	r21, r0
    283e:	60 1d       	adc	r22, r0
    2840:	70 1d       	adc	r23, r0
    2842:	80 1d       	adc	r24, r0
    2844:	90 1d       	adc	r25, r0
    2846:	08 95       	ret

00002848 <__subdi3>:
    2848:	2a 19       	sub	r18, r10
    284a:	3b 09       	sbc	r19, r11
    284c:	4c 09       	sbc	r20, r12
    284e:	5d 09       	sbc	r21, r13
    2850:	6e 09       	sbc	r22, r14
    2852:	7f 09       	sbc	r23, r15
    2854:	80 0b       	sbc	r24, r16
    2856:	91 0b       	sbc	r25, r17
    2858:	08 95       	ret

0000285a <__cmpdi2_s8>:
    285a:	00 24       	eor	r0, r0
    285c:	a7 fd       	sbrc	r26, 7
    285e:	00 94       	com	r0
    2860:	2a 17       	cp	r18, r26
    2862:	30 05       	cpc	r19, r0
    2864:	40 05       	cpc	r20, r0
    2866:	50 05       	cpc	r21, r0
    2868:	60 05       	cpc	r22, r0
    286a:	70 05       	cpc	r23, r0
    286c:	80 05       	cpc	r24, r0
    286e:	90 05       	cpc	r25, r0
    2870:	08 95       	ret

00002872 <_exit>:
    2872:	f8 94       	cli

00002874 <__stop_program>:
    2874:	ff cf       	rjmp	.-2      	; 0x2874 <__stop_program>
