<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_29e0dcc87985a941e12843c236561edc.html">dev</a>
  </div>
<div class="contents">
<h1>lan91.h File Reference</h1>
<p>
<a href="lan91_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g41558c878c928304cbf39f607908118c">LAN91_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g533b9abcf36be23b85875cd769a7f731">LAN91_BSR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank select register.  <a href="group__xg_nic_lan91.html#g533b9abcf36be23b85875cd769a7f731"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2">LAN91_TCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Transmit control register.  <a href="group__xg_nic_lan91.html#g3a25c7ba5d67dff24d91a0c3f82847c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf620d7b8f8275cc5e863fefedd8af038">LAN91_TCR_SWFDUP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g52d5dcae03dee8415c279a88068d77ad">LAN91_TCR_EPH_LOOP</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g913d271a4d4346171738e0c520bcd36e">LAN91_TCR_STP_SQET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#geba64659f2bf6e1871d82c48c095c07f">LAN91_TCR_FDUPLX</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf3052d61e2b5e00d92ff877d4b0fdb29">LAN91_TCR_MON_CSN</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc686bd1473b7e9c3079712c32911ef28">LAN91_TCR_NOCRC</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g44a9627fb8e5d57d7386b8d46898b56b">LAN91_TCR_PAD_EN</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd272f40528d12f595dfd829dc9dc824d">LAN91_TCR_FORCOL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf934e68cedcf94a9ff94799246b7f091">LAN91_TCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g4c4dddba94884257b8e5fd16fe4c8bbe">LAN91_TCR_TXENA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gbb548abfacd3f365f9090c217aa0f3ff">LAN91_EPHSR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - EPH status register.  <a href="group__xg_nic_lan91.html#gbb548abfacd3f365f9090c217aa0f3ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947">LAN91_RCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive control register.  <a href="group__xg_nic_lan91.html#ga85beabf9e35a64dc793526048305947"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2ce79511221fb471c88fe6947a3bdd62">LAN91_RCR_SOFT_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g826344a4f43e0526229c9fd208c219cf">LAN91_RCR_FILT_CAR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf4673ff124bd78d05960db07a1a3e9d6">LAN91_RCR_ABORT_ENB</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd3d79fd3363a3a14b5167bd701838209">LAN91_RCR_STRIP_CRC</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7639b248215290f89c7d16d6c7f4bd4e">LAN91_RCR_RXEN</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gce29b6e683a496908675dcfaa854c66b">LAN91_RCR_ALMUL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf6e18e80d1aa922f818af5e31d18a113">LAN91_RCR_PRMS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc0fb5f8ff22611848f614a0d96166e9d">LAN91_RCR_RX_ABORT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g431b0a6d22b4e1b54024b4a66f01006e">LAN91_ECR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Counter register.  <a href="group__xg_nic_lan91.html#g431b0a6d22b4e1b54024b4a66f01006e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9015fa207f1e3201f5465a032a8ddadd">LAN91_MIR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Memory information register.  <a href="group__xg_nic_lan91.html#g9015fa207f1e3201f5465a032a8ddadd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c">LAN91_RPCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive / PHY control register.  <a href="group__xg_nic_lan91.html#g8028fb0816b6a2a2717f4f67011f5d5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd97977e959d94acb453c1ae4a7e9857b">LAN91_RPCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfa5ec11c19a49fa58bc23d79ef114b22">LAN91_RPCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb0e8d02381e02da2304435a23ec018f7">LAN91_RPCR_ANEG</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g95b78243ee5916c6a50ec8135dd0f3e9">LAN91_RPCR_LEDA_PAT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7bb7ec0fc962593c324dfc8792025d03">LAN91_RPCR_LEDB_PAT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdca223b93dcf1d5bfee6eac4029b27e4">LAN91_CR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Configuration register.  <a href="group__xg_nic_lan91.html#gdca223b93dcf1d5bfee6eac4029b27e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ge3d2c3cb924d1c63ff5685060725d4d3">LAN91_CR_EPH_EN</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g371c48955ca5894051bec53fc1c1ef29">LAN91_BAR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Base address register.  <a href="group__xg_nic_lan91.html#g371c48955ca5894051bec53fc1c1ef29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga8ec19dad2788976d10c13b3fad430c2">LAN91_IAR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Individual address register.  <a href="group__xg_nic_lan91.html#ga8ec19dad2788976d10c13b3fad430c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g93bc06322799f97a1ecdb33a1b3bd740">LAN91_GPR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - General purpose register.  <a href="group__xg_nic_lan91.html#g93bc06322799f97a1ecdb33a1b3bd740"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0032bf65874769e9bbbedfeb6b42405a">LAN91_CTR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Control register.  <a href="group__xg_nic_lan91.html#g0032bf65874769e9bbbedfeb6b42405a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gecd295da9ee3a7f4386c87d415896a52">LAN91_CTR_RCV_BAD</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8382e1cd6aedf51178d7105783c5c2e3">LAN91_CTR_AUTO_RELEASE</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1146a228c52ca0678b977e2646c9246f">LAN91_MMUCR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - MMU command register.  <a href="group__xg_nic_lan91.html#g1146a228c52ca0678b977e2646c9246f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb43b9c2aa08a3a7adcdbebcbc07f3f7b">LAN91_MMUCR_BUSY</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g374c9e899b9636ef9f640e8ce1f6d572">LAN91_MMU_NOP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6b07fa0e130f408449d8468f1d875eca">LAN91_MMU_ALO</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g31c24658f68946abca1ad38f6765cf37">LAN91_MMU_RST</a>&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2457d669bd1e4790e9debdb9fc00fe41">LAN91_MMU_REM</a>&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdfe6a1edad9a6f76a89c77cb94109fa9">LAN91_MMU_TOP</a>&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7a313157aa560be913f7ab895ff1e596">LAN91_MMU_PKT</a>&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0eb3edfcafafc4700e18d8e88b46d14f">LAN91_MMU_ENQ</a>&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga8dbc14d1750398cfd8a82bf5c7b9bec">LAN91_MMU_RTX</a>&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g89ad9d8bc20edd3cb3aabcf664da6b0b">LAN91_PNR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="group__xg_nic_lan91.html#g89ad9d8bc20edd3cb3aabcf664da6b0b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2351e9a8ee6ffca595adc3472b0a7590">LAN91_ARR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="group__xg_nic_lan91.html#g2351e9a8ee6ffca595adc3472b0a7590"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9d67703a70c93c1b7436d5642353829f">LAN91_ARR_FAILED</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7d8f4509d5a21f91e63d99610b35899d">LAN91_FIFO</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - FIFO ports register.  <a href="group__xg_nic_lan91.html#g7d8f4509d5a21f91e63d99610b35899d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfe79991f5c429561b63a7379e479e0a0">LAN91_PTR</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Pointer register.  <a href="group__xg_nic_lan91.html#gfe79991f5c429561b63a7379e479e0a0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd08e4960cc64f770d8f32ca09153f710">LAN91_PTR_RCV</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb0c6981b9751fc0e5f1a54fd692d14cb">LAN91_PTR_AUTO_INCR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9f4d9d154fde176f5d93fd632bf9623a">LAN91_PTR_READ</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g4d77a2b050c1be21b6b23e49a07f7c47">LAN91_PTR_ETEN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2217e662b824cd994c133cc969a60953">LAN91_PTR_NOT_EMPTY</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g5f79e4b2d2c13e53b93a3efc86712d90">LAN91_DATA</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Data register.  <a href="group__xg_nic_lan91.html#g5f79e4b2d2c13e53b93a3efc86712d90"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8df466f269757a31696a8d4981392f48">LAN91_IST</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt status register.  <a href="group__xg_nic_lan91.html#g8df466f269757a31696a8d4981392f48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g39aae5c7397e445e37a6a7bebcac5747">LAN91_ACK</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register.  <a href="group__xg_nic_lan91.html#g39aae5c7397e445e37a6a7bebcac5747"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd0a928ca55717854f97d645bb850f6cc">LAN91_MSK</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0D)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt mask register.  <a href="group__xg_nic_lan91.html#gd0a928ca55717854f97d645bb850f6cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9e34508fc3ef0524d08308683d8898b4">LAN91_INT_MD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY state change interrupt bit mask.  <a href="group__xg_nic_lan91.html#g9e34508fc3ef0524d08308683d8898b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gbfb9f048a81b84fe47a79b06a2d6ce66">LAN91_INT_ERCV</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Early receive interrupt bit mask.  <a href="group__xg_nic_lan91.html#gbfb9f048a81b84fe47a79b06a2d6ce66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd6e0e678d47d974059eedbf043ba88c1">LAN91_INT_EPH</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet protocol interrupt bit mask.  <a href="group__xg_nic_lan91.html#gd6e0e678d47d974059eedbf043ba88c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd6578e07609f4421f5d65a88b5efc8c2">LAN91_INT_RX_OVRN</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun interrupt bit mask.  <a href="group__xg_nic_lan91.html#gd6578e07609f4421f5d65a88b5efc8c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6a60b7ef7409780798f1d8c0a7a4cecd">LAN91_INT_ALLOC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit allocation interrupt bit mask.  <a href="group__xg_nic_lan91.html#g6a60b7ef7409780798f1d8c0a7a4cecd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9c72527ed7bb6cfbf6d7f9d27d1ae568">LAN91_INT_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty interrupt bit mask.  <a href="group__xg_nic_lan91.html#g9c72527ed7bb6cfbf6d7f9d27d1ae568"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g5237a49599a011740f14e2e9783f4a47">LAN91_INT_TX</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete interrupt bit mask.  <a href="group__xg_nic_lan91.html#g5237a49599a011740f14e2e9783f4a47"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf44e59b35841dd563e64d1e796e2c7d6">LAN91_INT_RCV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive interrupt bit mask.  <a href="group__xg_nic_lan91.html#gf44e59b35841dd563e64d1e796e2c7d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g26f333f6bc57adc871f9cec830ae4f51">LAN91_MT</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Multicast table register.  <a href="group__xg_nic_lan91.html#g26f333f6bc57adc871f9cec830ae4f51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f">LAN91_MGMT</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Management interface register.  <a href="group__xg_nic_lan91.html#g9f832408a090f77563f8ba5b18c8b32f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1284f0995d6b50cf125969c640da9edc">LAN91_MGMT_MDOE</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g42c0c9d17f340cad22c709d3b584856c">LAN91_MGMT_MCLK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gdfc4509f3e61867fa9f04b1bdcfae311">LAN91_MGMT_MDI</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g48c4325fcac99b62dd85864e4fa3b4b4">LAN91_MGMT_MDO</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g65d23e72b73a3a2b8af4fe44ac9a4645">LAN91_REV</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Revision register.  <a href="group__xg_nic_lan91.html#g65d23e72b73a3a2b8af4fe44ac9a4645"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g71228df4b41cbd10ea13e81e098c3e74">LAN91_ERCV</a>&nbsp;&nbsp;&nbsp;(LAN91_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Early RCV register.  <a href="group__xg_nic_lan91.html#g71228df4b41cbd10ea13e81e098c3e74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad">LAN91_PHYCR</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY control register.  <a href="group__xg_nic_lan91.html#gc257f052e419c16b44b77a07bb482bad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga92ca5d968eec6a069143971dbac394e">LAN91_PHYCR_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd0ba8bb9c2a931e4a047adc985f61880">LAN91_PHYCR_LPBK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf81e1d704cef400d87f2ae01bdfc8328">LAN91_PHYCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gcf121c1ff9dc12e9abcdb1273e77706e">LAN91_PHYCR_ANEG_EN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb35259aa3153832fb9a0a34d86cffa95">LAN91_PHYCR_PDN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ge568ea43bafff82493c257dd6b0027c2">LAN91_PHYCR_MII_DIS</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g81cbed64f0f89c3a30c096bedccf3acf">LAN91_PHYCR_ANEG_RST</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g11ecf967edaa5265a8c35e7deaa32056">LAN91_PHYCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8035f5a560e473f05c25b351017fb3a7">LAN91_PHYCR_COLST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44">LAN91_PHYSR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status register.  <a href="group__xg_nic_lan91.html#gfe0b1f1fae6fc6028f2349f88b9b2b44"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf23e33cfb333b6d41814089e0933d46c">LAN91_PHYSR_CAP_T4</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gecc820a212debaa34b4d59041beb4c07">LAN91_PHYSR_CAP_TXF</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6c30d22916611666bd1ad912b81e0c61">LAN91_PHYSR_CAP_TXH</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfafeee4fba1b6ec2d79f38a3d8a4a9f7">LAN91_PHYSR_CAP_TF</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1c802241548cced4f1273d813c538774">LAN91_PHYSR_CAP_TH</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gde2d10a09ff6346c1db4a2313e8bede4">LAN91_PHYSR_CAP_SUPR</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1ddfe6e0749e895b51c6bab6b3cd52e1">LAN91_PHYSR_ANEG_ACK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2d749c68d7dea7d234c96415b5367d16">LAN91_PHYSR_REM_FLT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g14833cf5881fd0df15a209341f427a9a">LAN91_PHYSR_CAP_ANEG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6ed1992c11e1fda6754d755aeb7eb32d">LAN91_PHYSR_LINK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g47ff8714da6e1cae4244fdb9f44730fa">LAN91_PHYSR_JAB</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g7ed0358726fae0c5cbfebd544e49e9a7">LAN91_PHYSR_EXREG</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ged1199f86ee0e6a0df660e972dfc672f">LAN91_PHYID1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_nic_lan91.html#ged1199f86ee0e6a0df660e972dfc672f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gfcacaac4367067084a9c8b05888ef5c2">LAN91_PHYID2</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1.  <a href="group__xg_nic_lan91.html#gfcacaac4367067084a9c8b05888ef5c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9">LAN91_PHYANAD</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation advertisement register.  <a href="group__xg_nic_lan91.html#g57fb3621b772bbbd1e7fb67c95ca67e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g954927eef0ac2ffe2692d92f78a93459">LAN91_PHYANAD_NP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gafd1009372d1265d1a27d350241f2e76">LAN91_PHYANAD_ACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga0bdd59e29d5ab013b231677236e062a">LAN91_PHYANAD_RF</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2e49b6917a51b7741d64c94dc70ab8f7">LAN91_PHYANAD_T4</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd5c017cf23fb6212d96d2d00ca25db8e">LAN91_PHYANAD_TX_FDX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#geb4429b3a9bca3398f2dfe74c8809604">LAN91_PHYANAD_TX_HDX</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8b3e52b4006221c1c47622d707c93c43">LAN91_PHYANAD_10FDX</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gaef776ba1072c3e444d9459e7851680d">LAN91_PHYANAD_10_HDX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g6d57cf2f5ae3031775f6abedf33fb20f">LAN91_PHYANAD_CSMA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf58c284838541acc20b8c244f90714f9">LAN91_PHYANRC</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation remote end capability register.  <a href="group__xg_nic_lan91.html#gf58c284838541acc20b8c244f90714f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g065cff85bc6527500d4168e4c2fd7dd1">LAN91_PHYCFR1</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 1.  <a href="group__xg_nic_lan91.html#g065cff85bc6527500d4168e4c2fd7dd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g8f34080292d67b98b69a0729e54c2a7b">LAN91_PHYCFR2</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 2.  <a href="group__xg_nic_lan91.html#g8f34080292d67b98b69a0729e54c2a7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5">LAN91_PHYSOR</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status output register.  <a href="group__xg_nic_lan91.html#g067480f98beb0b43c11382dd80e011e5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1fb03415f34d5b5a3e9e8324ceac4023">LAN91_PHYSOR_INT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2a670cc2f6352b2746297b148a29bdb8">LAN91_PHYSOR_LNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g951e5e6e321d2495e64b60fa70069899">LAN91_PHYSOR_LOSSSYNC</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2eda3ae26b1d076f4d999460144dc642">LAN91_PHYSOR_CWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#ga88661164683f7af8e59c48f87e9d361">LAN91_PHYSOR_SSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g818b3bb74dd06606de8f89aafa0f4c63">LAN91_PHYSOR_ESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gf194c2ab94711707cfb026bf16b1401d">LAN91_PHYSOR_RPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g1f41d7aa7dcf5e153362ecfc1799d6bc">LAN91_PHYSOR_JAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2ff90fc7ec308e0921130ea6ff23e772">LAN91_PHYSOR_SPDDET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gc6a3a42d3052ccfed84a50f017da0b80">LAN91_PHYSOR_DPLXDET</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb">LAN91_PHYMSK</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY mask register.  <a href="group__xg_nic_lan91.html#g99690a747c0cbe7e9ac822302a4e2feb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gd11126d9c47e2aa94eecf04f474f9aeb">LAN91_PHYMSK_MINT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g353e9cc91939bddc5724ccc6d872ae49">LAN91_PHYMSK_MLNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gcc3576c90136822e4cc8ab763ca7c6cf">LAN91_PHYMSK_MLOSSSYN</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g2210ff7b58a259bdae7a8c523a35ac00">LAN91_PHYMSK_MCWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0607bd79b2181aa5f067d2fa886f1e93">LAN91_PHYMSK_MSSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g53b35b263d67592bd8b3266b18324c71">LAN91_PHYMSK_MESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g0b4f2e18c4dfcec1cb23006db245dea9">LAN91_PHYMSK_MRPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g292c910c906d5a811495172f609ce9a4">LAN91_PHYMSK_MJAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g85285fec554a0c31394aee4a838ac916">LAN91_PHYMSK_MSPDDT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#gb2c6e9904fa95a4766dd876820b551e1">LAN91_PHYMSK_MDPLDT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lan91_8h.html#c8dd96e43e6ce38f3259b56db85065c9">DEV_ETHER</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33">devLan91</a></td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTDEVICE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33">devLan91</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device information structure.  <a href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="c8dd96e43e6ce38f3259b56db85065c9"></a><!-- doxytag: member="lan91.h::DEV_ETHER" ref="c8dd96e43e6ce38f3259b56db85065c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEV_ETHER&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_nic_lan91.html#g815e799d28f901911532702c0803ac33">devLan91</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lan91_8h-source.html#l00372">372</a> of file <a class="el" href="lan91_8h-source.html">lan91.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
