vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xpm
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_vip_v1_1_11
vlib questa_lib/msim/processing_system7_vip_v1_0_13
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xlconcat_v2_1_4
vlib questa_lib/msim/xbip_utils_v3_0_10
vlib questa_lib/msim/axi_utils_v2_0_6
vlib questa_lib/msim/c_reg_fd_v12_0_6
vlib questa_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib questa_lib/msim/xbip_pipe_v3_0_6
vlib questa_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib questa_lib/msim/xbip_addsub_v3_0_6
vlib questa_lib/msim/c_addsub_v12_0_14
vlib questa_lib/msim/c_mux_bit_v12_0_6
vlib questa_lib/msim/c_shift_ram_v12_0_14
vlib questa_lib/msim/xbip_bram18k_v3_0_6
vlib questa_lib/msim/mult_gen_v12_0_17
vlib questa_lib/msim/cmpy_v6_0_20
vlib questa_lib/msim/floating_point_v7_0_19
vlib questa_lib/msim/xfft_v9_1_7
vlib questa_lib/msim/lib_pkg_v1_0_2
vlib questa_lib/msim/fifo_generator_v13_2_6
vlib questa_lib/msim/lib_fifo_v1_0_15
vlib questa_lib/msim/lib_srl_fifo_v1_0_2
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/axi_datamover_v5_1_27
vlib questa_lib/msim/axi_sg_v4_1_14
vlib questa_lib/msim/axi_dma_v7_1_26
vlib questa_lib/msim/generic_baseblocks_v2_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_25
vlib questa_lib/msim/axi_data_fifo_v2_1_24
vlib questa_lib/msim/axi_crossbar_v2_1_26
vlib questa_lib/msim/proc_sys_reset_v5_0_13
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/axi_fifo_mm_s_v4_2_7
vlib questa_lib/msim/axi_intc_v4_1_16
vlib questa_lib/msim/axi_timer_v2_0_27
vlib questa_lib/msim/blk_mem_gen_v8_4_5
vlib questa_lib/msim/lib_bmg_v1_0_14
vlib questa_lib/msim/axi_vdma_v6_3_13
vlib questa_lib/msim/v_tc_v6_1_13
vlib questa_lib/msim/v_vid_in_axi4s_v4_0_9
vlib questa_lib/msim/v_axi4s_vid_out_v4_0_13
vlib questa_lib/msim/v_tc_v6_2_3
vlib questa_lib/msim/interrupt_control_v3_1_4
vlib questa_lib/msim/axi_gpio_v2_0_27
vlib questa_lib/msim/axi_protocol_converter_v2_1_25
vlib questa_lib/msim/axi_clock_converter_v2_1_24

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xpm questa_lib/msim/xpm
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_11 questa_lib/msim/axi_vip_v1_1_11
vmap processing_system7_vip_v1_0_13 questa_lib/msim/processing_system7_vip_v1_0_13
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xlconcat_v2_1_4 questa_lib/msim/xlconcat_v2_1_4
vmap xbip_utils_v3_0_10 questa_lib/msim/xbip_utils_v3_0_10
vmap axi_utils_v2_0_6 questa_lib/msim/axi_utils_v2_0_6
vmap c_reg_fd_v12_0_6 questa_lib/msim/c_reg_fd_v12_0_6
vmap xbip_dsp48_wrapper_v3_0_4 questa_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_pipe_v3_0_6 questa_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_addsub_v3_0_6 questa_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 questa_lib/msim/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_14 questa_lib/msim/c_addsub_v12_0_14
vmap c_mux_bit_v12_0_6 questa_lib/msim/c_mux_bit_v12_0_6
vmap c_shift_ram_v12_0_14 questa_lib/msim/c_shift_ram_v12_0_14
vmap xbip_bram18k_v3_0_6 questa_lib/msim/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_17 questa_lib/msim/mult_gen_v12_0_17
vmap cmpy_v6_0_20 questa_lib/msim/cmpy_v6_0_20
vmap floating_point_v7_0_19 questa_lib/msim/floating_point_v7_0_19
vmap xfft_v9_1_7 questa_lib/msim/xfft_v9_1_7
vmap lib_pkg_v1_0_2 questa_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_6 questa_lib/msim/fifo_generator_v13_2_6
vmap lib_fifo_v1_0_15 questa_lib/msim/lib_fifo_v1_0_15
vmap lib_srl_fifo_v1_0_2 questa_lib/msim/lib_srl_fifo_v1_0_2
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap axi_datamover_v5_1_27 questa_lib/msim/axi_datamover_v5_1_27
vmap axi_sg_v4_1_14 questa_lib/msim/axi_sg_v4_1_14
vmap axi_dma_v7_1_26 questa_lib/msim/axi_dma_v7_1_26
vmap generic_baseblocks_v2_1_0 questa_lib/msim/generic_baseblocks_v2_1_0
vmap axi_register_slice_v2_1_25 questa_lib/msim/axi_register_slice_v2_1_25
vmap axi_data_fifo_v2_1_24 questa_lib/msim/axi_data_fifo_v2_1_24
vmap axi_crossbar_v2_1_26 questa_lib/msim/axi_crossbar_v2_1_26
vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap axi_fifo_mm_s_v4_2_7 questa_lib/msim/axi_fifo_mm_s_v4_2_7
vmap axi_intc_v4_1_16 questa_lib/msim/axi_intc_v4_1_16
vmap axi_timer_v2_0_27 questa_lib/msim/axi_timer_v2_0_27
vmap blk_mem_gen_v8_4_5 questa_lib/msim/blk_mem_gen_v8_4_5
vmap lib_bmg_v1_0_14 questa_lib/msim/lib_bmg_v1_0_14
vmap axi_vdma_v6_3_13 questa_lib/msim/axi_vdma_v6_3_13
vmap v_tc_v6_1_13 questa_lib/msim/v_tc_v6_1_13
vmap v_vid_in_axi4s_v4_0_9 questa_lib/msim/v_vid_in_axi4s_v4_0_9
vmap v_axi4s_vid_out_v4_0_13 questa_lib/msim/v_axi4s_vid_out_v4_0_13
vmap v_tc_v6_2_3 questa_lib/msim/v_tc_v6_2_3
vmap interrupt_control_v3_1_4 questa_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_27 questa_lib/msim/axi_gpio_v2_0_27
vmap axi_protocol_converter_v2_1_25 questa_lib/msim/axi_protocol_converter_v2_1_25
vmap axi_clock_converter_v2_1_24 questa_lib/msim/axi_clock_converter_v2_1_24

vlog -work xilinx_vip  -incr -mfcu -sv -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2021.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr -mfcu -sv -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm  -93 \
"C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_11  -incr -mfcu -sv -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/63b7/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_13  -incr -mfcu -sv -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_processing_system7_0_0/sim/z7_lite_processing_system7_0_0.v" \

vlog -work xlconcat_v2_1_4  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_xlconcat_0_0/sim/z7_lite_xlconcat_0_0.v" \
"../../../bd/z7_lite/ip/z7_lite_xlconcat_1_0/sim/z7_lite_xlconcat_1_0.v" \

vcom -work xbip_utils_v3_0_10  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_14  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_mux_bit_v12_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ecb4/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \

vcom -work c_shift_ram_v12_0_14  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_17  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/dd36/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work cmpy_v6_0_20  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/328f/hdl/cmpy_v6_0_vh_rfs.vhd" \

vcom -work floating_point_v7_0_19  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/08ac/hdl/floating_point_v7_0_vh_rfs.vhd" \

vcom -work xfft_v9_1_7  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/b7d6/hdl/xfft_v9_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_xfft_0_0/sim/z7_lite_xfft_0_0.vhd" \

vcom -work lib_pkg_v1_0_2  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_6  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/8ae1/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_6  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_6  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_15  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_27  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_14  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/bcf6/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_26  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_dma_0_0/sim/z7_lite_axi_dma_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_25  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_24  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_26  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_xbar_1/sim/z7_lite_xbar_1.v" \

vcom -work proc_sys_reset_v5_0_13  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_rst_ps7_0_150M_0/sim/z7_lite_rst_ps7_0_150M_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_xbar_0/sim/z7_lite_xbar_0.v" \

vcom -work axi_lite_ipif_v3_0_4  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_fifo_mm_s_v4_2_7  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/7665/hdl/axi_fifo_mm_s_v4_2_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_fifo_mm_s_0_0/sim/z7_lite_axi_fifo_mm_s_0_0.vhd" \

vcom -work axi_intc_v4_1_16  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_intc_0_0/sim/z7_lite_axi_intc_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_xlconcat_2_0/sim/z7_lite_xlconcat_2_0.v" \

vcom -work axi_timer_v2_0_27  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_timer_0_0/sim/z7_lite_axi_timer_0_0.vhd" \

vlog -work blk_mem_gen_v8_4_5  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_14  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd" \

vlog -work axi_vdma_v6_3_13  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_13  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_vdma_0_0/sim/z7_lite_axi_vdma_0_0.vhd" \

vcom -work v_tc_v6_1_13  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_9  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_13  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/da0d/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_v_axi4s_vid_out_0_0/sim/z7_lite_v_axi4s_vid_out_0_0.v" \

vcom -work v_tc_v6_2_3  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ee1d/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_v_tc_0_0/sim/z7_lite_v_tc_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/9097/src/mmcme2_drp.v" \

vcom -work xil_defaultlib  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/z7_lite/ip/z7_lite_axi_dynclk_0_0/sim/z7_lite_axi_dynclk_0_0.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/ClockGen.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/SyncAsync.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/SyncAsyncReset.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/DVI_Constants.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/OutputSERDES.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/TMDS_Encoder.vhd" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ca91/src/rgb2dvi.vhd" \
"../../../bd/z7_lite/ip/z7_lite_rgb2dvi_0_0/sim/z7_lite_rgb2dvi_0_0.vhd" \
"../../../bd/z7_lite/ip/z7_lite_proc_sys_reset_0_0/sim/z7_lite_proc_sys_reset_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/sim/z7_lite.v" \

vcom -work interrupt_control_v3_1_4  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_27  -93 \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93 \
"../../../bd/z7_lite/ip/z7_lite_axi_gpio_0_0/sim/z7_lite_axi_gpio_0_0.vhd" \

vlog -work axi_protocol_converter_v2_1_25  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_auto_pc_0/sim/z7_lite_auto_pc_0.v" \

vlog -work axi_clock_converter_v2_1_24  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/23c0/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/ec67/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/3007/hdl" "+incdir+../../../../z7_lite_linux.gen/sources_1/bd/z7_lite/ipshared/36fa/hdl" "+incdir+C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../bd/z7_lite/ip/z7_lite_auto_cc_0/sim/z7_lite_auto_cc_0.v" \
"../../../bd/z7_lite/ip/z7_lite_auto_cc_1/sim/z7_lite_auto_cc_1.v" \
"../../../bd/z7_lite/ip/z7_lite_auto_cc_2/sim/z7_lite_auto_cc_2.v" \
"../../../bd/z7_lite/ip/z7_lite_auto_cc_3/sim/z7_lite_auto_cc_3.v" \
"../../../bd/z7_lite/ip/z7_lite_auto_pc_1/sim/z7_lite_auto_pc_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

