<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>3.300</TargetClockPeriod>
    <AchievedClockPeriod>5.784</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.784</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.784</CP_SYNTH>
    <CP_TARGET>3.300</CP_TARGET>
    <SLACK_FINAL>-2.484</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>-2.484</SLACK_SYNTH>
    <TIMING_MET>FALSE</TIMING_MET>
    <TNS_FINAL>-149.868</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>-149.868</TNS_SYNTH>
    <WNS_FINAL>-2.484</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>-2.484</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>536</FF>
      <LATCH>0</LATCH>
      <LUT>324</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="dut" DISPNAME="inst" RTLNAME="dut">
      <SubModules count="5">add_32ns_32ns_32_2_1_U20 grp_dut_Pipeline_burst_loop_inner_loop_fu_86 grp_dut_Pipeline_residual_loop_fu_101 regslice_both_in_s_V_data_V_U sub_32ns_32ns_32_2_1_U21</SubModules>
      <Resources FF="536" LUT="324"/>
      <LocalResources FF="236" LUT="80"/>
    </RtlModule>
    <RtlModule CELL="inst/add_32ns_32ns_32_2_1_U20" DEPTH="1" TYPE="resource" MODULENAME="add_32ns_32ns_32_2_1" DISPNAME="add_32ns_32ns_32_2_1_U20" RTLNAME="dut_add_32ns_32ns_32_2_1">
      <Resources FF="33" LUT="2"/>
      <LocalResources FF="33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_32ns_32ns_32_2_1_U20" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="nBlks" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86" DEPTH="1" TYPE="function" MODULENAME="dut_Pipeline_burst_loop_inner_loop" DISPNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" RTLNAME="dut_dut_Pipeline_burst_loop_inner_loop">
      <SubModules count="4">add_30ns_30ns_30_2_1_U2 add_32ns_32ns_32_2_1_U3 flow_control_loop_pipe_sequential_init_U icmp_30ns_30ns_1_2_1_U1</SubModules>
      <Resources FF="148" LUT="136"/>
      <LocalResources FF="79" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_30ns_30ns_30_2_1_U2" DEPTH="2" TYPE="resource" MODULENAME="add_30ns_30ns_30_2_1" DISPNAME="add_30ns_30ns_30_2_1_U2" RTLNAME="dut_add_30ns_30ns_30_2_1">
      <Resources FF="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_30ns_30ns_30_2_1_U2" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_32ns_32ns_32_2_1_U3" DEPTH="2" TYPE="resource" MODULENAME="add_32ns_32ns_32_2_1" DISPNAME="add_32ns_32ns_32_2_1_U3" RTLNAME="dut_add_32ns_32ns_32_2_1">
      <Resources FF="5" LUT="5"/>
      <LocalResources FF="5" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_32ns_32ns_32_2_1_U3" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dut_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1" DEPTH="2" TYPE="resource" MODULENAME="icmp_30ns_30ns_1_2_1" DISPNAME="icmp_30ns_30ns_1_2_1_U1" RTLNAME="dut_icmp_30ns_30ns_1_2_1">
      <Resources FF="46" LUT="61"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="burst_loop_inner_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_30ns_30ns_1_2_1_U1" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_residual_loop_fu_101" DEPTH="1" TYPE="function" MODULENAME="dut_Pipeline_residual_loop" DISPNAME="grp_dut_Pipeline_residual_loop_fu_101" RTLNAME="dut_dut_Pipeline_residual_loop">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="17" LUT="33"/>
      <LocalResources FF="15" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="dut_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_s_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_s_V_data_V_U" RTLNAME="dut_regslice_both">
      <Resources FF="69" LUT="41"/>
    </RtlModule>
    <RtlModule CELL="inst/sub_32ns_32ns_32_2_1_U21" DEPTH="1" TYPE="resource" MODULENAME="sub_32ns_32ns_32_2_1" DISPNAME="sub_32ns_32ns_32_2_1_U21" RTLNAME="dut_sub_32ns_32ns_32_2_1">
      <Resources FF="33" LUT="32"/>
      <LocalResources FF="33" LUT="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_32ns_32ns_32_2_1_U21" SOURCE="T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln23" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="1.309" DATAPATH_NET_DELAY="3.867" ENDPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/R" LOGIC_LEVELS="5" MAX_FANOUT="9" SLACK="-2.484" STARTPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C">
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="1.309" DATAPATH_NET_DELAY="3.867" ENDPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]/R" LOGIC_LEVELS="5" MAX_FANOUT="9" SLACK="-2.484" STARTPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C">
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="1.309" DATAPATH_NET_DELAY="3.867" ENDPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]/R" LOGIC_LEVELS="5" MAX_FANOUT="9" SLACK="-2.484" STARTPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C">
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="1.309" DATAPATH_NET_DELAY="3.867" ENDPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]/R" LOGIC_LEVELS="5" MAX_FANOUT="9" SLACK="-2.484" STARTPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C">
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="1.309" DATAPATH_NET_DELAY="3.867" ENDPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]/R" LOGIC_LEVELS="5" MAX_FANOUT="9" SLACK="-2.484" STARTPOINT_PIN="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C">
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_residual_loop.v" LINE_NUMBER="158" MODULE_INSTNAME="grp_dut_Pipeline_residual_loop_fu_101" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.117" DATAPATH_LOGIC_DELAY="2.354" DATAPATH_NET_DELAY="2.763" ENDPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]/CE" LOGIC_LEVELS="7" MAX_FANOUT="30" SLACK="-2.070" STARTPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C">
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="69" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="dut_icmp_30ns_30ns_1_2_1_sub.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_burst_loop_inner_loop.v" LINE_NUMBER="284" MODULE_INSTNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.117" DATAPATH_LOGIC_DELAY="2.354" DATAPATH_NET_DELAY="2.763" ENDPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]/CE" LOGIC_LEVELS="7" MAX_FANOUT="30" SLACK="-2.070" STARTPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C">
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="69" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="dut_icmp_30ns_30ns_1_2_1_sub.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_burst_loop_inner_loop.v" LINE_NUMBER="284" MODULE_INSTNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.117" DATAPATH_LOGIC_DELAY="2.354" DATAPATH_NET_DELAY="2.763" ENDPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]/CE" LOGIC_LEVELS="7" MAX_FANOUT="30" SLACK="-2.070" STARTPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C">
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="69" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="dut_icmp_30ns_30ns_1_2_1_sub.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_burst_loop_inner_loop.v" LINE_NUMBER="284" MODULE_INSTNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.117" DATAPATH_LOGIC_DELAY="2.354" DATAPATH_NET_DELAY="2.763" ENDPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]/CE" LOGIC_LEVELS="7" MAX_FANOUT="30" SLACK="-2.070" STARTPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C">
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="69" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="dut_icmp_30ns_30ns_1_2_1_sub.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_burst_loop_inner_loop.v" LINE_NUMBER="284" MODULE_INSTNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.117" DATAPATH_LOGIC_DELAY="2.354" DATAPATH_NET_DELAY="2.763" ENDPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]/CE" LOGIC_LEVELS="7" MAX_FANOUT="30" SLACK="-2.070" STARTPOINT_PIN="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]/C">
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="69" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_24" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="dut_icmp_30ns_30ns_1_2_1_sub.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="dut_add_30ns_30ns_30_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_12" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_5" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="dut_add_32ns_32ns_32_2_1.v" LINE_NUMBER="113" MODULE_INSTNAME="icmp_30ns_30ns_1_2_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="dut_dut_Pipeline_burst_loop_inner_loop.v" LINE_NUMBER="284" MODULE_INSTNAME="grp_dut_Pipeline_burst_loop_inner_loop_fu_86" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_dut_Pipeline_residual_loop_fu_101 icmp_30ns_30ns_1_2_1_U1 grp_dut_Pipeline_burst_loop_inner_loop_fu_86</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/dut_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/dut_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/dut_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/dut_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/dut_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/dut_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/dut_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Oct 17 22:24:24 +0800 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="dut.prj"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="3.3 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="3.3 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

