# Simulation for FIFO18KX2

Run the following command to run simulation on iVerilog:

```
make iverilog
```

To remove output files:

```
make clean
```