Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan 26 10:50:06 2024
| Host         : LAPTOP-DWAYNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_timing_summary_routed.rpt -pb pulse_gen_timing_summary_routed.pb -rpx pulse_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.596        0.000                      0                    4        0.269        0.000                      0                    4        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MCLK   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK                6.596        0.000                      0                    4        0.269        0.000                      0                    4        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        MCLK                        
(none)                      MCLK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK
  To Clock:  MCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.715ns (51.142%)  route 0.683ns (48.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.584 f  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.683     6.268    cpt[1]
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.296     6.564 r  P_i_1/O
                         net (fo=1, routed)           0.000     6.564    p_0_in
    SLICE_X1Y5           FDCE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.029    13.159    P_reg
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.584 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.685     6.270    cpt[1]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.324     6.594 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.594    ppulse.cpt[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.075    13.205    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.743ns (52.101%)  route 0.683ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.584 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.683     6.268    cpt[1]
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.324     6.592 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.592    ppulse.cpt[2]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.075    13.205    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 12.643 - 8.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.621 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.666     6.288    cpt[0]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.124     6.412 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.412    ppulse.cpt[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    U7                                                0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     8.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656    12.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism              0.522    13.165    
                         clock uncertainty           -0.035    13.130    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.031    13.161    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  6.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     1.726 r  ppulse.cpt_reg[2]/Q
                         net (fo=2, routed)           0.146     1.872    cpt[2]
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.102     1.974 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.974    ppulse.cpt[2]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.107     1.705    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     1.726 f  ppulse.cpt_reg[2]/Q
                         net (fo=2, routed)           0.146     1.872    cpt[2]
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.099     1.971 r  P_i_1/O
                         net (fo=1, routed)           0.000     1.971    p_0_in
    SLICE_X1Y5           FDCE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C
                         clock pessimism             -0.519     1.598    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.091     1.689    P_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.739 r  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.230     1.969    cpt[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.043     2.012 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    ppulse.cpt[1]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.107     1.705    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.739 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.230     1.969    cpt[0]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.045     2.014 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.014    ppulse.cpt[0]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism             -0.519     1.598    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.092     1.690    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  MCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y5     P_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y5     ppulse.cpt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y5     ppulse.cpt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X1Y5     ppulse.cpt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     P_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     P_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     P_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     P_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X1Y5     ppulse.cpt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.604ns  (logic 3.075ns (66.779%)  route 1.530ns (33.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.835     5.165    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.621 r  P_reg/Q
                         net (fo=1, routed)           1.530     7.151    P_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619     9.770 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     9.770    P
    W6                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.559ns  (logic 1.276ns (81.877%)  route 0.283ns (18.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.623     1.598    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.739 r  P_reg/Q
                         net (fo=1, routed)           0.283     2.022    P_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.135     3.157 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     3.157    P
    W6                                                                r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MCLK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 1.075ns (36.516%)  route 1.868ns (63.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.035    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.159 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.783     2.943    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  P_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 1.075ns (36.516%)  route 1.868ns (63.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.035    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.159 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.783     2.943    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 1.075ns (36.516%)  route 1.868ns (63.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.035    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.159 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.783     2.943    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 1.075ns (36.516%)  route 1.868ns (63.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.035    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.159 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.783     2.943    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.656     4.643    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.224ns (22.259%)  route 0.784ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.580    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.625 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.383     1.009    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  P_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.224ns (22.259%)  route 0.784ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.580    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.625 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.383     1.009    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.224ns (22.259%)  route 0.784ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.580    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.625 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.383     1.009    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.224ns (22.259%)  route 0.784ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.580    RST_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.625 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.383     1.009    ppulse.cpt[2]_i_2_n_0
    SLICE_X1Y5           FDCE                                         f  ppulse.cpt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    U7                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.893     2.117    MCLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  ppulse.cpt_reg[2]/C





