Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Dec  3 15:24:13 2021
| Host             : DESKTOP-N9U4OV8 running 64-bit major release  (build 9200)
| Command          : report_power -file single_display_power_routed.rpt -pb single_display_power_summary_routed.pb -rpx single_display_power_routed.rpx
| Design           : single_display
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 62.741 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 61.058                           |
| Device Static (W)        | 1.682                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.861 |     1971 |       --- |             --- |
|   LUT as Logic           |     5.136 |      853 |    133800 |            0.64 |
|   LUT as Distributed RAM |     2.230 |      304 |     46200 |            0.66 |
|   F7/F8 Muxes            |     0.195 |      136 |    133800 |            0.10 |
|   CARRY4                 |     0.155 |       32 |     33450 |            0.10 |
|   Register               |     0.093 |      298 |    267600 |            0.11 |
|   BUFG                   |     0.052 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       18 |       --- |             --- |
| Signals                  |     8.418 |     1346 |       --- |             --- |
| Block RAM                |     0.129 |        1 |       365 |            0.27 |
| I/O                      |    44.650 |       28 |       400 |            7.00 |
| Static Power             |     1.682 |          |           |                 |
| Total                    |    62.741 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    17.612 |      16.402 |      1.211 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.842 |       1.636 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |    12.642 |      12.637 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.059 |       0.010 |      0.049 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| single_display                 |    61.058 |
|   CPU                          |    13.430 |
|     ins                        |     7.095 |
|     ins1                       |     0.632 |
|     ins2                       |     2.032 |
|       memory_reg_r1_0_31_0_5   |     0.168 |
|       memory_reg_r1_0_31_12_17 |     0.165 |
|       memory_reg_r1_0_31_18_23 |     0.185 |
|       memory_reg_r1_0_31_24_29 |     0.192 |
|       memory_reg_r1_0_31_30_31 |     0.062 |
|       memory_reg_r1_0_31_6_11  |     0.169 |
|       memory_reg_r2_0_31_0_5   |     0.087 |
|       memory_reg_r2_0_31_12_17 |     0.084 |
|       memory_reg_r2_0_31_18_23 |     0.089 |
|       memory_reg_r2_0_31_24_29 |     0.083 |
|       memory_reg_r2_0_31_30_31 |     0.043 |
|       memory_reg_r2_0_31_6_11  |     0.086 |
|     ins3                       |     0.800 |
|     ins5                       |     2.871 |
|       ram_reg_0_127_0_0        |     0.037 |
|       ram_reg_0_127_10_10      |     0.043 |
|       ram_reg_0_127_11_11      |     0.041 |
|       ram_reg_0_127_12_12      |     0.040 |
|       ram_reg_0_127_13_13      |     0.042 |
|       ram_reg_0_127_14_14      |     0.041 |
|       ram_reg_0_127_15_15      |     0.044 |
|       ram_reg_0_127_16_16      |     0.043 |
|       ram_reg_0_127_17_17      |     0.044 |
|       ram_reg_0_127_18_18      |     0.041 |
|       ram_reg_0_127_19_19      |     0.043 |
|       ram_reg_0_127_1_1        |     0.041 |
|       ram_reg_0_127_20_20      |     0.044 |
|       ram_reg_0_127_21_21      |     0.043 |
|       ram_reg_0_127_22_22      |     0.042 |
|       ram_reg_0_127_23_23      |     0.041 |
|       ram_reg_0_127_24_24      |     0.042 |
|       ram_reg_0_127_25_25      |     0.039 |
|       ram_reg_0_127_26_26      |     0.044 |
|       ram_reg_0_127_27_27      |     0.042 |
|       ram_reg_0_127_28_28      |     0.043 |
|       ram_reg_0_127_29_29      |     0.041 |
|       ram_reg_0_127_2_2        |     0.036 |
|       ram_reg_0_127_30_30      |     0.045 |
|       ram_reg_0_127_31_31      |     0.040 |
|       ram_reg_0_127_3_3        |     0.039 |
|       ram_reg_0_127_4_4        |     0.038 |
|       ram_reg_0_127_5_5        |     0.038 |
|       ram_reg_0_127_6_6        |     0.037 |
|       ram_reg_0_127_7_7        |     0.038 |
|       ram_reg_0_127_8_8        |     0.042 |
|       ram_reg_0_127_9_9        |     0.044 |
|       ram_reg_128_255_0_0      |     0.039 |
|       ram_reg_128_255_10_10    |     0.047 |
|       ram_reg_128_255_11_11    |     0.043 |
|       ram_reg_128_255_12_12    |     0.045 |
|       ram_reg_128_255_13_13    |     0.039 |
|       ram_reg_128_255_14_14    |     0.042 |
|       ram_reg_128_255_15_15    |     0.047 |
|       ram_reg_128_255_16_16    |     0.044 |
|       ram_reg_128_255_17_17    |     0.039 |
|       ram_reg_128_255_18_18    |     0.040 |
|       ram_reg_128_255_19_19    |     0.044 |
|       ram_reg_128_255_1_1      |     0.041 |
|       ram_reg_128_255_20_20    |     0.041 |
|       ram_reg_128_255_21_21    |     0.042 |
|       ram_reg_128_255_22_22    |     0.039 |
|       ram_reg_128_255_23_23    |     0.040 |
|       ram_reg_128_255_24_24    |     0.041 |
|       ram_reg_128_255_25_25    |     0.041 |
|       ram_reg_128_255_26_26    |     0.041 |
|       ram_reg_128_255_27_27    |     0.043 |
|       ram_reg_128_255_28_28    |     0.040 |
|       ram_reg_128_255_29_29    |     0.040 |
|       ram_reg_128_255_2_2      |     0.038 |
|       ram_reg_128_255_30_30    |     0.045 |
|       ram_reg_128_255_31_31    |     0.038 |
|       ram_reg_128_255_3_3      |     0.036 |
|       ram_reg_128_255_4_4      |     0.042 |
|       ram_reg_128_255_5_5      |     0.040 |
|       ram_reg_128_255_6_6      |     0.035 |
|       ram_reg_128_255_7_7      |     0.035 |
|       ram_reg_128_255_8_8      |     0.044 |
|       ram_reg_128_255_9_9      |     0.039 |
|   lcd_module                   |    47.425 |
|     lcd_draw_module            |     0.987 |
|     lcd_init_module            |     0.624 |
|     lcd_rom_module             |     0.412 |
|       U0                       |     0.412 |
|     touch_module               |     0.289 |
|       sda_io                   |     0.036 |
+--------------------------------+-----------+


