<?xml version="1.0"?>
<dblpperson name="Yaswanth Tavva" pid="227/2482" n="7">
<person key="homepages/227/2482" mdate="2018-10-05">
<author pid="227/2482">Yaswanth Tavva</author>
</person>
<r><article key="journals/tc/BhattacharjeeTE20" mdate="2020-05-04">
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author orcid="0000-0002-9628-3847" pid="73/1708">Arvind Easwaran</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<title>Crossbar-Constrained Technology Mapping for ReRAM Based In-Memory Computing.</title>
<pages>734-748</pages>
<year>2020</year>
<volume>69</volume>
<journal>IEEE Trans. Computers</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TC.2020.2964671</ee>
<url>db/journals/tc/tc69.html#BhattacharjeeTE20</url>
</article>
</r>
<r><inproceedings key="conf/vlsid/DuttaTBC20" mdate="2020-06-08">
<author pid="220/3291">Srijit Dutta</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Efficient Quantum Circuits for Square-Root and Inverse Square-Root.</title>
<pages>55-60</pages>
<year>2020</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID49098.2020.00027</ee>
<crossref>conf/vlsid/2020</crossref>
<url>db/conf/vlsid/vlsid2020.html#DuttaTBC20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-2006-09982" mdate="2020-06-23">
<author pid="267/9573">Srivatsa P</author>
<author pid="267/9732">Kyle Timothy Ng Chu</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="228/1824">Jibin Wu</author>
<author pid="156/7882">Malu Zhang</author>
<author pid="36/4118">Haizhou Li 0001</author>
<author pid="37/10441">Trevor E. Carlson</author>
<title>You Only Spike Once: Improving Energy-Efficient Neuromorphic Inference to ANN-Level Accuracy.</title>
<year>2020</year>
<volume>abs/2006.09982</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2006.09982</ee>
<url>db/journals/corr/corr2006.html#abs-2006-09982</url>
</article>
</r>
<r><inproceedings key="conf/icecsys/VaccaTCC18" mdate="2020-06-15">
<author pid="65/10305">Marco Vacca</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Logic-In-Memory Architecture For Min/Max Search.</title>
<pages>853-856</pages>
<year>2018</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2018.8617879</ee>
<crossref>conf/icecsys/2018</crossref>
<url>db/conf/icecsys/icecsys2018.html#VaccaTCC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MandalBTC18" mdate="2020-06-15">
<author pid="126/2520">Swagata Mandal</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>ReRAM-based In-Memory Computation of Galois Field arithmetic.</title>
<pages>1-6</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644772</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#MandalBTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MandalTBC18" mdate="2020-06-15">
<author pid="126/2520">Swagata Mandal</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code.</title>
<pages>128-146</pages>
<year>2018</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-23425-6_7</ee>
<crossref>conf/vlsi/2018socs</crossref>
<url>db/conf/vlsi/vlsisoc2018s.html#MandalTBC18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1809-08195" mdate="2018-10-05">
<author pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="73/1708">Arvind Easwaran</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Crossbar-Constrained Technology Mapping for ReRAM based In-Memory Computing.</title>
<year>2018</year>
<volume>abs/1809.08195</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1809.08195</ee>
<url>db/journals/corr/corr1809.html#abs-1809-08195</url>
</article>
</r>
<coauthors n="13" nc="2">
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Calimera:Andrea" pid="36/291">Andrea Calimera</na></co>
<co c="1"><na f="c/Carlson:Trevor_E=" pid="37/10441">Trevor E. Carlson</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="1"><na f="c/Chu:Kyle_Timothy_Ng" pid="267/9732">Kyle Timothy Ng Chu</na></co>
<co c="0"><na f="d/Dutta:Srijit" pid="220/3291">Srijit Dutta</na></co>
<co c="0"><na f="e/Easwaran:Arvind" pid="73/1708">Arvind Easwaran</na></co>
<co c="1"><na f="l/Li_0001:Haizhou" pid="36/4118">Haizhou Li 0001</na></co>
<co c="0"><na f="m/Mandal:Swagata" pid="126/2520">Swagata Mandal</na></co>
<co c="1"><na f="p/P:Srivatsa" pid="267/9573">Srivatsa P</na></co>
<co c="0"><na f="v/Vacca:Marco" pid="65/10305">Marco Vacca</na></co>
<co c="1"><na f="w/Wu:Jibin" pid="228/1824">Jibin Wu</na></co>
<co c="1"><na f="z/Zhang:Malu" pid="156/7882">Malu Zhang</na></co>
</coauthors>
</dblpperson>

