# Tiny Tapeout project information
project:
  title:        "FSM Hazard Detection with ECC + FIFO"
  author:       "Rishi Gowda"
  discord:      ""        # optional
  description:  "FSM-based hazard detector with FIFO buffering and SECDED ECC, providing ACK/NACK handshake."
  language:     "Verilog"
  clock_hz:     50000000   # 50 MHz TinyTapeout default clock

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"             # if harden still fails, try increasing to 2x2

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_fsmhaz"

  # List your project's source files here (must be inside ./src/)
  source_files:
    - "tt_um_fsmhaz.v"
    - "fsm_haz.v"

# The pinout of your project. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: "wr_en"
  ui[1]: "rd_en"
  ui[2]: "err_mode[0]"
  ui[3]: "err_mode[1]"
  ui[4]: "data_in[0]"
  ui[5]: "data_in[1]"
  ui[6]: "data_in[2]"
  ui[7]: "data_in[3]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "ack"
  uo[5]: "nack"
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins (unused in this design)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
