<stg><name>omp_reconstruction_Pipeline_map_out</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_23, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %x_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x_out

]]></Node>
<StgValue><ssdm name="x_out_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc218:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc218:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc218:2 %icmp_ln303 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc218:3 %add_ln303 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc218:4 %br_ln303 = br i1 %icmp_ln303, void %for.inc218.split, void %for.end220.exitStub

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
for.inc218.split:0 %zext_ln303 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc218.split:4 %index_set_addr = getelementptr i32 %index_set, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="index_set_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc218.split:5 %idx = load i3 %index_set_addr

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc218.split:18 %store_ln303 = store i4 %add_ln303, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc218.split:5 %idx = load i3 %index_set_addr

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc218.split:6 %theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="theta_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
for.inc218.split:7 %theta_load = load i3 %theta_addr

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.inc218.split:8 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="34">
<![CDATA[
for.inc218.split:9 %sext_ln306 = sext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:10 %add_ln306 = add i64 %sext_ln306, i64 %x_out_read

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc218.split:12 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln306, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
for.inc218.split:13 %sext_ln306_1 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln306_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:14 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln306_1

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
for.inc218.split:7 %theta_load = load i3 %theta_addr

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc218.split:15 %gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.inc218.split:11 %bitcast_ln306 = bitcast i32 %theta_load

]]></Node>
<StgValue><ssdm name="bitcast_ln306"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc218.split:16 %write_ln306 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem2_addr, i32 %bitcast_ln306, i4 15

]]></Node>
<StgValue><ssdm name="write_ln306"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc218.split:17 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc218.split:17 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc218.split:17 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="42" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc218.split:17 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end220.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc218.split:1 %specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln304"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc218.split:2 %speclooptripcount_ln303 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln303"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc218.split:3 %specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln303"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc218.split:17 %gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_resp"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc218.split:19 %br_ln303 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="73" name="index_set" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="index_set"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="theta" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="theta"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="x_out" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="gmem2" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="82" from="empty_23" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="87" from="empty_13" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="91" from="empty_1" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="93" from="empty" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="empty_13" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="100" from="empty_13" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="101" from="empty_13" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.i64" to="x_out_read" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="x_out" to="x_out_read" fromId="75" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="110" from="i" to="store_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="111" from="i" to="i_2" fromId="12" toId="17">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="gmem2" to="specbitsmap_ln0" fromId="72" toId="18">
</dataflow>
<dataflow id="115" from="i_2" to="icmp_ln303" fromId="17" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln303" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="i_2" to="add_ln303" fromId="17" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln303" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="icmp_ln303" to="br_ln303" fromId="19" toId="21">
</dataflow>
<dataflow id="122" from="i_2" to="zext_ln303" fromId="17" toId="22">
</dataflow>
<dataflow id="123" from="index_set" to="index_set_addr" fromId="73" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_124" to="index_set_addr" fromId="124" toId="23">
</dataflow>
<dataflow id="126" from="zext_ln303" to="index_set_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="127" from="index_set_addr" to="idx" fromId="23" toId="24">
</dataflow>
<dataflow id="128" from="add_ln303" to="store_ln303" fromId="20" toId="25">
</dataflow>
<dataflow id="129" from="i" to="store_ln303" fromId="12" toId="25">
</dataflow>
<dataflow id="130" from="index_set_addr" to="idx" fromId="23" toId="26">
</dataflow>
<dataflow id="131" from="theta" to="theta_addr" fromId="74" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_124" to="theta_addr" fromId="124" toId="27">
</dataflow>
<dataflow id="133" from="zext_ln303" to="theta_addr" fromId="22" toId="27">
</dataflow>
<dataflow id="134" from="theta_addr" to="theta_load" fromId="27" toId="28">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="shl_ln" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="idx" to="shl_ln" fromId="26" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_138" to="shl_ln" fromId="138" toId="29">
</dataflow>
<dataflow id="140" from="shl_ln" to="sext_ln306" fromId="29" toId="30">
</dataflow>
<dataflow id="141" from="sext_ln306" to="add_ln306" fromId="30" toId="31">
</dataflow>
<dataflow id="142" from="x_out_read" to="add_ln306" fromId="14" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln4" fromId="143" toId="32">
</dataflow>
<dataflow id="145" from="add_ln306" to="trunc_ln4" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="StgValue_146" to="trunc_ln4" fromId="146" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_148" to="trunc_ln4" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="trunc_ln4" to="sext_ln306_1" fromId="32" toId="33">
</dataflow>
<dataflow id="151" from="gmem2" to="gmem2_addr" fromId="72" toId="34">
</dataflow>
<dataflow id="152" from="sext_ln306_1" to="gmem2_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="153" from="theta_addr" to="theta_load" fromId="27" toId="35">
</dataflow>
<dataflow id="155" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem2_addr_1_req" fromId="154" toId="36">
</dataflow>
<dataflow id="156" from="gmem2_addr" to="gmem2_addr_1_req" fromId="34" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_76" to="gmem2_addr_1_req" fromId="76" toId="36">
</dataflow>
<dataflow id="158" from="theta_load" to="bitcast_ln306" fromId="35" toId="37">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln306" fromId="159" toId="38">
</dataflow>
<dataflow id="161" from="gmem2_addr" to="write_ln306" fromId="34" toId="38">
</dataflow>
<dataflow id="162" from="bitcast_ln306" to="write_ln306" fromId="37" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_163" to="write_ln306" fromId="163" toId="38">
</dataflow>
<dataflow id="166" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_1_resp" fromId="165" toId="39">
</dataflow>
<dataflow id="167" from="gmem2_addr" to="gmem2_addr_1_resp" fromId="34" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_1_resp" fromId="165" toId="40">
</dataflow>
<dataflow id="169" from="gmem2_addr" to="gmem2_addr_1_resp" fromId="34" toId="40">
</dataflow>
<dataflow id="170" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_1_resp" fromId="165" toId="41">
</dataflow>
<dataflow id="171" from="gmem2_addr" to="gmem2_addr_1_resp" fromId="34" toId="41">
</dataflow>
<dataflow id="172" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_1_resp" fromId="165" toId="42">
</dataflow>
<dataflow id="173" from="gmem2_addr" to="gmem2_addr_1_resp" fromId="34" toId="42">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecPipeline" to="specpipeline_ln304" fromId="174" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_76" to="specpipeline_ln304" fromId="76" toId="43">
</dataflow>
<dataflow id="177" from="StgValue_83" to="specpipeline_ln304" fromId="83" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_83" to="specpipeline_ln304" fromId="83" toId="43">
</dataflow>
<dataflow id="179" from="StgValue_83" to="specpipeline_ln304" fromId="83" toId="43">
</dataflow>
<dataflow id="180" from="empty_13" to="specpipeline_ln304" fromId="86" toId="43">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln303" fromId="181" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_183" to="speclooptripcount_ln303" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="StgValue_183" to="speclooptripcount_ln303" fromId="183" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_183" to="speclooptripcount_ln303" fromId="183" toId="44">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopName" to="specloopname_ln303" fromId="187" toId="45">
</dataflow>
<dataflow id="190" from="empty_9" to="specloopname_ln303" fromId="189" toId="45">
</dataflow>
<dataflow id="191" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_1_resp" fromId="165" toId="46">
</dataflow>
<dataflow id="192" from="gmem2_addr" to="gmem2_addr_1_resp" fromId="34" toId="46">
</dataflow>
<dataflow id="193" from="icmp_ln303" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="194" from="icmp_ln303" to="StgValue_9" fromId="19" toId="9">
</dataflow>
</dataflows>


</stg>
