# Register VM Feature Expansion Roadmap

This document tracks capabilities still missing from the register-based virtual machine and outlines a phased plan to implement them. Most items in **PhaseÂ 1** and **PhaseÂ 2** have now been completed, with further work planned for later phases.

## ğŸ§© Updated Missing Features Checklist

| Limitation | Can Be Optimized? | Notes |
|-----------|-------------------|------|
| âœ… i64 integer arithmetic | âœ… Done | Already implemented (ADD_I64, etc.) |
| âœ… f64 floating-point support | âœ… Done | Implemented via ADD_F64, MUL_F64 and typed registers |
| âœ… Function call stack & return values | âœ… Done | CALL/RETURN with register frames |
| âœ… Arrays and indexing | âœ… Done | ARRAY_GET/SET plus push/pop operations |
| âœ… Pointer or memory access ops | âœ… Done | Added LOAD_PTR/STORE_PTR instructions |
| âœ… Register allocator | âœ… Done | Per-function allocation in reg_ir.c |
| âœ… Dynamic type support (e.g., strings) | âœ… Done | Registers store strings, bool and nil |
| âœ… GC integration | âœ… Done | Register roots marked during collection |
| âœ… Structs / field access | âœ… Done | Fields compiled to array slots |
| âœ… Constants pool / global values | âœ… Done | LOAD_CONST and global load/store |
| âœ… Comparison and branching | âœ… Done | EQ_I64, LT_I64, JUMP_IF, etc. |
| âœ… Stack-based fallback or hybrid mode | âœ… Done | Mixed execution supported for legacy compatibility |
| âœ… Error handling / traps | âœ… Done | Try/catch with SETUP_EXCEPT and POP_EXCEPT |
| âŒ Debugging hooks / tracing | ğŸ’¤ Planned | Could add TRACE, line numbers, or source tracking |
| âŒ Opcode metadata or assembler tools | ğŸ’¤ External tooling | Not essential now, but will matter for maintainability |

## ğŸ›£ï¸ Roadmap

### Phase 1 â€“ Core VM Capabilities
- âœ… Implement `f64` arithmetic instructions (`ADD_F64`, `SUB_F64`, etc.).
- âœ… Add comparison and conditional branching ops (`EQ_I64`, `LT_I64`, `JUMP_IF`).
- âœ… Introduce a call stack with proper `CALL` and `RET` semantics.
- âœ… Add a constant pool loader (`LOAD_CONST`).
- âœ… Provide basic error handling and trap opcodes.

### Phase 2 â€“ Data and Memory Features
- âœ… Support arrays with index, load and store instructions.
- âœ… Add pointer-style memory access operations.
- âœ… Integrate the GC so register roots are traced correctly.
- âœ… Enable constants and global value loading across modules.
- âœ… Begin optional stack/register hybrid execution support.

### Phase 3 â€“ Advanced and Optional Features
- âœ… Implement a register allocator to minimize unused registers.
- âœ… Extend the VM to handle dynamic types like strings and booleans.
- âœ… Introduce structs and field access operations.
- âŒ Provide debugging hooks and execution tracing.

### Phase 4 â€“ Tooling
- âŒ Generate opcode metadata for assembler utilities.
- âŒ Ship external assembler or disassembly tools.

---

Completing these phases will bring the register VM to feature parity with the stack-based backend while keeping it optimized for future work.
