Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 11 20:51:45 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            2 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             274 |           45 |
| Yes          | No                    | No                     |             128 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------+------------------------------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal                |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------+------------------------------------------+------------------+----------------+
| ~wire_clk6p25m_BUFG     |                                             |                                          |                2 |              4 |
|  led12_OBUF_BUFG        |                                             |                                          |                1 |              6 |
|  wire_clk6p25m_BUFG     |                                             |                                          |                3 |              8 |
|  led14_OBUF_BUFG        |                                             |                                          |                1 |              8 |
|  baysis_clock_IBUF_BUFG |                                             |                                          |                5 |             14 |
|  wire_clk6p25m_BUFG     | unitc/E[0]                                  |                                          |                3 |             24 |
|  baysis_clock_IBUF_BUFG |                                             | unit_20khz/J_MIC3_Pin1_OBUF              |                3 |             24 |
| ~wire_clk6p25m_BUFG     |                                             | nolabel_line46/frame_counter[16]_i_1_n_0 |                4 |             32 |
| ~wire_clk6p25m_BUFG     | nolabel_line46/delay[0]_i_1_n_0             |                                          |                5 |             40 |
| ~wire_clk6p25m_BUFG     | nolabel_line46/FSM_onehot_state[31]_i_1_n_0 |                                          |               10 |             64 |
|  baysis_clock_IBUF_BUFG |                                             | unit_20khz/COUNT[0]_i_1__0_n_0           |                8 |             64 |
|  baysis_clock_IBUF_BUFG |                                             | unit_6p25m/clear                         |                8 |             64 |
|  baysis_clock_IBUF_BUFG | led12_OBUF_BUFG                             | unitB/count                              |                8 |             64 |
|  baysis_clock_IBUF_BUFG | led14_OBUF_BUFG                             | unitA/count                              |                8 |             64 |
| ~wire_clk6p25m_BUFG     |                                             | nolabel_line46/spi_word[39]_i_1_n_0      |               22 |             90 |
+-------------------------+---------------------------------------------+------------------------------------------+------------------+----------------+


