
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.422 ; gain = 106.906 ; free physical = 548 ; free virtual = 5085
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22218 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.422 ; gain = 85.918 ; free physical = 435 ; free virtual = 4972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernetlite_0_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_ethernetlite_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernetlite_0_1' (1#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_ethernetlite_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'design_1_axi_ethernetlite_0_1' requires 34 connections, but only 33 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:349]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_timer_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_1' (3#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_timer_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_1' requires 26 connections, but only 23 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:468]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_2' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_uartlite_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_2' (4#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_axi_uartlite_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_2' requires 22 connections, but only 21 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:492]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_clk_wiz_1_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_3' (5#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_clk_wiz_1_3_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:521]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (6#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mdm_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_3' (7#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mdm_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_1' (8#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 145 connections, but only 116 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:555]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_1' (9#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_1' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:918]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1642]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1774]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (11#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1774]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1906]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (12#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1906]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2052]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (13#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2052]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2418]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (14#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2418]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (15#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_1_xbar_1' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1603]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_1_xbar_1' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:1607]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (16#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:918]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2184]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_dlmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_3' (17#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_dlmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_dlmb_v10_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_3' (18#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_dlmb_v10_3_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_3' requires 25 connections, but only 24 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2330]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ilmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_3' (19#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ilmb_bram_if_cntlr_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ilmb_v10_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_3' (20#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_ilmb_v10_3_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_3' requires 25 connections, but only 24 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2376]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_lmb_bram_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_3' (21#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_lmb_bram_3_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_3' requires 16 connections, but only 14 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2401]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (22#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:2184]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_1' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/synth/design_1_microblaze_0_xlconcat_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (23#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_1' (24#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/synth/design_1_microblaze_0_xlconcat_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_2' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mig_7series_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_2' (25#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mig_7series_0_2_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_2' requires 66 connections, but only 55 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:826]
INFO: [Synth 8-6157] synthesizing module 'design_1_mii_to_rmii_0_2' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mii_to_rmii_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mii_to_rmii_0_2' (26#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_mii_to_rmii_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_3' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_rst_clk_wiz_1_100M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_3' (27#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_rst_clk_wiz_1_100M_3_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_3' requires 10 connections, but only 8 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_81M_1' [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_rst_mig_7series_0_81M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_81M_1' (28#1) [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/.Xil/Vivado-22196-hw-dev/realtime/design_1_rst_mig_7series_0_81M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_1' requires 10 connections, but only 6 given [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:909]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ethernetlite_0'. This will prevent further optimization [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:349]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:521]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (29#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (30#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (31#1) [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.172 ; gain = 132.668 ; free physical = 442 ; free virtual = 4980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.172 ; gain = 132.668 ; free physical = 444 ; free virtual = 4982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1569.172 ; gain = 132.668 ; free physical = 444 ; free virtual = 4982
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_3/design_1_dlmb_v10_3/design_1_ilmb_v10_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_3/design_1_dlmb_v10_3/design_1_ilmb_v10_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_3/design_1_ilmb_v10_3/design_1_ilmb_v10_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_3/design_1_ilmb_v10_3/design_1_ilmb_v10_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3/design_1_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3/design_1_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_3/design_1_lmb_bram_3/design_1_lmb_bram_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_3/design_1_lmb_bram_3/design_1_lmb_bram_3_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_3/design_1_mdm_1_3/design_1_mdm_1_3_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_3/design_1_mdm_1_3/design_1_mdm_1_3_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_3/design_1_rst_clk_wiz_1_100M_3/design_1_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_3/design_1_rst_clk_wiz_1_100M_3/design_1_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_2/design_1_mii_to_rmii_0_2/design_1_mii_to_rmii_0_2_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_2/design_1_mii_to_rmii_0_2/design_1_mii_to_rmii_0_2_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_2/design_1_axi_uartlite_0_2/design_1_axi_uartlite_0_2_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_2/design_1_axi_uartlite_0_2/design_1_axi_uartlite_0_2_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1/design_1_axi_ethernetlite_0_1_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1/design_1_axi_timer_0_1_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_1/design_1_axi_timer_0_1/design_1_axi_timer_0_1_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_1/design_1_rst_mig_7series_0_81M_1/design_1_rst_mig_7series_0_81M_1_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_1/design_1_rst_mig_7series_0_81M_1/design_1_rst_mig_7series_0_81M_1_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.srcs/constrs_1/new/eth_ref_clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quinn/ece532/tutorials/tut5/project/project.srcs/constrs_1/new/eth_ref_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.047 ; gain = 0.000 ; free physical = 177 ; free virtual = 4715
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.047 ; gain = 0.000 ; free physical = 178 ; free virtual = 4716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.047 ; gain = 0.000 ; free physical = 178 ; free virtual = 4716
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.047 ; gain = 0.000 ; free physical = 178 ; free virtual = 4716
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 259 ; free virtual = 4797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 258 ; free virtual = 4797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3/design_1_clk_wiz_1_3_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  /home/quinn/ece532/tutorials/tut5/project/project.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/design_1_mig_7series_0_2/design_1_mig_7series_0_2_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 261 ; free virtual = 4800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 260 ; free virtual = 4799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 249 ; free virtual = 4790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out3' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_rx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_tx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 117 ; free virtual = 4658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.047 ; gain = 426.543 ; free physical = 117 ; free virtual = 4658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_1                  |         1|
|2     |design_1_axi_ethernetlite_0_1    |         1|
|3     |design_1_axi_smc_0               |         1|
|4     |design_1_axi_timer_0_1           |         1|
|5     |design_1_axi_uartlite_0_2        |         1|
|6     |design_1_clk_wiz_1_3             |         1|
|7     |design_1_ila_0_0                 |         1|
|8     |design_1_mdm_1_3                 |         1|
|9     |design_1_microblaze_0_1          |         1|
|10    |design_1_microblaze_0_axi_intc_1 |         1|
|11    |design_1_mig_7series_0_2         |         1|
|12    |design_1_mii_to_rmii_0_2         |         1|
|13    |design_1_rst_clk_wiz_1_100M_3    |         1|
|14    |design_1_rst_mig_7series_0_81M_1 |         1|
|15    |design_1_dlmb_bram_if_cntlr_3    |         1|
|16    |design_1_dlmb_v10_3              |         1|
|17    |design_1_ilmb_bram_if_cntlr_3    |         1|
|18    |design_1_ilmb_v10_3              |         1|
|19    |design_1_lmb_bram_3              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_axi_ethernetlite_0_1    |     1|
|2     |design_1_axi_smc_0               |     1|
|3     |design_1_axi_timer_0_1           |     1|
|4     |design_1_axi_uartlite_0_2        |     1|
|5     |design_1_clk_wiz_1_3             |     1|
|6     |design_1_dlmb_bram_if_cntlr_3    |     1|
|7     |design_1_dlmb_v10_3              |     1|
|8     |design_1_ila_0_0                 |     1|
|9     |design_1_ilmb_bram_if_cntlr_3    |     1|
|10    |design_1_ilmb_v10_3              |     1|
|11    |design_1_lmb_bram_3              |     1|
|12    |design_1_mdm_1_3                 |     1|
|13    |design_1_microblaze_0_1          |     1|
|14    |design_1_microblaze_0_axi_intc_1 |     1|
|15    |design_1_mig_7series_0_2         |     1|
|16    |design_1_mii_to_rmii_0_2         |     1|
|17    |design_1_rst_clk_wiz_1_100M_3    |     1|
|18    |design_1_rst_mig_7series_0_81M_1 |     1|
|19    |design_1_xbar_1                  |     1|
|20    |IBUF                             |     6|
|21    |IOBUF                            |     1|
|22    |OBUF                             |     6|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2271|
|2     |  design_1_i                  |design_1                              |  2258|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_1    |   485|
|4     |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_1      |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.055 ; gain = 434.551 ; free physical = 132 ; free virtual = 4657
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1871.055 ; gain = 140.676 ; free physical = 189 ; free virtual = 4714
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1871.062 ; gain = 434.551 ; free physical = 198 ; free virtual = 4724
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.055 ; gain = 0.000 ; free physical = 127 ; free virtual = 4653
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1877.055 ; gain = 440.633 ; free physical = 175 ; free virtual = 4701
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.055 ; gain = 0.000 ; free physical = 176 ; free virtual = 4701
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/quinn/ece532/tutorials/tut5/project/project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 23 15:31:53 2021...
