$date
	Wed Oct 25 22:14:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bb_fulladder_testbench_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$var integer 32 & i [31:0] $end
$scope module bb_fulladder0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 ! s $end
$var wire 1 " co $end
$scope module Fulladder_i0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 ' s2 $end
$var wire 1 ( s1 $end
$var wire 1 ) s0 $end
$var wire 1 ! s $end
$scope module HalfAdderAdd_i0 $end
$var wire 1 ' C $end
$var wire 1 ) S $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$scope module HalfAdderAdd_i1 $end
$var wire 1 ( C $end
$var wire 1 ! S $end
$var wire 1 % X $end
$var wire 1 ) Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#80000
$dumpvars
0)
0(
1'
b1000 &
1%
1$
1#
1"
1!
$end
