//
// _RV64I_h_
//
// Copyright (C) 2017-2024 Tactical Computing Laboratories, LLC
// All Rights Reserved
// contact@tactcomplabs.com
//
// See LICENSE in the top level directory for licensing details
//

#ifndef _SST_REVCPU_RV64I_H_
#define _SST_REVCPU_RV64I_H_

#include "../RevInstHelpers.h"

#include <vector>

namespace SST::RevCPU {

class RV64I : public RevExt {
  // Standard instructions
  static constexpr auto& ld     = load<int64_t>;
  static constexpr auto& lwu    = load<uint32_t>;
  static constexpr auto& sd     = store<uint64_t>;

  // 32-bit arithmetic operators
  static constexpr auto& addw   = oper<std::plus, OpKind::Reg, std::make_signed_t, true>;
  static constexpr auto& subw   = oper<std::minus, OpKind::Reg, std::make_signed_t, true>;
  static constexpr auto& addiw  = oper<std::plus, OpKind::Imm, std::make_signed_t, true>;

  // Shift operators
  static constexpr auto& slliw  = oper<ShiftLeft, OpKind::Imm, std::make_unsigned_t, true>;
  static constexpr auto& srliw  = oper<ShiftRight, OpKind::Imm, std::make_unsigned_t, true>;
  static constexpr auto& sraiw  = oper<ShiftRight, OpKind::Imm, std::make_signed_t, true>;
  static constexpr auto& sllw   = oper<ShiftLeft, OpKind::Reg, std::make_unsigned_t, true>;
  static constexpr auto& srlw   = oper<ShiftRight, OpKind::Reg, std::make_unsigned_t, true>;
  static constexpr auto& sraw   = oper<ShiftRight, OpKind::Reg, std::make_signed_t, true>;

  // Compressed instructions
  static constexpr auto& cldsp  = ld;
  static constexpr auto& csdsp  = sd;
  static constexpr auto& cld    = ld;
  static constexpr auto& csd    = sd;
  static constexpr auto& caddiw = addiw;
  static constexpr auto& caddw  = addw;
  static constexpr auto& csubw  = subw;

  // ----------------------------------------------------------------------
  //
  // RISC-V RV64I Instructions
  //
  // ----------------------------------------------------------------------

  struct Rev64InstDefaults : RevInstDefaults {
    Rev64InstDefaults() { SetOpcode( 0b0111011 ); }
  };

  // clang-format off
  std::vector<RevInstEntry> RV64ITable = {
    Rev64InstDefaults().SetMnemonic("lwu %rd, $imm(%rs1)"   ).SetFunct3(0b110).SetImplFunc(lwu   ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0000011).Setrs2Class(RevRegClass::RegUNKNOWN),
    Rev64InstDefaults().SetMnemonic("ld %rd, $imm(%rs1)"    ).SetFunct3(0b011).SetImplFunc(ld    ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0000011).Setrs2Class(RevRegClass::RegUNKNOWN),
    Rev64InstDefaults().SetMnemonic("sd %rs2, $imm(%rs1)"   ).SetFunct3(0b011).SetImplFunc(sd    )                         .SetFormat(RVTypeS).SetOpcode(0b0100011).SetrdClass (RevRegClass::RegIMM    ),
    Rev64InstDefaults().SetMnemonic("addiw %rd, %rs1, $imm" ).SetFunct3(0b000).SetImplFunc(addiw ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0011011).Setrs2Class(RevRegClass::RegUNKNOWN).SetPredicate( []( uint32_t Inst ){ return DECODE_IMM12(Inst) != 0; } ),
    Rev64InstDefaults().SetMnemonic("sext.w %rd, %rs"       ).SetFunct3(0b000).SetImplFunc(addiw ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0011011).Setrs2Class(RevRegClass::RegUNKNOWN).SetPredicate( []( uint32_t Inst ){ return DECODE_IMM12(Inst) == 0; } ),
    Rev64InstDefaults().SetMnemonic("slliw %rd, %rs1, $imm" ).SetFunct3(0b001).SetImplFunc(slliw ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0011011).Setrs2Class(RevRegClass::RegUNKNOWN).SetPredicate( []( uint32_t Inst ){ return ( Inst & 0x2000000 ) == 0; } ),
    Rev64InstDefaults().SetMnemonic("srliw %rd, %rs1, $imm" ).SetFunct3(0b101).SetImplFunc(srliw ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0011011).Setrs2Class(RevRegClass::RegUNKNOWN).SetPredicate( []( uint32_t Inst ){ return ( Inst & 0x2000000 ) == 0; } ),
    Rev64InstDefaults().SetMnemonic("sraiw %rd, %rs1, $imm" ).SetFunct3(0b101).SetImplFunc(sraiw ).Setimm(RevImmFunc::FImm).SetFormat(RVTypeI).SetOpcode(0b0011011).Setrs2Class(RevRegClass::RegUNKNOWN).SetFunct2or7(0b0100000).SetPredicate( []( uint32_t Inst ){ return ( Inst & 0x2000000 ) == 0; } ),
    Rev64InstDefaults().SetMnemonic("addw %rd, %rs1, %rs2"  ).SetFunct3(0b000).SetImplFunc(addw  ),
    Rev64InstDefaults().SetMnemonic("subw %rd, %rs1, %rs2"  ).SetFunct3(0b000).SetImplFunc(subw  ).SetFunct2or7(0b0100000),
    Rev64InstDefaults().SetMnemonic("sllw %rd, %rs1, %rs2"  ).SetFunct3(0b001).SetImplFunc(sllw  ),
    Rev64InstDefaults().SetMnemonic("srlw %rd, %rs1, %rs2"  ).SetFunct3(0b101).SetImplFunc(srlw  ),
    Rev64InstDefaults().SetMnemonic("sraw %rd, %rs1, %rs2"  ).SetFunct3(0b101).SetImplFunc(sraw  ).SetFunct2or7(0b0100000),
  };

  std::vector<RevInstEntry> RV64ICTable = {
    RevCInstDefaults().SetMnemonic("c.ldsp %rd, $imm  "     ).SetFunct3(0b011).SetImplFunc(cldsp ).Setimm(RevImmFunc::FVal).SetFormat(RVCTypeCI ).SetOpcode(0b10).SetPredicate( []( uint32_t Inst ) { return DECODE_RD(Inst) != 0; } ),
    RevCInstDefaults().SetMnemonic("c.sdsp %rs2, $imm"      ).SetFunct3(0b111).SetImplFunc(csdsp ).Setimm(RevImmFunc::FVal).SetFormat(RVCTypeCSS).SetOpcode(0b10),
    RevCInstDefaults().SetMnemonic("c.ld %rd, %rs1, $imm"   ).SetFunct3(0b011).SetImplFunc(cld   ).Setimm(RevImmFunc::FVal).SetFormat(RVCTypeCL ).SetOpcode(0b00),
    RevCInstDefaults().SetMnemonic("c.sd %rs2, %rs1, $imm"  ).SetFunct3(0b111).SetImplFunc(csd   ).Setimm(RevImmFunc::FVal).SetFormat(RVCTypeCS ).SetOpcode(0b00),
    RevCInstDefaults().SetMnemonic("c.addiw %rd, $imm"      ).SetFunct3(0b001).SetImplFunc(caddiw).Setimm(RevImmFunc::FVal).SetFormat(RVCTypeCI ).SetOpcode(0b01).SetPredicate( []( uint32_t Inst ) { return DECODE_RD(Inst) != 0; } ),
    RevCInstDefaults().SetMnemonic("c.addw %rd, %rs1"       ).SetFunct2( 0b01).SetImplFunc(caddw )                         .SetFormat(RVCTypeCA ).SetOpcode(0b01).SetFunct6(0b100111),
    RevCInstDefaults().SetMnemonic("c.subw %rd, %rs1"       ).SetFunct2( 0b00).SetImplFunc(csubw )                         .SetFormat(RVCTypeCA ).SetOpcode(0b01).SetFunct6(0b100111),
  };
  // clang-format on

public:
  /// RV64I: standard constructor
  RV64I( const RevFeature* Feature, RevMem* RevMem, SST::Output* Output ) : RevExt( "RV64I", Feature, RevMem, Output ) {
    SetTable( std::move( RV64ITable ) );
    SetCTable( std::move( RV64ICTable ) );
  }
};  // end class RV64I
}  // namespace SST::RevCPU

#endif
