Quartus Prime Archive log --	C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.qarlog

Archive:	C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.qar
Date:		Sun Apr 10 19:38:50 2022
Quartus Prime		20.1.1 Build 720 11/11/2020 SJ Standard Edition

	=========== Files Selected: ===========
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer.qsys
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer.sopcinfo
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/FrameBuffer.cmp
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.debuginfo
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.qip
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/FrameBuffer.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_dma_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.sdc
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_fifo_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_b2p_adapter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_p2b_adapter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_master_0_timing_adt.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_demux_001.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_cmd_mux_001.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_001.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_002.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_router_003.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_demux_001.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_0_rsp_mux_001.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_mm_interconnect_1.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_new_sdram_controller_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.qip
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/FrameBuffer_pll_0.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_packets_to_master.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_inserter.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_idle_remover.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_jtag_interface.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_default_burst_converter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_incr_burst_converter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_dc_streaming.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_sld_node.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_jtag_streaming.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.sdc
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_controller.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.SDC
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.qpf
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7.qsf
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/Lab7_assignment_defaults.qdf
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/db/stp1_auto_stripped.stp
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/stp1.stp
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.cmp
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.qip
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.sip
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.spd
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.qip
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll/video_pll_0002.v
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/video_pll_sim/video_pll.vo
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/PixelGenerator.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/count.sv
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/display.tcl
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/loadmem.tcl
C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/reset.sv
C:/users/tanle/onedrive/documents/vs_code/3763_fpga/lab7/source/parameters.svh
	======= Total: 89 files to archive =======

	================ Status: ===============
All files archived successfully.
