Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: PLC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PLC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PLC"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : PLC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\japem\Documents\repos\VHDL\PLC\Registers.vhd" into library work
Parsing entity <Registers>.
Parsing architecture <Behavioral> of entity <registers>.
Parsing VHDL file "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd" into library work
Parsing entity <Processen>.
Parsing architecture <Behavioral> of entity <processen>.
Parsing VHDL file "C:\Users\japem\Documents\repos\VHDL\PLC\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\japem\Documents\repos\VHDL\PLC\PLC.vhd" into library work
Parsing entity <PLC>.
Parsing architecture <Behavioral> of entity <plc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <PLC> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registers> (architecture <Behavioral>) from library <work>.

Elaborating entity <Processen> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd" Line 275: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd" Line 285: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd" Line 297: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd" Line 308: c should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PLC>.
    Related source file is "C:\Users\japem\Documents\repos\VHDL\PLC\PLC.vhd".
WARNING:Xst:2999 - Signal 'PROG', unconnected in block 'PLC', is tied to its initial value.
    Found 16x28-bit single-port Read Only RAM <Mram_PROG> for signal <PROG>.
    Found 4-bit register for signal <PC>.
    Found 1-bit register for signal <start>.
    Found 4-bit adder for signal <PC[3]_GND_6_o_add_1_OUT> created at line 107.
    Found 4-bit adder for signal <PC[3]_GND_6_o_add_2_OUT> created at line 112.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <PLC> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\japem\Documents\repos\VHDL\PLC\ALU.vhd".
    Found 16-bit adder for signal <A[15]_GND_7_o_add_3_OUT> created at line 64.
    Found 16-bit adder for signal <A[15]_B[15]_add_4_OUT> created at line 65.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT<15:0>> created at line 67.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_7_OUT<15:0>> created at line 68.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_8_OUT<15:0>> created at line 69.
    Found 16x16-bit multiplier for signal <SignedProd> created at line 52.
    Found 16x16-bit multiplier for signal <UnsignedProd> created at line 54.
    Found 16-bit 16-to-1 multiplexer for signal <OUTPUT> created at line 58.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  22 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Registers>.
    Related source file is "C:\Users\japem\Documents\repos\VHDL\PLC\Registers.vhd".
    Found 16x16-bit dual-port RAM <Mram_REG> for signal <REG>.
    Found 1-bit tristate buffer for signal <A<15>> created at line 53
    Found 1-bit tristate buffer for signal <A<14>> created at line 53
    Found 1-bit tristate buffer for signal <A<13>> created at line 53
    Found 1-bit tristate buffer for signal <A<12>> created at line 53
    Found 1-bit tristate buffer for signal <A<11>> created at line 53
    Found 1-bit tristate buffer for signal <A<10>> created at line 53
    Found 1-bit tristate buffer for signal <A<9>> created at line 53
    Found 1-bit tristate buffer for signal <A<8>> created at line 53
    Found 1-bit tristate buffer for signal <A<7>> created at line 53
    Found 1-bit tristate buffer for signal <A<6>> created at line 53
    Found 1-bit tristate buffer for signal <A<5>> created at line 53
    Found 1-bit tristate buffer for signal <A<4>> created at line 53
    Found 1-bit tristate buffer for signal <A<3>> created at line 53
    Found 1-bit tristate buffer for signal <A<2>> created at line 53
    Found 1-bit tristate buffer for signal <A<1>> created at line 53
    Found 1-bit tristate buffer for signal <A<0>> created at line 53
    Found 1-bit tristate buffer for signal <B<15>> created at line 53
    Found 1-bit tristate buffer for signal <B<14>> created at line 53
    Found 1-bit tristate buffer for signal <B<13>> created at line 53
    Found 1-bit tristate buffer for signal <B<12>> created at line 53
    Found 1-bit tristate buffer for signal <B<11>> created at line 53
    Found 1-bit tristate buffer for signal <B<10>> created at line 53
    Found 1-bit tristate buffer for signal <B<9>> created at line 53
    Found 1-bit tristate buffer for signal <B<8>> created at line 53
    Found 1-bit tristate buffer for signal <B<7>> created at line 53
    Found 1-bit tristate buffer for signal <B<6>> created at line 53
    Found 1-bit tristate buffer for signal <B<5>> created at line 53
    Found 1-bit tristate buffer for signal <B<4>> created at line 53
    Found 1-bit tristate buffer for signal <B<3>> created at line 53
    Found 1-bit tristate buffer for signal <B<2>> created at line 53
    Found 1-bit tristate buffer for signal <B<1>> created at line 53
    Found 1-bit tristate buffer for signal <B<0>> created at line 53
    Summary:
	inferred   1 RAM(s).
	inferred  32 Tristate(s).
Unit <Registers> synthesized.

Synthesizing Unit <Processen>.
    Related source file is "C:\Users\japem\Documents\repos\VHDL\PLC\Processen.vhd".
    Found 256x11-bit Read Only RAM for signal <_n2116>
    Found 1-bit tristate buffer for signal <A<15>> created at line 54
    Found 1-bit tristate buffer for signal <A<14>> created at line 54
    Found 1-bit tristate buffer for signal <A<13>> created at line 54
    Found 1-bit tristate buffer for signal <A<12>> created at line 54
    Found 1-bit tristate buffer for signal <A<11>> created at line 54
    Found 1-bit tristate buffer for signal <A<10>> created at line 54
    Found 1-bit tristate buffer for signal <A<9>> created at line 54
    Found 1-bit tristate buffer for signal <A<8>> created at line 54
    Found 1-bit tristate buffer for signal <A<7>> created at line 54
    Found 1-bit tristate buffer for signal <A<6>> created at line 54
    Found 1-bit tristate buffer for signal <A<5>> created at line 54
    Found 1-bit tristate buffer for signal <A<4>> created at line 54
    Found 1-bit tristate buffer for signal <A<3>> created at line 54
    Found 1-bit tristate buffer for signal <A<2>> created at line 54
    Found 1-bit tristate buffer for signal <A<1>> created at line 54
    Found 1-bit tristate buffer for signal <A<0>> created at line 54
    Found 1-bit tristate buffer for signal <B<15>> created at line 54
    Found 1-bit tristate buffer for signal <B<14>> created at line 54
    Found 1-bit tristate buffer for signal <B<13>> created at line 54
    Found 1-bit tristate buffer for signal <B<12>> created at line 54
    Found 1-bit tristate buffer for signal <B<11>> created at line 54
    Found 1-bit tristate buffer for signal <B<10>> created at line 54
    Found 1-bit tristate buffer for signal <B<9>> created at line 54
    Found 1-bit tristate buffer for signal <B<8>> created at line 54
    Found 1-bit tristate buffer for signal <B<7>> created at line 54
    Found 1-bit tristate buffer for signal <B<6>> created at line 54
    Found 1-bit tristate buffer for signal <B<5>> created at line 54
    Found 1-bit tristate buffer for signal <B<4>> created at line 54
    Found 1-bit tristate buffer for signal <B<3>> created at line 54
    Found 1-bit tristate buffer for signal <B<2>> created at line 54
    Found 1-bit tristate buffer for signal <B<1>> created at line 54
    Found 1-bit tristate buffer for signal <B<0>> created at line 54
    Found 1-bit tristate buffer for signal <addrA<3>> created at line 54
    Found 1-bit tristate buffer for signal <addrA<2>> created at line 54
    Found 1-bit tristate buffer for signal <addrA<1>> created at line 54
    Found 1-bit tristate buffer for signal <addrA<0>> created at line 54
    Found 1-bit tristate buffer for signal <addrB<3>> created at line 54
    Found 1-bit tristate buffer for signal <addrB<2>> created at line 54
    Found 1-bit tristate buffer for signal <addrB<1>> created at line 54
    Found 1-bit tristate buffer for signal <addrB<0>> created at line 54
    Found 16-bit comparator greater for signal <GND_43_o_C[15]_LessThan_3_o> created at line 297
    Found 16-bit comparator lessequal for signal <C[15]_GND_43_o_LessThan_4_o> created at line 308
    Summary:
	inferred   1 RAM(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred  40 Tristate(s).
Unit <Processen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port RAM                               : 1
 16x28-bit single-port Read Only RAM                   : 1
 256x11-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 22
 4-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 72
 1-bit tristate buffer                                 : 72
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PLC>.
INFO:Xst:3231 - The small RAM <Mram_PROG> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 28-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PLC> synthesized (advanced).

Synthesizing (advanced) Unit <Processen>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2116> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 11-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cmd<27:20>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Processen> synthesized (advanced).

Synthesizing (advanced) Unit <Registers>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <C>             |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <addrB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Registers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port distributed RAM                   : 1
 16x28-bit single-port distributed Read Only RAM       : 1
 256x11-bit single-port distributed Read Only RAM      : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 22
 4-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit Processen: 40 internal tristates are replaced by logic (pull-up yes): A<0>, A<10>, A<11>, A<12>, A<13>, A<14>, A<15>, A<1>, A<2>, A<3>, A<4>, A<5>, A<6>, A<7>, A<8>, A<9>, B<0>, B<10>, B<11>, B<12>, B<13>, B<14>, B<15>, B<1>, B<2>, B<3>, B<4>, B<5>, B<6>, B<7>, B<8>, B<9>, addrA<0>, addrA<1>, addrA<2>, addrA<3>, addrB<0>, addrB<1>, addrB<2>, addrB<3>.
WARNING:Xst:2042 - Unit Registers: 32 internal tristates are replaced by logic (pull-up yes): A<0>, A<10>, A<11>, A<12>, A<13>, A<14>, A<15>, A<1>, A<2>, A<3>, A<4>, A<5>, A<6>, A<7>, A<8>, A<9>, B<0>, B<10>, B<11>, B<12>, B<13>, B<14>, B<15>, B<1>, B<2>, B<3>, B<4>, B<5>, B<6>, B<7>, B<8>, B<9>.

Optimizing unit <PLC> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block PLC.
   You should achieve better results by setting this init to 0.
Found area constraint ratio of 100 (+ 5) on block PLC, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PLC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 224
#      GND                         : 1
#      INV                         : 11
#      LUT4                        : 46
#      LUT5                        : 33
#      LUT6                        : 98
#      MUXCY                       : 15
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 5
#      FD                          : 1
#      FDE                         : 4
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  11440     0%  
 Number of Slice LUTs:                  220  out of   5720     3%  
    Number used as Logic:               188  out of   5720     3%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:     218  out of    223    97%  
   Number with an unused LUT:             3  out of    223     1%  
   Number of fully used LUT-FF pairs:     2  out of    223     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    102     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 29.536ns (Maximum Frequency: 33.857MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 18.121ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 29.536ns (frequency: 33.857MHz)
  Total number of paths / destination ports: 2744172 / 168
-------------------------------------------------------------------------
Delay:               14.768ns (Levels of Logic = 23)
  Source:            PC_1 (FF)
  Destination:       REG/Mram_REG16 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: PC_1 to REG/Mram_REG16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.403  PC_1 (PC_1)
     LUT4:I0->O           10   0.254   1.438  Mram_PROG2011 (Mram_PROG20)
     LUT5:I0->O           31   0.254   1.503  PROCESSEN_Mram__n2116181 (PROCESSEN/_n2116<9>)
     LUT4:I3->O           18   0.254   1.234  addrA<1>LogicTrst1 (addrA<1>)
     RAM16X1D:A1->SPO      1   0.235   0.682  REG/Mram_REG2 (REG/_n0044<1>)
     LUT4:I3->O            7   0.254   0.909  A<1>LogicTrst1 (A<1>)
     DSP48A1:B1->M0        2   3.894   0.834  ALU/Mmult_SignedProd (ALU/SignedProd<0>)
     LUT6:I4->O            1   0.250   0.000  ALU/Mmux_OUTPUT15_rs_lut<0> (ALU/Mmux_OUTPUT15_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU/Mmux_OUTPUT15_rs_cy<0> (ALU/Mmux_OUTPUT15_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<1> (ALU/Mmux_OUTPUT15_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<2> (ALU/Mmux_OUTPUT15_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<3> (ALU/Mmux_OUTPUT15_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<4> (ALU/Mmux_OUTPUT15_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<5> (ALU/Mmux_OUTPUT15_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<6> (ALU/Mmux_OUTPUT15_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<7> (ALU/Mmux_OUTPUT15_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<8> (ALU/Mmux_OUTPUT15_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<9> (ALU/Mmux_OUTPUT15_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<10> (ALU/Mmux_OUTPUT15_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<11> (ALU/Mmux_OUTPUT15_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<12> (ALU/Mmux_OUTPUT15_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<13> (ALU/Mmux_OUTPUT15_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<14> (ALU/Mmux_OUTPUT15_rs_cy<14>)
     XORCY:CI->O           1   0.206   0.000  ALU/Mmux_OUTPUT15_rs_xor<15> (C<15>)
     RAM16X1D:D                0.098          REG/Mram_REG16
    ----------------------------------------
    Total                     14.768ns (6.764ns logic, 8.003ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 686078 / 8
-------------------------------------------------------------------------
Offset:              18.121ns (Levels of Logic = 16)
  Source:            PC_1 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      clk rising

  Data Path: PC_1 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.525   1.403  PC_1 (PC_1)
     LUT4:I0->O           10   0.254   1.438  Mram_PROG2011 (Mram_PROG20)
     LUT5:I0->O           31   0.254   1.503  PROCESSEN_Mram__n2116181 (PROCESSEN/_n2116<9>)
     LUT4:I3->O           18   0.254   1.234  addrA<1>LogicTrst1 (addrA<1>)
     RAM16X1D:A1->SPO      1   0.235   0.682  REG/Mram_REG2 (REG/_n0044<1>)
     LUT4:I3->O            7   0.254   0.909  A<1>LogicTrst1 (A<1>)
     DSP48A1:B1->M0        2   3.894   0.834  ALU/Mmult_SignedProd (ALU/SignedProd<0>)
     LUT6:I4->O            1   0.250   0.000  ALU/Mmux_OUTPUT15_rs_lut<0> (ALU/Mmux_OUTPUT15_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU/Mmux_OUTPUT15_rs_cy<0> (ALU/Mmux_OUTPUT15_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<1> (ALU/Mmux_OUTPUT15_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<2> (ALU/Mmux_OUTPUT15_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<3> (ALU/Mmux_OUTPUT15_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<4> (ALU/Mmux_OUTPUT15_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<5> (ALU/Mmux_OUTPUT15_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALU/Mmux_OUTPUT15_rs_cy<6> (ALU/Mmux_OUTPUT15_rs_cy<6>)
     XORCY:CI->O           2   0.206   0.725  ALU/Mmux_OUTPUT15_rs_xor<7> (LED_7_OBUF)
     OBUF:I->O                 2.912          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     18.121ns (9.392ns logic, 8.728ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.940|         |   14.768|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.36 secs
 
--> 

Total memory usage is 4512484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

