Source Block: oh/elink/hdl/eclocks.v@146:156@HdlIdDef
   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);
     
`ifdef TARGET_XILINX	

   wire       cclk_fb;
   wire       lclk_fb;
   wire       cclk;
   wire       cclk_alt;
   
   //###########################
   // MMCM/PLL FOR CCLK AND TX

Diff Content:
- 151    wire       lclk_fb;
+ 151    wire       cclk_fb_in;
+ 151    wire       cclk_fb_out;
+ 151    wire       lclk_fb_in;
+ 151    wire       lclk_fb_out;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclocks.v@145:155

   assign elink_reset  =  (reset_state[2:0]!=`ACTIVE);
     
`ifdef TARGET_XILINX	

   wire       cclk_fb;
   wire       lclk_fb;
   wire       cclk;
   wire       cclk_alt;
   
   //###########################

