Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 16 14:39:46 2025
| Host         : ShanesDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mini_alu_timing_summary_routed.rpt -pb mini_alu_timing_summary_routed.pb -rpx mini_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : mini_alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.863ns  (logic 5.344ns (41.550%)  route 7.518ns (58.450%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[4]_inst/O
                         net (fo=6, routed)           4.420     5.878    B_IBUF[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     6.002 r  X_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.495     6.497    X_OBUF[5]_inst_i_9_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.621 r  X_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.674     7.295    X_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.929     9.348    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.863 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.863    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.648ns  (logic 5.566ns (44.002%)  route 7.083ns (55.998%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  B_IBUF[2]_inst/O
                         net (fo=7, routed)           4.050     5.504    B_IBUF[2]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.152     5.656 r  X_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.293     5.949    X_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.326     6.275 f  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.877     7.152    X_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.276 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.139    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.648 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.648    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.435ns  (logic 5.335ns (42.905%)  route 7.099ns (57.095%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[2]_inst/O
                         net (fo=7, routed)           4.054     5.508    B_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.632 f  X_OBUF[5]_inst_i_11/O
                         net (fo=3, routed)           0.822     6.454    X_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.502     7.080    X_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.204 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.722     8.926    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.435 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.435    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.110ns  (logic 5.569ns (45.984%)  route 6.541ns (54.016%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[5]_inst/O
                         net (fo=4, routed)           3.883     5.347    B_IBUF[5]
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.150     5.497 f  X_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.589     6.085    X_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.326     6.411 r  X_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.151     6.563    X_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918     8.605    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.110 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.110    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.411ns  (logic 5.203ns (45.599%)  route 6.208ns (54.401%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[2]_inst/O
                         net (fo=7, routed)           3.902     5.356    B_IBUF[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.124     5.480 f  X_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.444     5.924    X_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.048 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862     7.910    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.411 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.411    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.400ns  (logic 5.427ns (52.185%)  route 4.973ns (47.815%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  fxn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.782     3.235    fxn_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.359 f  X_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.484     3.843    X_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.118     3.961 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.707     6.669    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    10.400 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.400    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fxn[2]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.475ns (65.248%)  route 0.786ns (34.752%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  fxn[2] (IN)
                         net (fo=0)                   0.000     0.000    fxn[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  fxn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.433     0.654    fxn_IBUF[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.699 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.051    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.261 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.261    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[2]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.476ns (63.086%)  route 0.863ns (36.914%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  fxn[2] (IN)
                         net (fo=0)                   0.000     0.000    fxn[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  fxn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.449     0.670    fxn_IBUF[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.715 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.129    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.339 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.339    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[2]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.468ns (61.130%)  route 0.933ns (38.870%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  fxn[2] (IN)
                         net (fo=0)                   0.000     0.000    fxn[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  fxn_IBUF[2]_inst/O
                         net (fo=8, routed)           0.533     0.754    fxn_IBUF[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.799 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.199    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.401 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.401    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.482ns (60.545%)  route 0.966ns (39.455%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  fxn_IBUF[1]_inst/O
                         net (fo=15, routed)          0.529     0.750    fxn_IBUF[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.795 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.437     1.233    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.448 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.448    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.460ns (59.364%)  route 1.000ns (40.636%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  fxn_IBUF[0]_inst/O
                         net (fo=18, routed)          0.556     0.766    fxn_IBUF[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.811 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.254    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.460 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.460    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.546ns (53.628%)  route 1.337ns (46.372%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  fxn_IBUF[0]_inst/O
                         net (fo=18, routed)          0.543     0.752    fxn_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.044     0.796 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.794     1.590    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.883 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.883    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





