
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176841                       # Simulator instruction rate (inst/s)
host_op_rate                                   227858                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 251553                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379776                       # Number of bytes of host memory used
host_seconds                                 44612.15                       # Real time elapsed on the host
sim_insts                                  7889259920                       # Number of instructions simulated
sim_ops                                   10165239310                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        86912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       213888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       318208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       213504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1574016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       488192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            488192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1671                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12297                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3814                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3814                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7744573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9615133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15477741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       364987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19059178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28354947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19024960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9615133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140257756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       364987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3159421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43501918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43501918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43501918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7744573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9615133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15477741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       364987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19059178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28354947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19024960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9615133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183759674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078916                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700046                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853339                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802464                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078916                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030824                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598520                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        585929                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242879                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149834     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109739      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438557                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988853                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774330                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462601                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388276                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407928                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388276                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019398                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482547                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438813                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398731                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988247                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978167                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978167                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964240                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267593                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889092     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301216      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254944      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859823      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802852      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229661      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179609      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61178      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42132      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620507                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256653      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732610      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593242                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849722                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228207                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40413                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248988                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23044                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388276                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139195                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382553                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372546                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737260                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181459                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913672                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732213                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373045                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372808                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125412                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18254970     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232231                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153523                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418506                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438990                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26912013                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2413650                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2009796                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       221127                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       917064                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          880692                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          259269                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10171                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20984959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13239574                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2413650                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1139961                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2758292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         617139                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1022190                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          990                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1305144                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       211442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     25160476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.646799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        22402184     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          168574      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          211877      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          338779      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          142996      0.57%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          183274      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          213659      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           98274      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1400859      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     25160476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089687                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491958                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20862669                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1157605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2745098                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1394                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        393709                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       366984                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16184337                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        393709                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20884357                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          66842                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1031241                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2724743                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        59576                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16083773                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8523                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        41492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22460138                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     74789018                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     74789018                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18758888                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3701250                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3878                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2017                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           210637                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1508812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       786847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8800                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       176852                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15701566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15053037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15566                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1926502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3936330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     25160476                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598281                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.320370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18785302     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2905633     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1188007      4.72%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       667187      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       903623      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       278935      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       273367      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       146916      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11506      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     25160476                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         103431     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14231     10.85%     89.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13454     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12681001     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205599      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1861      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1380262      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784314      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15053037                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559343                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131116                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     55413232                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17632060                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14658370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15184153                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        11277                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       289480                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11885                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        393709                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50916                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15705464                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        12355                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1508812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       786847                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2016                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       124769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       255252                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14789096                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1356756                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263941                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2140957                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2090630                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            784201                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549535                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14658475                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14658370                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8783254                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23602983                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372125                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10913672                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13448306                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2257212                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222801                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24766767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19075078     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2884500     11.65%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1047251      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       521565      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       477326      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       200473      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       198580      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94492      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       267502      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24766767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10913672                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13448306                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1994294                       # Number of memory references committed
system.switch_cpus1.commit.loads              1219332                       # Number of loads committed
system.switch_cpus1.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1949188                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12107996                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       277733                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       267502                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            40204705                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           31804759                       # The number of ROB writes
system.switch_cpus1.timesIdled                 320736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1751537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10913672                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13448306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10913672                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.465899                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.465899                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405532                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405532                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66539846                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20482390                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14964930                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2189678                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1791932                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216643                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       922157                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          860235                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          226009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9825                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     21104702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12235536                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2189678                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1086244                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2554120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         590251                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        549388                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1292918                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       216578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24579024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        22024904     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          119528      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          189229      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          255176      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          263279      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          222649      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          124547      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          185441      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1194271      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24579024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081364                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454650                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20889624                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       766607                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2549279                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2960                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        370551                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       359883                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15015460                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        370551                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20947443                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         151294                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       483262                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2495065                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       131406                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15008582                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18423                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        56957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20944779                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     69813703                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     69813703                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18151098                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2793679                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1954                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           395118                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1407705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       760402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8857                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       255178                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14988940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14237292                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2122                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1654847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3950075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24579024                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579246                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267009                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18495336     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2549445     10.37%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1278337      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       922577      3.75%     94.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       731111      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       299810      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       190252      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        98812      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        13344      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24579024                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2624     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8717     36.51%     47.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12534     52.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11975312     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211779      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1784      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1290570      9.06%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       757847      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14237292                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529031                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              23875                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     53079605                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16647605                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14020092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14261167                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29147                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       228465                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10176                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        370551                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         120814                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12649                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14992722                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1407705                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       760402                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247362                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14037682                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1214195                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       199610                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1971975                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1995102                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            757780                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521614                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14020229                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14020092                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8049637                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         21693345                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520960                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371065                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10580984                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13020064                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1972671                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219128                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     24208473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537831                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377879                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18816520     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2696559     11.14%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       996265      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       476251      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       432268      1.79%     96.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       232027      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182091      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        91467      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285025      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     24208473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10580984                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13020064                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1929466                       # Number of memory references committed
system.switch_cpus2.commit.loads              1179240                       # Number of loads committed
system.switch_cpus2.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1877514                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11730997                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       268187                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285025                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38916105                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           30356043                       # The number of ROB writes
system.switch_cpus2.timesIdled                 322135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2332991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10580984                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13020064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10580984                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543432                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543432                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393170                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393170                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63181680                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19531784                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13917569                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3598                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2122610                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1740736                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209868                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       876412                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          827670                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          216935                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20259404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12062872                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2122610                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1044605                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2651924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         596440                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1112785                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1249762                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       208397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24407287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21755363     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285812      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          331725      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          182458      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          211967      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          115868      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79278      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          205323      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1239493      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24407287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448234                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20097724                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1278020                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2630653                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19901                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        380987                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       344246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2181                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14725406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        380987                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20128845                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         394503                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       795753                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2620526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14715630                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20449155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68519065                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68519065                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17429432                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3019716                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           235356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1407786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       764408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20027                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       168257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14690041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13870593                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19374                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1856138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4308726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24407287                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.568297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18561331     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2353097      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262454      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       874423      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763568      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       391861      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        93651      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61380      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        45522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24407287                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3497     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13135     43.52%     55.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13549     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11610266     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216800      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1282990      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758840      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13870593                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515405                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52198028                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16550154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13638385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13900774                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34375                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       252714                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16984                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        380987                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         345337                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14693878                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1407786                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       764408                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2105                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239240                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13664461                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1204072                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       206132                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1962676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1911908                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            758604                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507746                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13638698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13638385                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8107294                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21242653                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381652                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10235701                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12558062                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2136020                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210892                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24026300                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18894908     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2380768      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       996962      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       597640      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       415927      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       267912      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       139344      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111594      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       221245      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24026300                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10235701                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12558062                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1902493                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155069                       # Number of loads committed
system.switch_cpus3.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1797279                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11321652                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255539                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       221245                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38499072                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29769172                       # The number of ROB writes
system.switch_cpus3.timesIdled                 312003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2504728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10235701                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12558062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10235701                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.629230                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.629230                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380339                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380339                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61637268                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18929507                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13740470                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3418                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1966291                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1759662                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       159120                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1327336                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1296132                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          115020                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4641                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20850057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11175821                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1966291                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1411152                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2490755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         524766                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        501501                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1263810                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       155909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24207117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.515854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.752776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21716362     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          383110      1.58%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          188673      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          379773      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          117413      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          353188      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           54599      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           87619      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          926380      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24207117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073064                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.415273                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20677822                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       678872                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2485648                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2001                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        362770                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       181259                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2009                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12464680                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4778                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        362770                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20698146                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         437496                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       177958                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2465142                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        65601                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12445443                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9605                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        48890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     16270789                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     56350269                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     56350269                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     13122617                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3148146                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1631                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           157406                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2281211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       355719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3116                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        79965                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12379604                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11570476                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8099                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2288380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4705454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24207117                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.477978                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.090129                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19139882     79.07%     79.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1571460      6.49%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1720906      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       987130      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       506235      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       127389      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       147744      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3503      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2868      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24207117                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          19164     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7872     23.55%     80.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6397     19.13%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9050461     78.22%     78.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        88425      0.76%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          802      0.01%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2078650     17.97%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       352138      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11570476                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.429937                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              33433                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002890                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47389601                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14669661                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11270816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11603909                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8975                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       475610                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9380                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        362770                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         366574                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8151                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12381257                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2281211                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       355719                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          828                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       106964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        61515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       168479                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11424227                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2048987                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       146249                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2401057                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1739108                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            352070                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.424503                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11274046                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11270816                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6826277                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14741207                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.418802                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463074                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8974828                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10075670                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2306025                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       157947                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23844347                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.422560                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.292163                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20107052     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1457926      6.11%     90.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       945398      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       297234      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       499379      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        95039      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        60638      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        54741      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       326940      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23844347                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8974828                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10075670                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2151930                       # Number of memory references committed
system.switch_cpus4.commit.loads              1805599                       # Number of loads committed
system.switch_cpus4.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1548261                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8797078                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       123311                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       326940                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35899063                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25126483                       # The number of ROB writes
system.switch_cpus4.timesIdled                 472420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2704898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8974828                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10075670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8974828                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.998611                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.998611                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.333488                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.333488                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53150704                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14653506                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13287930                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1618                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2082092                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1703061                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       206040                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       855165                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          819386                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          213279                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9067                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20209381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11819637                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2082092                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1032665                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2475024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         599654                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        577959                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1245037                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       207253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23651520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21176496     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133873      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          211049      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          336955      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          140387      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          155387      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          166784      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          109228      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1221361      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23651520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077367                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439196                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20022558                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       766654                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2467120                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6301                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        388884                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       340862                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14429846                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        388884                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20053229                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         199784                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       478427                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2443139                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88052                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14420338                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1994                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24831                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4004                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     20019912                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     67077663                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     67077663                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17048440                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2971463                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3677                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2026                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           267643                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1374846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       738383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22243                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       169510                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14400716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13614413                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17433                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1847180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4148116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23651520                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575625                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268178                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17910439     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2305032      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1258400      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       860684      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       803675      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       229654      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       180129      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        61271      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42236      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23651520                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3202     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9696     38.34%     51.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12393     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11405246     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       215336      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1649      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1258460      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       733722      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13614413                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505886                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25291                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001858                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50923070                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16251738                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13392792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13639704                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40255                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       249665                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        23122                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        388884                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         130676                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12645                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14404425                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1374846                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       738383                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       237721                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13418627                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1182986                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       195786                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1916333                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1887766                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            733347                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498611                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13393019                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13392792                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7830902                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20459589                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497651                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382750                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10014502                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12274829                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2129619                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3327                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       210116                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23262636                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527663                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380274                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18277402     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2414843     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       940827      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       506499      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       378093      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       211498      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       131162      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116495      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       285817      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23262636                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10014502                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12274829                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1840439                       # Number of memory references committed
system.switch_cpus5.commit.loads              1125178                       # Number of loads committed
system.switch_cpus5.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1762123                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11060385                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249352                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       285817                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37381202                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29197823                       # The number of ROB writes
system.switch_cpus5.timesIdled                 329091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3260495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10014502                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12274829                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10014502                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.687304                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.687304                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372120                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372120                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60506254                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18567756                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13458607                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3324                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1963541                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1757610                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       158316                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1327772                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1295936                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          114680                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4661                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20832592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11163056                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1963541                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1410616                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2488231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         522094                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        508957                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1262133                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       155066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24192724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.515603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.752319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21704493     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          382897      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          188158      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          379384      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          117542      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          353000      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           54555      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           87593      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          925102      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24192724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.072962                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.414798                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20660458                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       686281                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2483061                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2012                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        360908                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       180806                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12450715                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4795                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        360908                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20680830                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         443891                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       178947                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2462528                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65616                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12431211                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9781                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        48711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     16249557                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     56284086                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     56284086                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     13120513                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3129025                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1626                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          826                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           157486                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2279660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       355449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3049                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        80083                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12365954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1630                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11560504                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7778                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2276375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4682643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24192724                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.477850                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.089502                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19126478     79.06%     79.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1572797      6.50%     85.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1720686      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       987429      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       505135      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       126909      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       146912      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3533      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2845      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24192724                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18891     56.95%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7882     23.76%     80.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6399     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      9041915     78.21%     78.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        88307      0.76%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          801      0.01%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2077511     17.97%     96.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       351970      3.04%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11560504                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.429567                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33172                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47354682                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14643998                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11263163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11593676                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8909                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       474163                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9212                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        360908                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         374105                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8153                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12367599                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2279660                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       355449                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          824                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       106749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        60693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       167442                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11416153                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2048280                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       144351                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2400190                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1737774                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            351910                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.424203                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11266144                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11263163                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6821853                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14726925                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.418518                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463223                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8973574                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10074221                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2293818                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1615                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       157137                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23831816                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.422721                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.292323                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20094223     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1458723      6.12%     90.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       945197      3.97%     94.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       297695      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       498694      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        95046      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        60590      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        54711      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       326937      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23831816                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8973574                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10074221                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2151724                       # Number of memory references committed
system.switch_cpus6.commit.loads              1805487                       # Number of loads committed
system.switch_cpus6.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1548086                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8795763                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       123293                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       326937                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35872879                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25097293                       # The number of ROB writes
system.switch_cpus6.timesIdled                 471610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2719291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8973574                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10074221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8973574                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.999030                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.999030                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.333441                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.333441                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53115270                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14641953                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13274724                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1612                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2188039                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1790638                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       216677                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       922748                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          860482                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          225851                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9824                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     21097843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12225372                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2188039                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1086333                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2552537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         589566                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        550543                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1292537                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       216621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24571020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        22018483     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          119310      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          189493      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          255331      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          263222      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          222684      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          124283      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          185442      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1192772      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24571020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081303                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454272                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20883411                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       767104                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2547713                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2953                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        369836                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       359544                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15002721                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1523                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        369836                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20941115                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         151370                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       483859                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2493595                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       131242                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14995953                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18477                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        56825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20927656                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     69754710                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     69754710                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18141267                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2786389                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3743                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1958                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           394027                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1406390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       759901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8818                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       219035                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14976663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14227741                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2139                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1649793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3936795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24571020                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579046                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268471                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18517848     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2515460     10.24%     85.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1267531      5.16%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       932560      3.80%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       735892      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       299673      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       190021      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        98800      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        13235      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24571020                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2615     10.95%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8711     36.49%     47.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12548     52.56%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11967367     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211656      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1783      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1289563      9.06%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       757372      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14227741                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528676                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23874                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     53052515                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16630277                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14010931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14251615                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28831                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       227804                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10088                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        369836                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         120980                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12592                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14980448                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1406390                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       759901                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1960                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       125745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       121845                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       247590                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14028530                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1213340                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       199211                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1970640                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1994017                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            757300                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521274                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14011070                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14010931                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8044234                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21677999                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520620                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371078                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10575250                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13012945                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1967517                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       219163                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24201184                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537699                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381571                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18835083     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2672727     11.04%     88.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       997925      4.12%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       476116      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       417728      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       231431      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       191176      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        91087      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       287911      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24201184                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10575250                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13012945                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1928399                       # Number of memory references committed
system.switch_cpus7.commit.loads              1178586                       # Number of loads committed
system.switch_cpus7.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1876468                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11724591                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       268034                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       287911                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38893657                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30330779                       # The number of ROB writes
system.switch_cpus7.timesIdled                 322104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2340995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10575250                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13012945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10575250                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544811                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544811                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392956                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392956                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63139948                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19519985                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13906222                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3598                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558102                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483647                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554729                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947382                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290174083                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1320006825                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290174083                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1320006825                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290174083                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1320006825                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521704.036797                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526528.450339                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521704.036797                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526528.450339                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521704.036797                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526528.450339                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112549781                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139938970                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112549781                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139938970                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112549781                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139938970                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449878.601294                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454702.421221                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449878.601294                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454702.421221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449878.601294                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454702.421221                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           713                       # number of replacements
system.l21.tagsinuse                      4095.462151                       # Cycle average of tags in use
system.l21.total_refs                          252401                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4808                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.496048                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          122.462151                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.057637                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   330.065915                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3612.876448                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029898                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007338                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.080582                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.882050                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3211                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3213                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             998                       # number of Writeback hits
system.l21.Writeback_hits::total                  998                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           16                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3227                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3229                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3227                       # number of overall hits
system.l21.overall_hits::total                   3229                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          679                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  713                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          679                       # number of demand (read+write) misses
system.l21.demand_misses::total                   713                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          679                       # number of overall misses
system.l21.overall_misses::total                  713                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     52661440                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    311983129                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      364644569                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     52661440                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    311983129                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       364644569                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     52661440                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    311983129                       # number of overall miss cycles
system.l21.overall_miss_latency::total      364644569                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3890                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3926                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              998                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3906                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3942                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3906                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3942                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174550                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.181610                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.173835                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.180873                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.173835                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.180873                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459474.416789                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 511422.957924                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459474.416789                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 511422.957924                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459474.416789                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 511422.957924                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 412                       # number of writebacks
system.l21.writebacks::total                      412                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          679                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             713                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          679                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              713                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          679                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             713                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    262911442                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    313120432                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    262911442                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    313120432                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    262911442                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    313120432                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174550                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.181610                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.173835                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.180873                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.173835                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.180873                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 387203.891016                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 439159.091164                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 387203.891016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 439159.091164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 387203.891016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 439159.091164                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           879                       # number of replacements
system.l22.tagsinuse                      4095.379305                       # Cycle average of tags in use
system.l22.total_refs                          264686                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4973                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.224613                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.623659                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.573156                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   418.082152                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3569.100338                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019195                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007220                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.102071                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871362                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3335                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3337                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l22.Writeback_hits::total                 1043                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3353                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3355                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3353                       # number of overall hits
system.l22.overall_hits::total                   3355                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          843                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          843                       # number of demand (read+write) misses
system.l22.demand_misses::total                   880                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          843                       # number of overall misses
system.l22.overall_misses::total                  880                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31832518                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    373945615                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      405778133                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31832518                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    373945615                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       405778133                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31832518                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    373945615                       # number of overall miss cycles
system.l22.overall_miss_latency::total      405778133                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4178                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4217                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4196                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4235                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4196                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4235                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201771                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208679                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.200906                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207792                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.200906                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207792                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 860338.324324                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 443589.104389                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 461111.514773                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 860338.324324                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 443589.104389                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 461111.514773                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 860338.324324                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 443589.104389                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 461111.514773                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 464                       # number of writebacks
system.l22.writebacks::total                      464                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          843                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             880                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          843                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              880                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          843                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             880                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29175918                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    313418215                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    342594133                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29175918                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    313418215                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    342594133                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29175918                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    313418215                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    342594133                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201771                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208679                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.200906                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207792                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.200906                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207792                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 788538.324324                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 371789.104389                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 389311.514773                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 788538.324324                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 371789.104389                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 389311.514773                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 788538.324324                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 371789.104389                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 389311.514773                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1396                       # number of replacements
system.l23.tagsinuse                      4095.446725                       # Cycle average of tags in use
system.l23.total_refs                          346252                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5492                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.046613                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.469853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.531724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   648.836760                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3269.608388                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036003                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007210                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.158407                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.798244                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4237                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4238                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l23.Writeback_hits::total                 2436                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4252                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4253                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4252                       # number of overall hits
system.l23.overall_hits::total                   4253                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1355                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1357                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1394                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1357                       # number of overall misses
system.l23.overall_misses::total                 1394                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     37656442                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    685910154                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      723566596                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       838406                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       838406                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     37656442                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    686748560                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       724405002                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     37656442                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    686748560                       # number of overall miss cycles
system.l23.overall_miss_latency::total      724405002                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5592                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5630                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5647                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5647                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242310                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247247                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241933                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246857                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241933                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246857                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 506206.755720                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519803.589080                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       419203                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       419203                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 506078.526161                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519659.255380                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 506078.526161                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519659.255380                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 877                       # number of writebacks
system.l23.writebacks::total                      877                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1355                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1357                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1394                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1357                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1394                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    588552288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    623549155                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       694806                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       694806                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    589247094                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624243961                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    589247094                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624243961                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247247                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246857                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246857                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 434355.932103                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447951.979167                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       347403                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       347403                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 434227.777450                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447807.719512                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 434227.777450                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447807.719512                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1703                       # number of replacements
system.l24.tagsinuse                      4095.763014                       # Cycle average of tags in use
system.l24.total_refs                          178703                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5799                       # Sample count of references to valid blocks.
system.l24.avg_refs                         30.816175                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.742109                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.232978                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   874.316236                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3139.471691                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013121                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006893                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.213456                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.766473                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999942                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4109                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4110                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             699                       # number of Writeback hits
system.l24.Writeback_hits::total                  699                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4118                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4119                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4118                       # number of overall hits
system.l24.overall_hits::total                   4119                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1671                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1703                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1671                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1703                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1671                       # number of overall misses
system.l24.overall_misses::total                 1703                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29218817                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    718700008                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      747918825                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29218817                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    718700008                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       747918825                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29218817                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    718700008                       # number of overall miss cycles
system.l24.overall_miss_latency::total      747918825                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           33                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5780                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5813                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          699                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              699                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5789                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5822                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5789                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5822                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.289100                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.292964                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.288651                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.292511                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.288651                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.292511                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 913088.031250                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 430101.740275                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 439177.231356                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 913088.031250                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 430101.740275                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 439177.231356                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 913088.031250                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 430101.740275                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 439177.231356                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 257                       # number of writebacks
system.l24.writebacks::total                      257                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1671                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1703                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1671                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1703                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1671                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1703                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26919898                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    598671792                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    625591690                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26919898                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    598671792                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    625591690                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26919898                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    598671792                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    625591690                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.289100                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.292964                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.288651                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.292511                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.288651                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.292511                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 841246.812500                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 358271.569120                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 367346.852613                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 841246.812500                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 358271.569120                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 367346.852613                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 841246.812500                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 358271.569120                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 367346.852613                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2520                       # number of replacements
system.l25.tagsinuse                      4095.555162                       # Cycle average of tags in use
system.l25.total_refs                          327178                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6616                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.452539                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.470986                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    27.282164                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   933.161542                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3097.640470                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009148                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006661                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.227823                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.756260                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999891                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4870                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4871                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1597                       # number of Writeback hits
system.l25.Writeback_hits::total                 1597                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4885                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4886                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4885                       # number of overall hits
system.l25.overall_hits::total                   4886                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2486                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2520                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2486                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2520                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2486                       # number of overall misses
system.l25.overall_misses::total                 2520                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     33563767                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1260055268                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1293619035                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     33563767                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1260055268                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1293619035                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     33563767                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1260055268                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1293619035                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7356                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7391                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1597                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1597                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7371                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7406                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7371                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7406                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.337955                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.340955                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.337268                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.340265                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.337268                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.340265                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 506860.526146                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513340.886905                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 506860.526146                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513340.886905                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 987169.617647                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 506860.526146                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513340.886905                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 544                       # number of writebacks
system.l25.writebacks::total                      544                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2486                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2520                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2486                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2520                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2486                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2520                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1081534127                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1112656694                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1081534127                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1112656694                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31122567                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1081534127                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1112656694                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.337955                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.340955                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.337268                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.340265                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.337268                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.340265                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 435049.930410                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 441530.434127                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 435049.930410                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 441530.434127                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 915369.617647                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 435049.930410                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 441530.434127                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1701                       # number of replacements
system.l26.tagsinuse                      4095.738660                       # Cycle average of tags in use
system.l26.total_refs                          178694                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5797                       # Sample count of references to valid blocks.
system.l26.avg_refs                         30.825254                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.738660                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.547545                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   872.688605                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3139.763850                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007214                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.213059                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.766544                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999936                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4099                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4100                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             700                       # number of Writeback hits
system.l26.Writeback_hits::total                  700                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4108                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4109                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4108                       # number of overall hits
system.l26.overall_hits::total                   4109                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1668                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1701                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1668                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1701                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1668                       # number of overall misses
system.l26.overall_misses::total                 1701                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35047524                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    731357879                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      766405403                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35047524                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    731357879                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       766405403                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35047524                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    731357879                       # number of overall miss cycles
system.l26.overall_miss_latency::total      766405403                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5767                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5801                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          700                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              700                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5776                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5810                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5776                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5810                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.289232                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.293225                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.288781                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.292771                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.288781                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.292771                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 438463.956235                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 450561.671370                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 438463.956235                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 450561.671370                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 438463.956235                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 450561.671370                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 257                       # number of writebacks
system.l26.writebacks::total                      257                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1668                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1701                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1668                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1701                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1668                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1701                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     32677737                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    611493664                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    644171401                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     32677737                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    611493664                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    644171401                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     32677737                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    611493664                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    644171401                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.289232                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.293225                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.288781                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.292771                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.288781                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.292771                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 990234.454545                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 366602.916067                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 378701.587889                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 990234.454545                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 366602.916067                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 378701.587889                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 990234.454545                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 366602.916067                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 378701.587889                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           878                       # number of replacements
system.l27.tagsinuse                      4095.380692                       # Cycle average of tags in use
system.l27.total_refs                          264684                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4972                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.234916                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.625912                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.550784                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   417.768951                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3569.435045                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019196                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007215                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.101994                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.871444                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3333                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3335                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l27.Writeback_hits::total                 1043                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3351                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3353                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3351                       # number of overall hits
system.l27.overall_hits::total                   3353                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          844                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          844                       # number of demand (read+write) misses
system.l27.demand_misses::total                   880                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          844                       # number of overall misses
system.l27.overall_misses::total                  880                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29878137                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    378436377                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      408314514                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29878137                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    378436377                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       408314514                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29878137                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    378436377                       # number of overall miss cycles
system.l27.overall_miss_latency::total      408314514                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4177                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4215                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4195                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4233                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4195                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4233                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.202059                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.208778                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201192                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.207890                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201192                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.207890                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 829948.250000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448384.332938                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 463993.765909                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 829948.250000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448384.332938                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 463993.765909                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 829948.250000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448384.332938                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 463993.765909                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 463                       # number of writebacks
system.l27.writebacks::total                      463                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          843                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          843                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          843                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27293060                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    317443749                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    344736809                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27293060                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    317443749                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    344736809                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27293060                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    317443749                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    344736809                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201819                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.208541                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.200954                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.207654                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.200954                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.207654                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 758140.555556                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376564.352313                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 392192.046644                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 758140.555556                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376564.352313                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 392192.046644                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 758140.555556                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376564.352313                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 392192.046644                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250879                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.531429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242830                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242830                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242830                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242879                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18971                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19058                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19058                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4444843490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4444843490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7241830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7241830                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452085320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452085320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452085320                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452085320                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021591                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234296.741869                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234296.741869                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83239.425287                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83239.425287                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233607.163396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233607.163396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233607.163396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233607.163396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11711                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630222012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630222012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631183512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631183512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631183512                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631183512                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222343.427714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222343.427714                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222020.350075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222020.350075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222020.350075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222020.350075                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.866393                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998667614                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2033946.260692                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.866393                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051068                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.780235                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1305094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1305094                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1305094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1305094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1305094                       # number of overall hits
system.cpu1.icache.overall_hits::total        1305094                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     80929262                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     80929262                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     80929262                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     80929262                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     80929262                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     80929262                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1305143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1305143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1305143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1305143                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1305143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1305143                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1651617.591837                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1651617.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1651617.591837                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       852090                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       284030                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     53076479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     53076479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     53076479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1474346.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3906                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148177412                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4162                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35602.453628                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   217.672794                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    38.327206                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.850284                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.149716                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1039116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1039116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       771107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        771107                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1874                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1810223                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810223                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1810223                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810223                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10026                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           66                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10092                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10092                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10092                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10092                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1377629972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1377629972                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5836844                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5836844                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1383466816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1383466816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1383466816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1383466816                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1049142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1049142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       771173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       771173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1820315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1820315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1820315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1820315                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009556                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000086                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005544                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005544                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005544                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005544                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137405.742270                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137405.742270                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88437.030303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88437.030303                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137085.495046                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137085.495046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137085.495046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137085.495046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu1.dcache.writebacks::total              998                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6136                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6186                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3890                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3890                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3906                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    527110820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    527110820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1145945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1145945                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    528256765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    528256765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    528256765                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    528256765                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003708                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003708                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002146                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002146                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002146                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135504.066838                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135504.066838                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71621.562500                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71621.562500                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 135242.387353                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 135242.387353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 135242.387353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 135242.387353                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.217771                       # Cycle average of tags in use
system.cpu2.icache.total_refs               995555968                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1936879.315175                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.217771                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050028                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811246                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1292866                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1292866                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1292866                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1292866                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1292866                       # number of overall hits
system.cpu2.icache.overall_hits::total        1292866                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37031746                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37031746                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37031746                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37031746                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37031746                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37031746                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1292918                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1292918                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1292918                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1292918                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1292918                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1292918                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 712148.961538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 712148.961538                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 712148.961538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 712148.961538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 712148.961538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 712148.961538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32311309                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32311309                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32311309                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32311309                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32311309                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32311309                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 828495.102564                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 828495.102564                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 828495.102564                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 828495.102564                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 828495.102564                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 828495.102564                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4196                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151861721                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4452                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34110.898697                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.294866                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.705134                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872246                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127754                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       888440                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         888440                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       746669                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        746669                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1930                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1930                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1799                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1635109                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1635109                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1635109                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1635109                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13389                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13389                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13494                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13494                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13494                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13494                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2432212709                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2432212709                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8410379                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8410379                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2440623088                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2440623088                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2440623088                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2440623088                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       901829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       901829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       746774                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       746774                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1648603                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1648603                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1648603                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1648603                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014846                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014846                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000141                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008185                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008185                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008185                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008185                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 181657.532975                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 181657.532975                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80098.847619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80098.847619                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 180867.280866                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 180867.280866                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 180867.280866                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 180867.280866                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu2.dcache.writebacks::total             1043                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9211                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9211                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9298                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9298                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9298                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9298                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4178                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4178                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4196                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4196                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    598354764                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    598354764                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1168815                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1168815                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    599523579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    599523579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    599523579                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    599523579                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002545                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002545                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 143215.596936                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 143215.596936                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64934.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64934.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 142879.785272                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 142879.785272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 142879.785272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 142879.785272                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.549711                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996812159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916946.459615                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.549711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048958                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821394                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1249713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1249713                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1249713                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1249713                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1249713                       # number of overall hits
system.cpu3.icache.overall_hits::total        1249713                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     51728056                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51728056                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157721328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26891.957033                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.520091                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.479909                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       743153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        743153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1623051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1623051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1623051                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1623051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          611                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20046                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20046                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4512259140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4512259140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4777844324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4777844324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4777844324                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4777844324                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232171.810651                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232171.810651                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238344.024943                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238344.024943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238344.024943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238344.024943                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1151011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 164430.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu3.dcache.writebacks::total             2436                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    975497145                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    975497145                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    977323836                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    977323836                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    977323836                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    977323836                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174445.126073                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174445.126073                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 174242.081654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 174242.081654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 174242.081654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 174242.081654                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               554.727493                       # Cycle average of tags in use
system.cpu4.icache.total_refs               915082310                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1634075.553571                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.170359                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.557134                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046747                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842239                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.888986                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1263763                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1263763                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1263763                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1263763                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1263763                       # number of overall hits
system.cpu4.icache.overall_hits::total        1263763                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     42159377                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     42159377                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     42159377                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     42159377                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     42159377                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     42159377                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1263810                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1263810                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1263810                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1263810                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1263810                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1263810                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 897008.021277                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 897008.021277                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 897008.021277                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 897008.021277                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 897008.021277                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 897008.021277                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29570928                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29570928                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29570928                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29570928                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29570928                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29570928                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 896088.727273                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 896088.727273                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 896088.727273                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 896088.727273                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 896088.727273                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 896088.727273                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5789                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204324940                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6045                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              33800.651778                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.938607                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.061393                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.722416                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.277584                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1876278                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1876278                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       344652                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        344652                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          814                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          814                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          809                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          809                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2220930                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2220930                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2220930                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2220930                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20107                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20107                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           41                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20148                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20148                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20148                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20148                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4711455955                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4711455955                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3475495                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3475495                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4714931450                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4714931450                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4714931450                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4714931450                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1896385                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1896385                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       344693                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       344693                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2241078                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2241078                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2241078                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2241078                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010603                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010603                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008990                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008990                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008990                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008990                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234319.190083                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234319.190083                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84768.170732                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84768.170732                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234014.862517                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234014.862517                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234014.862517                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234014.862517                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu4.dcache.writebacks::total              699                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14327                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14327                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14359                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14359                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14359                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14359                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5780                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5780                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5789                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5789                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5789                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5789                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1001903291                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1001903291                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1002480191                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1002480191                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1002480191                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1002480191                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002583                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002583                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002583                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002583                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 173339.669723                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 173339.669723                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 173169.837796                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 173169.837796                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 173169.837796                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 173169.837796                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.036431                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001253036                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1907148.640000                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.036431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049738                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.834994                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1244987                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1244987                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1244987                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1244987                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1244987                       # number of overall hits
system.cpu5.icache.overall_hits::total        1244987                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     39652734                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     39652734                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     39652734                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     39652734                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     39652734                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     39652734                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1245037                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1245037                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1245037                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1245037                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1245037                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1245037                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 793054.680000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 793054.680000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 793054.680000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 793054.680000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     33929083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     33929083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     33929083                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     33929083                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 969402.371429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 969402.371429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7371                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166553957                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7627                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21837.414055                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.270933                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.729067                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.891683                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.108317                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       860990                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         860990                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       711814                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        711814                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1989                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1989                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1662                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1662                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1572804                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1572804                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1572804                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1572804                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18979                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18979                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           91                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19070                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19070                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19070                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19070                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4382264065                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4382264065                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7339383                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7339383                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4389603448                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4389603448                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4389603448                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4389603448                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       879969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       879969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       711905                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       711905                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1662                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1662                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1591874                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1591874                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1591874                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1591874                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021568                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021568                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011980                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011980                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011980                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011980                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230900.683123                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230900.683123                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80652.560440                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80652.560440                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 230183.715155                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 230183.715155                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 230183.715155                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 230183.715155                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1597                       # number of writebacks
system.cpu5.dcache.writebacks::total             1597                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11623                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11623                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11699                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11699                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11699                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11699                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7356                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7356                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7371                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7371                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1600929782                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1600929782                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1601891282                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1601891282                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1601891282                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1601891282                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004630                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004630                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004630                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004630                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217635.913812                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217635.913812                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217323.467915                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217323.467915                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217323.467915                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217323.467915                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               556.042123                       # Cycle average of tags in use
system.cpu6.icache.total_refs               915080632                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1631159.771836                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.484858                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.557265                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048854                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842239                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891093                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1262085                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1262085                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1262085                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1262085                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1262085                       # number of overall hits
system.cpu6.icache.overall_hits::total        1262085                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48213702                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48213702                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48213702                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48213702                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48213702                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48213702                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1262133                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1262133                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1262133                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1262133                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1262133                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1262133                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1004452.125000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1004452.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1004452.125000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     35390479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     35390479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     35390479                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1040896.441176                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5776                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204324450                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6032                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              33873.416777                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.822222                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.177778                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.721962                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.278038                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1875886                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1875886                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       344561                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        344561                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          810                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          810                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          806                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          806                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2220447                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2220447                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2220447                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2220447                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20124                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20124                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           42                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20166                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20166                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20166                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20166                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4808631976                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4808631976                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3543071                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3543071                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4812175047                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4812175047                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4812175047                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4812175047                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1896010                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1896010                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       344603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       344603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2240613                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2240613                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2240613                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2240613                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010614                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010614                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009000                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009000                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009000                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009000                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238950.108130                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238950.108130                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84358.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84358.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238628.138798                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238628.138798                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238628.138798                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238628.138798                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu6.dcache.writebacks::total              700                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14357                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14357                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14390                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14390                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14390                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14390                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5767                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5767                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5776                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5776                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5776                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5776                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1013948328                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1013948328                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1014525228                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1014525228                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1014525228                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1014525228                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 175819.026877                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 175819.026877                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 175644.949446                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 175644.949446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 175644.949446                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 175644.949446                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               506.194967                       # Cycle average of tags in use
system.cpu7.icache.total_refs               995555590                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940654.171540                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.194967                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049992                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.811210                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1292488                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1292488                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1292488                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1292488                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1292488                       # number of overall hits
system.cpu7.icache.overall_hits::total        1292488                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34765973                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34765973                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34765973                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34765973                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34765973                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34765973                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1292537                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1292537                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1292537                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1292537                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1292537                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1292537                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 709509.653061                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 709509.653061                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 709509.653061                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 709509.653061                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 709509.653061                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 709509.653061                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     30353251                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30353251                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     30353251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30353251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     30353251                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30353251                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 798769.763158                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 798769.763158                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 798769.763158                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 798769.763158                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 798769.763158                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 798769.763158                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4195                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151860939                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4451                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34118.386655                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.289333                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.710667                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.872224                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.127776                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       888066                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         888066                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       746257                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        746257                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1934                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1934                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1799                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1634323                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1634323                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1634323                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1634323                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        13383                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13383                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          105                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13488                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13488                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13488                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13488                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2446416848                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2446416848                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8488701                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8488701                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2454905549                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2454905549                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2454905549                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2454905549                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       901449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       901449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       746362                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       746362                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1647811                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1647811                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1647811                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1647811                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014846                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014846                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000141                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008185                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008185                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008185                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008185                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182800.332362                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182800.332362                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80844.771429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80844.771429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182006.639161                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182006.639161                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182006.639161                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182006.639161                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu7.dcache.writebacks::total             1043                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9206                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9206                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         9293                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9293                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         9293                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9293                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4177                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4177                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4195                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4195                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    602713178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    602713178                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1169120                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1169120                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    603882298                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    603882298                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    603882298                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    603882298                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002546                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002546                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 144293.315298                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 144293.315298                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64951.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64951.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 143952.871990                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 143952.871990                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 143952.871990                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 143952.871990                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
