#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 28 23:03:22 2025
# Process ID: 6180
# Current directory: e:/auro/a200t/aurora_8b10b_in_core_ex
# Command line: vivado.exe -notrace -source e:/auro/a200t/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_in_core/aurora_8b10b_in_core_ex.tcl
# Log file: e:/auro/a200t/aurora_8b10b_in_core_ex/vivado.log
# Journal file: e:/auro/a200t/aurora_8b10b_in_core_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/auro/a200t/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_in_core/aurora_8b10b_in_core_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/xsim/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/modelsim/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/questa/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/ies/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/vcs/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/riviera/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/activehdl/aurora_8b10b_in_core.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/auro/a200t/aurora_8b10b_in_core_ex/aurora_8b10b_in_core_ex.ip_user_files/sim_scripts/aurora_8b10b_in_core/xcelium/aurora_8b10b_in_core.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 23:06:03 2025...
