0.7
2020.1
May 27 2020
20:09:33
D:/project/vivado_work/TDC/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_tdc_top_time_synth.v,1757930502,verilog,,D:/project/vivado_work/TDC/TDC/TDC.srcs/sim_1/new/tb_tdc_top.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;latch2bin;line_tdc;tdc_top,,,../../../../../TDC.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/project/vivado_work/TDC/TDC/TDC.srcs/sim_1/new/tb_tdc_top.v,1757484562,verilog,,,,tb_tdc_top,,,../../../../../TDC.srcs/sources_1/ip/clk_wiz_0,,,,,
