/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [10:0] _03_;
  wire [12:0] _04_;
  wire [8:0] _05_;
  wire [10:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [9:0] celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 8'h00;
    else _07_ <= { _03_[10:6], celloutsig_0_10z, celloutsig_0_17z[2], celloutsig_0_17z[0] };
  assign { _05_[8:2], _05_[0] } = _07_;
  assign celloutsig_0_5z = ~(celloutsig_0_1z[3] & celloutsig_0_1z[3]);
  assign celloutsig_0_55z = ~(celloutsig_0_9z & celloutsig_0_17z[2]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & in_data[156]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z & in_data[100]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[3] & in_data[41]);
  assign celloutsig_0_28z = ~(celloutsig_0_1z[2] & celloutsig_0_15z[4]);
  assign celloutsig_0_42z = !(celloutsig_0_8z[0] ? celloutsig_0_15z[2] : celloutsig_0_33z[6]);
  assign celloutsig_0_53z = !(celloutsig_0_52z ? celloutsig_0_33z[3] : celloutsig_0_18z);
  assign celloutsig_0_70z = !(celloutsig_0_31z ? celloutsig_0_2z : celloutsig_0_53z);
  assign celloutsig_1_6z = !(in_data[107] ? celloutsig_1_4z : celloutsig_1_1z);
  assign celloutsig_0_9z = !(celloutsig_0_3z[3] ? celloutsig_0_5z : celloutsig_0_8z[2]);
  assign celloutsig_1_0z = ~((in_data[164] | in_data[150]) & (in_data[151] | in_data[152]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z[2] | celloutsig_0_4z[7]) & (celloutsig_0_4z[11] | celloutsig_0_12z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_11z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[0] | celloutsig_0_14z) & (celloutsig_0_6z[6] | celloutsig_0_10z));
  assign celloutsig_0_21z = ~((celloutsig_0_13z | celloutsig_0_4z[8]) & (celloutsig_0_11z | celloutsig_0_15z[3]));
  assign celloutsig_0_29z = ~((1'h1 | celloutsig_0_0z) & (celloutsig_0_25z | celloutsig_0_12z));
  assign celloutsig_0_48z = celloutsig_0_23z | celloutsig_0_42z;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[106];
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_3z;
  assign celloutsig_1_16z = celloutsig_1_0z | celloutsig_1_11z;
  assign celloutsig_0_12z = celloutsig_0_5z | celloutsig_0_9z;
  assign celloutsig_0_26z = _02_ | celloutsig_0_3z[8];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_3z[9:6], 1'h1, celloutsig_0_3z[4:2], 1'h1, celloutsig_0_25z, celloutsig_0_11z };
  reg [12:0] _32_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 13'h0000;
    else _32_ <= { in_data[76:75], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_19z };
  assign { _04_[12:8], _00_, _04_[6:4], _01_, _04_[2:0] } = _32_;
  reg [20:0] _33_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _33_ <= 21'h000000;
    else _33_ <= { in_data[103:97], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign out_data[116:96] = _33_;
  reg [10:0] _34_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 11'h000;
    else _34_ <= { celloutsig_0_8z[10:1], celloutsig_0_14z };
  assign { _06_[10], _02_, _06_[8:0] } = _34_;
  assign celloutsig_0_41z = { _04_[12:8], _00_, _04_[6:4], _01_, _04_[2:0], celloutsig_0_31z, celloutsig_0_10z } >= { celloutsig_0_3z[8:6], 1'h1, celloutsig_0_3z[4:2], 1'h1, celloutsig_0_3z[0], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_17z[2], 1'h0, celloutsig_0_17z[0] };
  assign celloutsig_0_46z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_18z } >= { _04_[12:8], _00_, _04_[6:4], _01_, _04_[2], celloutsig_0_5z, celloutsig_0_1z[3:1], celloutsig_0_1z[1] };
  assign celloutsig_0_60z = celloutsig_0_33z[7:3] >= celloutsig_0_35z[7:3];
  assign celloutsig_1_4z = in_data[134:118] >= { in_data[107:97], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_6z[8:2] >= celloutsig_0_8z[6:0];
  assign celloutsig_0_27z = { celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_12z, celloutsig_0_6z } >= { in_data[12:5], celloutsig_0_7z };
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z } > { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_47z = ! { celloutsig_0_18z, celloutsig_0_1z[3:1], celloutsig_0_1z[1], celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_42z, celloutsig_0_6z };
  assign celloutsig_1_7z = ! { in_data[100:99], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_18z = ! { celloutsig_0_4z[9:4], celloutsig_0_14z };
  assign celloutsig_0_72z = { celloutsig_0_44z[2:1], celloutsig_0_64z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_11z } % { 1'h1, celloutsig_0_47z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_56z, celloutsig_0_53z, celloutsig_0_25z };
  assign celloutsig_0_15z = { celloutsig_0_4z[4:2], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_6z[6:2], celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[29] ? { in_data[72:65], celloutsig_0_1z[3:1], celloutsig_0_1z[1] } : in_data[61:50];
  assign celloutsig_0_44z = celloutsig_0_10z ? { celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_2z, 1'h1, celloutsig_0_29z, celloutsig_0_12z } : { celloutsig_0_37z[11:2], celloutsig_0_25z };
  assign celloutsig_0_7z = celloutsig_0_6z[4] ? { celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } : { celloutsig_0_3z[4:3], celloutsig_0_1z[3:1], celloutsig_0_1z[1] };
  assign celloutsig_0_75z = celloutsig_0_46z ? { celloutsig_0_60z, celloutsig_0_53z, celloutsig_0_60z, celloutsig_0_41z, celloutsig_0_14z } : { _05_[6:3], celloutsig_0_31z };
  assign celloutsig_0_8z = celloutsig_0_1z[2] ? { celloutsig_0_3z[11:6], 1'h1, celloutsig_0_3z[4:2], 1'h1 } : { celloutsig_0_3z[10:6], 1'h1, celloutsig_0_5z, celloutsig_0_1z[3], 1'h0, celloutsig_0_1z[1], celloutsig_0_1z[1] };
  assign celloutsig_0_52z = { celloutsig_0_48z, celloutsig_0_1z[3:1], celloutsig_0_1z[1] } != { celloutsig_0_24z, celloutsig_0_47z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_24z };
  assign celloutsig_0_83z = { celloutsig_0_72z[9:1], 1'h1, celloutsig_0_74z, celloutsig_0_14z } != { celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_75z, celloutsig_0_38z, celloutsig_0_51z, celloutsig_0_77z, celloutsig_0_52z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_15z } != in_data[162:153];
  assign celloutsig_0_33z = ~ { _06_[8:1], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_35z = ~ { celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_37z = ~ { celloutsig_0_22z[2:0], _03_, celloutsig_0_27z };
  assign celloutsig_1_18z = { in_data[151:148], celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z } | { in_data[169:162], celloutsig_1_8z };
  assign celloutsig_0_0z = & in_data[35:30];
  assign celloutsig_0_38z = & celloutsig_0_8z[7:5];
  assign celloutsig_0_74z = & { celloutsig_0_70z, celloutsig_0_48z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_1_12z = & { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_25z = & { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z[6], celloutsig_0_3z[4:3] };
  assign celloutsig_0_36z = celloutsig_0_27z & celloutsig_0_18z;
  assign celloutsig_0_64z = celloutsig_0_35z[0] & celloutsig_0_42z;
  assign celloutsig_0_11z = in_data[69] & celloutsig_0_10z;
  assign celloutsig_0_51z = | { celloutsig_0_42z, celloutsig_0_35z[7:1], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_4z[11:1], celloutsig_0_1z[3:1] };
  assign celloutsig_0_56z = | { celloutsig_0_55z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z[11:1] };
  assign celloutsig_0_77z = | celloutsig_0_75z;
  assign celloutsig_0_84z = | celloutsig_0_37z[14:12];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[114:99] };
  assign celloutsig_1_5z = | { celloutsig_1_3z, celloutsig_1_1z, in_data[134:125] };
  assign celloutsig_1_11z = | { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[114:99] };
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[114:99] };
  assign celloutsig_1_15z = | { celloutsig_1_9z, celloutsig_1_7z, in_data[161] };
  assign celloutsig_0_24z = | { celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_4z[11:1] };
  assign celloutsig_0_31z = ^ { celloutsig_0_15z[5:1], celloutsig_0_10z };
  assign celloutsig_0_23z = ^ in_data[67:57];
  assign celloutsig_0_6z = celloutsig_0_4z[11:3] ~^ { in_data[46:39], celloutsig_0_0z };
  assign celloutsig_0_22z = in_data[92:89] ~^ celloutsig_0_8z[8:5];
  assign celloutsig_0_1z[3:1] = { in_data[36:35], celloutsig_0_0z } | { in_data[85:84], celloutsig_0_0z };
  assign { celloutsig_0_3z[4], celloutsig_0_3z[10], celloutsig_0_3z[3], celloutsig_0_3z[9], celloutsig_0_3z[2], celloutsig_0_3z[11], celloutsig_0_3z[8:7], celloutsig_0_3z[0], celloutsig_0_3z[6] } = { celloutsig_0_1z[3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_1z[1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_2z, in_data[83], celloutsig_0_1z[3], in_data[82], celloutsig_0_1z[2], in_data[84], in_data[81:80], celloutsig_0_1z[1], celloutsig_0_2z };
  assign { celloutsig_0_17z[2], celloutsig_0_17z[0] } = ~ { celloutsig_0_3z[2], celloutsig_0_3z[0] };
  assign { _04_[7], _04_[3] } = { _00_, _01_ };
  assign _05_[1] = 1'h0;
  assign _06_[9] = _02_;
  assign celloutsig_0_17z[1] = 1'h0;
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { celloutsig_0_3z[5], celloutsig_0_3z[1] } = 2'h3;
  assign { out_data[136:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
