{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:31:17 2018 " "Info: Processing started: Fri Apr 20 19:31:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] S\[31\] 58.689 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"S\[31\]\" is 58.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns A\[0\] 1 PIN PIN_D18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D18; Fanout = 3; PIN Node = 'A\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.993 ns) + CELL(0.101 ns) 7.393 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~61 2 COMB LC_X48_Y32_N8 2 " "Info: 2: + IC(5.993 ns) + CELL(0.101 ns) = 7.393 ns; Loc. = LC_X48_Y32_N8; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { A[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 8.149 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 3 COMB LC_X48_Y32_N3 2 " "Info: 3: + IC(0.366 ns) + CELL(0.390 ns) = 8.149 ns; Loc. = LC_X48_Y32_N3; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.101 ns) 8.636 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 4 COMB LC_X48_Y32_N5 2 " "Info: 4: + IC(0.386 ns) + CELL(0.101 ns) = 8.636 ns; Loc. = LC_X48_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.390 ns) 9.400 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 5 COMB LC_X48_Y32_N9 2 " "Info: 5: + IC(0.374 ns) + CELL(0.390 ns) = 9.400 ns; Loc. = LC_X48_Y32_N9; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.390 ns) 11.104 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 6 COMB LC_X55_Y32_N5 2 " "Info: 6: + IC(1.314 ns) + CELL(0.390 ns) = 11.104 ns; Loc. = LC_X55_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.390 ns) 11.859 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 7 COMB LC_X55_Y32_N8 2 " "Info: 7: + IC(0.365 ns) + CELL(0.390 ns) = 11.859 ns; Loc. = LC_X55_Y32_N8; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.886 ns) + CELL(0.522 ns) 17.267 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 8 COMB LC_X68_Y1_N7 2 " "Info: 8: + IC(4.886 ns) + CELL(0.522 ns) = 17.267 ns; Loc. = LC_X68_Y1_N7; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.258 ns) 17.939 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 9 COMB LC_X68_Y1_N5 2 " "Info: 9: + IC(0.414 ns) + CELL(0.258 ns) = 17.939 ns; Loc. = LC_X68_Y1_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.101 ns) 18.421 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 10 COMB LC_X68_Y1_N9 2 " "Info: 10: + IC(0.381 ns) + CELL(0.101 ns) = 18.421 ns; Loc. = LC_X68_Y1_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.258 ns) 19.095 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 11 COMB LC_X68_Y1_N4 2 " "Info: 11: + IC(0.416 ns) + CELL(0.258 ns) = 19.095 ns; Loc. = LC_X68_Y1_N4; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.007 ns) + CELL(0.258 ns) 23.360 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 12 COMB LC_X26_Y1_N0 2 " "Info: 12: + IC(4.007 ns) + CELL(0.258 ns) = 23.360 ns; Loc. = LC_X26_Y1_N0; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.101 ns) 23.866 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 13 COMB LC_X26_Y1_N3 2 " "Info: 13: + IC(0.405 ns) + CELL(0.101 ns) = 23.866 ns; Loc. = LC_X26_Y1_N3; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.390 ns) 24.642 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 14 COMB LC_X26_Y1_N5 2 " "Info: 14: + IC(0.386 ns) + CELL(0.390 ns) = 24.642 ns; Loc. = LC_X26_Y1_N5; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.390 ns) 25.417 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 15 COMB LC_X26_Y1_N9 2 " "Info: 15: + IC(0.385 ns) + CELL(0.390 ns) = 25.417 ns; Loc. = LC_X26_Y1_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(0.390 ns) 30.474 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 16 COMB LC_X1_Y21_N9 2 " "Info: 16: + IC(4.667 ns) + CELL(0.390 ns) = 30.474 ns; Loc. = LC_X1_Y21_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.057 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.522 ns) 31.391 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 17 COMB LC_X1_Y21_N3 2 " "Info: 17: + IC(0.395 ns) + CELL(0.522 ns) = 31.391 ns; Loc. = LC_X1_Y21_N3; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.101 ns) 31.866 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 18 COMB LC_X1_Y21_N1 2 " "Info: 18: + IC(0.374 ns) + CELL(0.101 ns) = 31.866 ns; Loc. = LC_X1_Y21_N1; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.101 ns) 32.346 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 19 COMB LC_X1_Y21_N2 2 " "Info: 19: + IC(0.379 ns) + CELL(0.101 ns) = 32.346 ns; Loc. = LC_X1_Y21_N2; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.101 ns) 34.567 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 20 COMB LC_X3_Y32_N1 2 " "Info: 20: + IC(2.120 ns) + CELL(0.101 ns) = 34.567 ns; Loc. = LC_X3_Y32_N1; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.101 ns) 35.058 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 21 COMB LC_X3_Y32_N0 2 " "Info: 21: + IC(0.390 ns) + CELL(0.101 ns) = 35.058 ns; Loc. = LC_X3_Y32_N0; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.390 ns) 35.829 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 22 COMB LC_X3_Y32_N5 2 " "Info: 22: + IC(0.381 ns) + CELL(0.390 ns) = 35.829 ns; Loc. = LC_X3_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.390 ns) 36.594 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 23 COMB LC_X3_Y32_N6 2 " "Info: 23: + IC(0.375 ns) + CELL(0.390 ns) = 36.594 ns; Loc. = LC_X3_Y32_N6; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.144 ns) + CELL(0.258 ns) 40.996 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 24 COMB LC_X9_Y2_N5 2 " "Info: 24: + IC(4.144 ns) + CELL(0.258 ns) = 40.996 ns; Loc. = LC_X9_Y2_N5; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.101 ns) 41.491 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 25 COMB LC_X9_Y2_N3 2 " "Info: 25: + IC(0.394 ns) + CELL(0.101 ns) = 41.491 ns; Loc. = LC_X9_Y2_N3; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.390 ns) 42.254 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 26 COMB LC_X9_Y2_N7 2 " "Info: 26: + IC(0.373 ns) + CELL(0.390 ns) = 42.254 ns; Loc. = LC_X9_Y2_N7; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 42.922 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 27 COMB LC_X9_Y2_N2 2 " "Info: 27: + IC(0.410 ns) + CELL(0.258 ns) = 42.922 ns; Loc. = LC_X9_Y2_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(0.258 ns) 45.998 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 28 COMB LC_X34_Y1_N2 2 " "Info: 28: + IC(2.818 ns) + CELL(0.258 ns) = 45.998 ns; Loc. = LC_X34_Y1_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.522 ns) 46.907 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 29 COMB LC_X34_Y1_N6 2 " "Info: 29: + IC(0.387 ns) + CELL(0.522 ns) = 46.907 ns; Loc. = LC_X34_Y1_N6; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.574 ns) + CELL(0.258 ns) 51.739 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 30 COMB LC_X68_Y13_N2 2 " "Info: 30: + IC(4.574 ns) + CELL(0.258 ns) = 51.739 ns; Loc. = LC_X68_Y13_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.522 ns) 52.653 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 31 COMB LC_X68_Y13_N9 2 " "Info: 31: + IC(0.392 ns) + CELL(0.522 ns) = 52.653 ns; Loc. = LC_X68_Y13_N9; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.258 ns) 53.322 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 32 COMB LC_X68_Y13_N7 2 " "Info: 32: + IC(0.411 ns) + CELL(0.258 ns) = 53.322 ns; Loc. = LC_X68_Y13_N7; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.258 ns) 53.993 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|S 33 COMB LC_X68_Y13_N1 1 " "Info: 33: + IC(0.413 ns) + CELL(0.258 ns) = 53.993 ns; Loc. = LC_X68_Y13_N1; Fanout = 1; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|S'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.831 ns) + CELL(1.865 ns) 58.689 ns S\[31\] 34 PIN PIN_C17 0 " "Info: 34: + IC(2.831 ns) + CELL(1.865 ns) = 58.689 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'S\[31\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S S[31] } "NODE_NAME" } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.383 ns ( 21.10 % ) " "Info: Total cell delay = 12.383 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "46.306 ns ( 78.90 % ) " "Info: Total interconnect delay = 46.306 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "58.689 ns" { A[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S S[31] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "58.689 ns" { A[0] {} A[0]~out0 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S {} S[31] {} } { 0.000ns 0.000ns 5.993ns 0.366ns 0.386ns 0.374ns 1.314ns 0.365ns 4.886ns 0.414ns 0.381ns 0.416ns 4.007ns 0.405ns 0.386ns 0.385ns 4.667ns 0.395ns 0.374ns 0.379ns 2.120ns 0.390ns 0.381ns 0.375ns 4.144ns 0.394ns 0.373ns 0.410ns 2.818ns 0.387ns 4.574ns 0.392ns 0.411ns 0.413ns 2.831ns } { 0.000ns 1.299ns 0.101ns 0.390ns 0.101ns 0.390ns 0.390ns 0.390ns 0.522ns 0.258ns 0.101ns 0.258ns 0.258ns 0.101ns 0.390ns 0.390ns 0.390ns 0.522ns 0.101ns 0.101ns 0.101ns 0.101ns 0.390ns 0.390ns 0.258ns 0.101ns 0.390ns 0.258ns 0.258ns 0.522ns 0.258ns 0.522ns 0.258ns 0.258ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:31:33 2018 " "Info: Processing ended: Fri Apr 20 19:31:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
