$date
   Sat Jun 21 21:32:20 2025
$end
$version
  2019.1
$end
$timescale
  1ps
$end
$scope module testbench $end
$var reg 1 ! CLK $end
$var wire 1 " Q1 $end
$var wire 1 # Q2 $end
$var wire 1 $ Q3 $end
$scope module uut $end
$var wire 1 % CLK $end
$var wire 1 " Q1 $end
$var wire 1 # Q2 $end
$var wire 1 $ Q3 $end
$var wire 1 & R $end
$scope module f1 $end
$var wire 1 ' T $end
$var wire 1 % CLK $end
$var reg 1 ( Q $end
$upscope $end
$scope module f2 $end
$var wire 1 ) T $end
$var wire 1 % CLK $end
$var reg 1 * Q $end
$upscope $end
$scope module f3 $end
$var wire 1 & T $end
$var wire 1 % CLK $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
0&
1'
1(
0)
1*
1+
$end
#5000
1!
1%
#10000
0!
0"
0%
0(
1)
1*
1+
#15000
1!
1%
#20000
0!
1"
0#
0%
1(
0)
0*
1+
#25000
1!
1%
#30000
0!
0"
0%
1&
0(
1)
0*
1+
#35000
1!
1%
#40000
0!
1"
1#
0$
0%
0&
1(
0)
1*
0+
#45000
1!
1%
#50000
0!
0"
0%
0(
1)
1*
0+
#55000
1!
1%
#60000
0!
1"
0#
0%
1(
0)
0*
0+
#65000
1!
1%
#70000
0!
0"
0%
1&
0(
1)
0*
0+
#75000
1!
1%
