# Changelog

All notable changes to this project will be documented in this file.

## [2.0.0] - 2026-01-19

### Added
- **CIM Core**: Complete RTL implementation of Digital CIM (MAC Array + SRAM).
- **RISC-V Integration**: System integration with Rocket Chip and AHB bus.
- **MLIR Compiler**: Toolchain for compiling ONNX models to CIM instructions.
- **Hardware LSTM**: Dedicated hardware acceleration unit for LSTM networks.
- **SDK**: Comprehensive driver support for all peripherals and CIM core.

### Changed
- Upgraded system architecture to support MLIR-driven workflow.
- Optimized power management with RBB technology.

### Fixed
- Addressed latency issues in previous software-only implementations.

## [1.0.0] - 2025-XX-XX
- Initial release (Legacy).
