
*** Running vivado
    with args -log top_level_axis_data_fifo_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_axis_data_fifo_0_2.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_axis_data_fifo_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo/axis_trigger_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_level_axis_data_fifo_0_2, cache-ID = f45c1c3192ca61e1.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 11:11:20 2019...
