INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CCD_clocks_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CCD_controller_AXI_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CCD_controller_AXI_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/sim/design_1_CCD_controller_AXI_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_CCD_controller_AXI_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_1_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1RZP34U
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/calta/Dropbox/Progetti_fpga/CCD_controller_TestBench/CCD_controller_TestBench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
