verilog work ../../adc.v
verilog work ../example_design/adc_exdes.v
