head	1.2;
access;
symbols
	OPENBSD_3_5:1.1.1.2.0.8
	OPENBSD_3_5_BASE:1.1.1.2
	OPENBSD_3_4:1.1.1.2.0.6
	OPENBSD_3_4_BASE:1.1.1.2
	OPENBSD_3_3:1.1.1.2.0.4
	OPENBSD_3_3_BASE:1.1.1.2
	OPENBSD_3_2:1.1.1.2.0.2
	OPENBSD_3_2_BASE:1.1.1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.1.1.1.0.8
	OPENBSD_3_1_BASE:1.1.1.1
	OPENBSD_3_0:1.1.1.1.0.6
	OPENBSD_3_0_BASE:1.1.1.1
	BINUTILS-2_10_1:1.1.1.1
	OPENBSD_2_9:1.1.1.1.0.4
	OPENBSD_2_9_BASE:1.1.1.1
	OPENBSD_2_8:1.1.1.1.0.2
	OPENBSD_2_8_BASE:1.1.1.1
	BINUTILS-2_10:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2004.05.17.21.54.41;	author drahn;	state dead;
branches;
next	1.1;

1.1
date	2000.09.12.14.47.10;	author espie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2000.09.12.14.47.10;	author espie;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2002.05.13.13.42.37;	author fgsch;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@#as: -mcpu=r4000
#objdump: -dr --prefix-addresses -mmips:4000
#name: MIPS 20-bit trap

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> teq	\$zero,\$v1
0+0004 <[^>]*> teq	\$zero,\$v1,0x1
0+0008 <[^>]*> tge	\$zero,\$v1
0+000c <[^>]*> tge	\$zero,\$v1,0x3
0+0010 <[^>]*> tgeu	\$zero,\$v1
0+0014 <[^>]*> tgeu	\$zero,\$v1,0x7
0+0018 <[^>]*> tlt	\$zero,\$v1
0+001c <[^>]*> tlt	\$zero,\$v1,0x1f
0+0020 <[^>]*> tltu	\$zero,\$v1
0+0024 <[^>]*> tltu	\$zero,\$v1,0xff
0+0028 <[^>]*> tne	\$zero,\$v1
0+002c <[^>]*> tne	\$zero,\$v1,0x3ff
	...
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d8 12
a19 12
0+0000 <[^>]*> teq	zero,v1
0+0004 <[^>]*> teq	zero,v1,0x1
0+0008 <[^>]*> tge	zero,v1
0+000c <[^>]*> tge	zero,v1,0x3
0+0010 <[^>]*> tgeu	zero,v1
0+0014 <[^>]*> tgeu	zero,v1,0x7
0+0018 <[^>]*> tlt	zero,v1
0+001c <[^>]*> tlt	zero,v1,0x1f
0+0020 <[^>]*> tltu	zero,v1
0+0024 <[^>]*> tltu	zero,v1,0xff
0+0028 <[^>]*> tne	zero,v1
0+002c <[^>]*> tne	zero,v1,0x3ff
@

