// Seed: 3546282471
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wand id_8,
    input tri id_9,
    output wor id_10
);
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output tri0 id_2
    , id_13,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_3, id_2, id_2, id_7, id_2, id_1, id_5, id_1
  );
  wand id_16 = 1;
endmodule
