OpenROAD 1 fb8ae93b6c7a5eb0e6fac83360a8a48d76c41885
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef at line 68187.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/results/placement/Multiplier_RR.placement.def
[INFO ODB-0128] Design: Multiplier_RR
[INFO ODB-0130]     Created 22 pins.
[INFO ODB-0131]     Created 749 components and 2551 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 2058 connections.
[INFO ODB-0133]     Created 161 nets and 493 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/Multiplier_RR/runs/08-12_17-59/results/placement/Multiplier_RR.placement.def
[INFO]: Setting output delay to: 20.0
[INFO]: Setting input delay to: 20.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clock
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           295         
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 313632.
[INFO CTS-0047]     Number of keys in characterization LUT: 2030.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0001] Running TritonCTS with user-specified clock roots: clock.
[INFO CTS-0095] Net "clock" found.
[INFO CTS-0010]  Clock net "clock" has 17 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 17.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(86745, 91180), (132215, 140140)].
[INFO CTS-0024]  Normalized sink region: [(6.67269, 7.01385), (10.1704, 10.78)].
[INFO CTS-0025]     Width:  3.4977.
[INFO CTS-0026]     Height: 3.7662.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.4977 X 1.8831
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313632 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 17.
[INFO CTS-0036]  Average source sink dist: 23828.53 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 17
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 142.0 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         71.3 u
average displacement        0.1 u
max displacement            7.8 u
original HPWL            4877.3 u
legalized HPWL           5010.2 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 65 instances
[INFO DPL-0021] HPWL before            5010.2 u
[INFO DPL-0022] HPWL after             4906.3 u
[INFO DPL-0023] HPWL delta               -2.1 %
timing_report
No paths found.
timing_report_end
min_max_report
Startpoint: reset (input port clocked by clock)
Endpoint: _242_ (removal check against rising-edge clock clock)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net2 (net)
                  0.08    0.00   20.14 v _123_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.09   20.23 ^ _123_/Y (sky130_fd_sc_hd__inv_2)
     5    0.01                           _072_ (net)
                  0.07    0.00   20.23 ^ _210_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10   20.32 ^ _210_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _051_ (net)
                  0.06    0.00   20.32 ^ _242_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 20.32   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _242_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.31    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                -20.32   data arrival time
-----------------------------------------------------------------------------
                                 20.01   slack (MET)


Startpoint: _235_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.33    0.33 ^ _235_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           M1_Datapath.product[8] (net)
                  0.08    0.00    0.33 ^ _164_/A1 (sky130_fd_sc_hd__a31oi_1)
                  0.04    0.07    0.41 v _164_/Y (sky130_fd_sc_hd__a31oi_1)
     1    0.00                           _060_ (net)
                  0.04    0.00    0.41 v _235_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: reset (input port clocked by clock)
Endpoint: _228_ (recovery check against rising-edge clock clock)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net2 (net)
                  0.08    0.00   20.14 v _123_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.09   20.23 ^ _123_/Y (sky130_fd_sc_hd__inv_2)
     5    0.01                           _072_ (net)
                  0.07    0.00   20.23 ^ _171_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.21   20.44 ^ _171_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _097_ (net)
                  0.20    0.00   20.44 ^ _180_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13   20.56 ^ _180_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _037_ (net)
                  0.06    0.00   20.56 ^ _228_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                 20.56   data arrival time

                  0.00  100.00  100.00   clock clock (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                                100.00 ^ _228_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.20  100.20   library recovery time
                                100.20   data required time
-----------------------------------------------------------------------------
                                100.20   data required time
                                -20.56   data arrival time
-----------------------------------------------------------------------------
                                 79.64   slack (MET)


Startpoint: reset (input port clocked by clock)
Endpoint: Ready (output port clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 v input external delay
                  0.01    0.00   20.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00   20.00 v input2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.13   20.13 v input2/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net2 (net)
                  0.08    0.00   20.14 v _187_/A (sky130_fd_sc_hd__nor2_1)
                  0.16    0.18   20.31 ^ _187_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           net11 (net)
                  0.16    0.00   20.31 ^ output11/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19   20.50 ^ output11/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           Ready (net)
                  0.11    0.00   20.51 ^ Ready (out)
                                 20.51   data arrival time

                  0.00  100.00  100.00   clock clock (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -20.51   data arrival time
-----------------------------------------------------------------------------
                                 59.49   slack (MET)


min_max_report_end
check_report
No paths found.
check_report_end
wns 0.00
tns 0.00
clock_skew_report
Clock clock
Latency      CRPR       Skew
_226_/CLK ^
   0.24
_227_/CLK ^
   0.24      0.00       0.00

clock_skew_report_end
