[2021-09-09 09:52:22,723]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 09:52:22,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:23,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; ".

Peak memory: 14561280 bytes

[2021-09-09 09:52:23,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:23,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 35053568 bytes

[2021-09-09 09:52:23,360]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 09:52:23,360]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:23,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :164
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :89
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 8097792 bytes

[2021-09-09 09:52:23,415]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-09 11:47:16,211]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 11:47:16,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:16,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; ".

Peak memory: 14200832 bytes

[2021-09-09 11:47:16,720]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:16,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34889728 bytes

[2021-09-09 11:47:16,859]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 11:47:16,859]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:18,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :143
score:100
	Report mapping result:
		klut_size()     :164
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :89
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15896576 bytes

[2021-09-09 11:47:18,896]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-09 13:17:41,871]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 13:17:41,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:42,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; ".

Peak memory: 14491648 bytes

[2021-09-09 13:17:42,325]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:42,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34799616 bytes

[2021-09-09 13:17:42,503]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 13:17:42,503]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:44,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :140
score:100
	Report mapping result:
		klut_size()     :162
		klut.num_gates():137
		max delay       :5
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 16044032 bytes

[2021-09-09 13:17:44,343]mapper_test.py:220:[INFO]: area: 137 level: 5
[2021-09-09 15:01:54,802]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 15:01:54,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:01:54,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:01:54,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34553856 bytes

[2021-09-09 15:01:54,976]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 15:01:54,977]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:01:57,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15966208 bytes

[2021-09-09 15:01:57,013]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-09 15:30:58,915]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 15:30:58,915]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:30:58,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:30:59,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34762752 bytes

[2021-09-09 15:30:59,054]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 15:30:59,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:01,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15937536 bytes

[2021-09-09 15:31:01,094]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-09 16:09:01,066]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 16:09:01,067]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:01,067]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:01,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34680832 bytes

[2021-09-09 16:09:01,206]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 16:09:01,206]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:03,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 16064512 bytes

[2021-09-09 16:09:03,248]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-09 16:43:42,574]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 16:43:42,583]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:42,583]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:42,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34885632 bytes

[2021-09-09 16:43:42,897]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 16:43:42,897]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:45,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15900672 bytes

[2021-09-09 16:43:45,108]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-09 17:20:07,668]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-09 17:20:07,669]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:07,669]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:07,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34406400 bytes

[2021-09-09 17:20:07,810]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 17:20:07,810]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:09,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15998976 bytes

[2021-09-09 17:20:09,849]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-13 23:26:08,949]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-13 23:26:08,950]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:08,950]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:09,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34549760 bytes

[2021-09-13 23:26:09,123]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-13 23:26:09,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:10,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :164
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 13623296 bytes

[2021-09-13 23:26:10,941]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-13 23:41:36,632]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-13 23:41:36,633]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:36,633]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:36,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34390016 bytes

[2021-09-13 23:41:36,768]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-13 23:41:36,769]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:36,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 7602176 bytes

[2021-09-13 23:41:36,806]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-14 08:55:35,770]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-14 08:55:35,771]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:35,771]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:35,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34623488 bytes

[2021-09-14 08:55:35,900]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-14 08:55:35,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:37,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 16044032 bytes

[2021-09-14 08:55:37,695]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-14 09:20:34,397]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-14 09:20:34,397]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:34,397]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:34,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34336768 bytes

[2021-09-14 09:20:34,529]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-14 09:20:34,529]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:34,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 8441856 bytes

[2021-09-14 09:20:34,575]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-15 15:29:50,737]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-15 15:29:50,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:50,738]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:50,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34684928 bytes

[2021-09-15 15:29:50,853]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-15 15:29:50,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:52,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :165
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 15261696 bytes

[2021-09-15 15:29:52,533]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-15 15:54:01,659]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-15 15:54:01,660]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:01,660]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:01,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34361344 bytes

[2021-09-15 15:54:01,818]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-15 15:54:01,818]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:01,856]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 7659520 bytes

[2021-09-15 15:54:01,856]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-18 14:00:20,787]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-18 14:00:20,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:20,788]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:20,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34689024 bytes

[2021-09-18 14:00:20,906]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-18 14:00:20,906]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:22,610]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :164
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12976128 bytes

[2021-09-18 14:00:22,611]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-18 16:25:00,119]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-18 16:25:00,120]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:00,120]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:00,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34336768 bytes

[2021-09-18 16:25:00,236]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-18 16:25:00,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:01,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12070912 bytes

[2021-09-18 16:25:01,875]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-22 08:56:53,233]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-22 08:56:53,234]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:53,234]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:53,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-09-22 08:56:53,356]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-22 08:56:53,356]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:54,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12120064 bytes

[2021-09-22 08:56:54,194]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-22 11:23:44,243]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-22 11:23:44,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:44,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:44,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34402304 bytes

[2021-09-22 11:23:44,360]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-22 11:23:44,361]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:45,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12660736 bytes

[2021-09-22 11:23:46,000]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-23 16:42:26,747]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-23 16:42:26,747]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:26,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:26,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34627584 bytes

[2021-09-23 16:42:26,863]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 16:42:26,864]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:28,494]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12435456 bytes

[2021-09-23 16:42:28,495]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-23 17:05:43,850]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-23 17:05:43,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:43,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:43,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34627584 bytes

[2021-09-23 17:05:43,968]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 17:05:43,968]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:45,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12554240 bytes

[2021-09-23 17:05:45,668]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-23 18:07:05,026]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-23 18:07:05,027]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:05,027]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:05,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34639872 bytes

[2021-09-23 18:07:05,190]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 18:07:05,190]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:06,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-09-23 18:07:06,819]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-27 16:34:14,876]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-27 16:34:14,877]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:14,877]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:14,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34295808 bytes

[2021-09-27 16:34:14,994]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 16:34:14,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:16,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-09-27 16:34:16,666]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-27 17:41:03,274]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-27 17:41:03,274]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:03,274]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:03,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-09-27 17:41:03,390]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 17:41:03,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:05,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
balancing!
	current map manager:
		current min nodes:270
		current min depth:9
rewriting!
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12263424 bytes

[2021-09-27 17:41:05,066]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-28 02:07:17,985]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-28 02:07:17,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:17,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:18,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 02:07:18,159]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 02:07:18,159]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:19,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12267520 bytes

[2021-09-28 02:07:19,815]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-28 16:46:52,804]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-28 16:46:52,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:52,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:52,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34336768 bytes

[2021-09-28 16:46:52,924]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 16:46:52,924]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:54,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12496896 bytes

[2021-09-28 16:46:54,613]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-09-28 17:25:53,393]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-09-28 17:25:53,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:53,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:53,512]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34455552 bytes

[2021-09-28 17:25:53,514]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 17:25:53,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:55,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12496896 bytes

[2021-09-28 17:25:55,210]mapper_test.py:220:[INFO]: area: 151 level: 5
[2021-10-09 10:40:58,214]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-09 10:40:58,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:58,215]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:58,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34275328 bytes

[2021-10-09 10:40:58,377]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 10:40:58,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:58,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 7630848 bytes

[2021-10-09 10:40:58,463]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-09 11:23:33,687]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-09 11:23:33,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:33,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:33,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34480128 bytes

[2021-10-09 11:23:33,809]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 11:23:33,809]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:33,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 7827456 bytes

[2021-10-09 11:23:33,935]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-09 16:31:17,554]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-09 16:31:17,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:17,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:17,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34512896 bytes

[2021-10-09 16:31:17,678]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 16:31:17,678]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:18,581]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11468800 bytes

[2021-10-09 16:31:18,582]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-09 16:48:26,724]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-09 16:48:26,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:26,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:26,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34398208 bytes

[2021-10-09 16:48:26,895]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 16:48:26,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:27,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11558912 bytes

[2021-10-09 16:48:27,727]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-12 10:56:59,576]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-12 10:56:59,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:56:59,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:56:59,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34226176 bytes

[2021-10-12 10:56:59,699]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 10:56:59,700]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:01,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-10-12 10:57:01,492]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-12 11:17:42,225]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-12 11:17:42,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:42,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:42,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34512896 bytes

[2021-10-12 11:17:42,399]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 11:17:42,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:42,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 7401472 bytes

[2021-10-12 11:17:42,490]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-12 13:32:27,476]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-12 13:32:27,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:27,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:27,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34430976 bytes

[2021-10-12 13:32:27,600]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 13:32:27,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:29,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11886592 bytes

[2021-10-12 13:32:29,352]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-12 15:03:07,459]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-12 15:03:07,459]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:07,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:07,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34439168 bytes

[2021-10-12 15:03:07,585]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 15:03:07,585]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:09,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11771904 bytes

[2021-10-12 15:03:09,389]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-12 18:47:59,181]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-12 18:47:59,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:47:59,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:47:59,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34353152 bytes

[2021-10-12 18:47:59,307]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 18:47:59,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:01,034]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11558912 bytes

[2021-10-12 18:48:01,035]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-18 11:41:27,074]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-18 11:41:27,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:27,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:27,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34320384 bytes

[2021-10-18 11:41:27,239]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-18 11:41:27,239]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:29,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-10-18 11:41:29,079]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-18 12:03:43,600]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-18 12:03:43,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:43,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:43,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34426880 bytes

[2021-10-18 12:03:43,725]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-18 12:03:43,725]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:43,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6483968 bytes

[2021-10-18 12:03:43,754]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-19 14:11:40,740]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-19 14:11:40,740]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:40,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:40,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34430976 bytes

[2021-10-19 14:11:40,866]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-19 14:11:40,866]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:40,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6594560 bytes

[2021-10-19 14:11:40,900]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-22 13:32:42,265]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-22 13:32:42,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:42,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:42,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34381824 bytes

[2021-10-22 13:32:42,385]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 13:32:42,386]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:42,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 9457664 bytes

[2021-10-22 13:32:42,469]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-22 13:53:35,333]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-22 13:53:35,333]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:35,333]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:35,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34549760 bytes

[2021-10-22 13:53:35,454]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 13:53:35,454]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:35,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 9392128 bytes

[2021-10-22 13:53:35,538]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-22 14:02:01,558]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-22 14:02:01,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:01,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:01,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 14:02:01,680]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 14:02:01,680]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:01,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6561792 bytes

[2021-10-22 14:02:01,715]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-22 14:05:22,486]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-22 14:05:22,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:22,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:22,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34353152 bytes

[2021-10-22 14:05:22,610]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 14:05:22,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:22,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6549504 bytes

[2021-10-22 14:05:22,639]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-23 13:31:10,035]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-23 13:31:10,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:10,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:10,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34426880 bytes

[2021-10-23 13:31:10,156]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-23 13:31:10,157]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:11,851]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :164
score:100
	Report mapping result:
		klut_size()     :189
		klut.num_gates():164
		max delay       :5
		max area        :164
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11624448 bytes

[2021-10-23 13:31:11,851]mapper_test.py:224:[INFO]: area: 164 level: 5
[2021-10-24 17:42:40,570]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-24 17:42:40,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:40,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:40,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34402304 bytes

[2021-10-24 17:42:40,691]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-24 17:42:40,691]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:42,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :164
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11735040 bytes

[2021-10-24 17:42:42,395]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-24 18:03:07,595]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-24 18:03:07,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:07,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:07,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34287616 bytes

[2021-10-24 18:03:07,720]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-24 18:03:07,720]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:09,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
	current map manager:
		current min nodes:270
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :151
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :163
score:100
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-10-24 18:03:09,417]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-26 10:25:13,020]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-26 10:25:13,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:13,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:13,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 10:25:13,142]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 10:25:13,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:13,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	current map manager:
		current min nodes:270
		current min depth:10
	Report mapping result:
		klut_size()     :162
		klut.num_gates():137
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :62
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6402048 bytes

[2021-10-26 10:25:13,174]mapper_test.py:224:[INFO]: area: 137 level: 5
[2021-10-26 11:00:48,505]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-26 11:00:48,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:48,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:48,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34275328 bytes

[2021-10-26 11:00:48,629]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 11:00:48,629]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:50,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :162
		klut.num_gates():137
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :62
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-26 11:00:50,394]mapper_test.py:224:[INFO]: area: 137 level: 5
[2021-10-26 11:21:48,911]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-26 11:21:48,911]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:48,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:49,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34488320 bytes

[2021-10-26 11:21:49,085]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 11:21:49,085]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:50,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :169
		klut.num_gates():144
		max delay       :5
		max area        :164
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :49
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-26 11:21:50,797]mapper_test.py:224:[INFO]: area: 144 level: 5
[2021-10-26 12:19:53,526]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-26 12:19:53,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:53,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:53,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34336768 bytes

[2021-10-26 12:19:53,673]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 12:19:53,673]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:55,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-26 12:19:55,379]mapper_test.py:224:[INFO]: area: 151 level: 5
[2021-10-26 14:12:44,829]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-26 14:12:44,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:44,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:44,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-10-26 14:12:44,958]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 14:12:44,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:44,989]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :162
		klut.num_gates():137
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :62
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6184960 bytes

[2021-10-26 14:12:44,990]mapper_test.py:224:[INFO]: area: 137 level: 5
[2021-10-29 16:09:49,767]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-10-29 16:09:49,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:49,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:49,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34258944 bytes

[2021-10-29 16:09:49,892]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-29 16:09:49,892]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:49,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :203
		klut.num_gates():178
		max delay       :5
		max area        :178
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :75
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
Peak memory: 6479872 bytes

[2021-10-29 16:09:49,922]mapper_test.py:224:[INFO]: area: 178 level: 5
[2021-11-03 09:51:23,915]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-03 09:51:23,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:23,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:24,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-11-03 09:51:24,039]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 09:51:24,039]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:24,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :203
		klut.num_gates():178
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :60
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig_output.v
	Peak memory: 6426624 bytes

[2021-11-03 09:51:24,079]mapper_test.py:226:[INFO]: area: 178 level: 5
[2021-11-03 10:03:31,801]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-03 10:03:31,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:31,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:31,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-11-03 10:03:31,921]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 10:03:31,921]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:31,961]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :77
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig_output.v
	Peak memory: 6553600 bytes

[2021-11-03 10:03:31,962]mapper_test.py:226:[INFO]: area: 183 level: 5
[2021-11-03 13:43:31,279]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-03 13:43:31,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:31,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:31,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34537472 bytes

[2021-11-03 13:43:31,409]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 13:43:31,410]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:31,457]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :77
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig_output.v
	Peak memory: 6578176 bytes

[2021-11-03 13:43:31,458]mapper_test.py:226:[INFO]: area: 183 level: 5
[2021-11-03 13:49:47,130]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-03 13:49:47,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:47,131]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:47,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34619392 bytes

[2021-11-03 13:49:47,253]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 13:49:47,253]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:47,294]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :77
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig_output.v
	Peak memory: 6578176 bytes

[2021-11-03 13:49:47,294]mapper_test.py:226:[INFO]: area: 183 level: 5
[2021-11-04 15:56:40,666]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-04 15:56:40,667]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:40,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:40,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34082816 bytes

[2021-11-04 15:56:40,844]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-04 15:56:40,845]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:40,888]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig_output.v
	Peak memory: 6533120 bytes

[2021-11-04 15:56:40,889]mapper_test.py:226:[INFO]: area: 138 level: 5
[2021-11-16 12:27:53,054]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-16 12:27:53,054]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:53,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:53,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34668544 bytes

[2021-11-16 12:27:53,177]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 12:27:53,178]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:53,222]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.007211 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6205440 bytes

[2021-11-16 12:27:53,223]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-16 14:16:49,471]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-16 14:16:49,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:49,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:49,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34533376 bytes

[2021-11-16 14:16:49,596]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 14:16:49,596]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:49,625]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004921 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6578176 bytes

[2021-11-16 14:16:49,626]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-16 14:23:09,342]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-16 14:23:09,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:09,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:09,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34492416 bytes

[2021-11-16 14:23:09,467]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 14:23:09,467]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:09,498]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004809 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-16 14:23:09,499]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-17 16:35:49,719]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-17 16:35:49,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:49,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:49,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34406400 bytes

[2021-11-17 16:35:49,880]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-17 16:35:49,881]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:49,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004709 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6475776 bytes

[2021-11-17 16:35:49,911]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-18 10:18:20,806]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-18 10:18:20,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:20,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:20,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34312192 bytes

[2021-11-18 10:18:20,931]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-18 10:18:20,932]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:20,967]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.009982 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6799360 bytes

[2021-11-18 10:18:20,967]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-23 16:11:11,552]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-23 16:11:11,553]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:11,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:11,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34205696 bytes

[2021-11-23 16:11:11,682]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-23 16:11:11,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:11,719]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.00994 secs
	Report mapping result:
		klut_size()     :159
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 7008256 bytes

[2021-11-23 16:11:11,719]mapper_test.py:228:[INFO]: area: 134 level: 5
[2021-11-23 16:42:09,571]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-23 16:42:09,571]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:09,571]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:09,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34508800 bytes

[2021-11-23 16:42:09,748]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-23 16:42:09,749]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:09,789]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.01043 secs
	Report mapping result:
		klut_size()     :159
		klut.num_gates():134
		max delay       :5
		max area        :134
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 7008256 bytes

[2021-11-23 16:42:09,790]mapper_test.py:228:[INFO]: area: 134 level: 5
[2021-11-24 11:38:36,217]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 11:38:36,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:36,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:36,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34390016 bytes

[2021-11-24 11:38:36,346]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 11:38:36,346]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:36,379]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.00031 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6504448 bytes

[2021-11-24 11:38:36,379]mapper_test.py:228:[INFO]: area: 151 level: 5
[2021-11-24 12:01:50,533]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 12:01:50,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:50,534]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:50,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34758656 bytes

[2021-11-24 12:01:50,658]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:01:50,659]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:50,691]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.000304 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-24 12:01:50,691]mapper_test.py:228:[INFO]: area: 151 level: 5
[2021-11-24 12:05:29,790]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 12:05:29,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:29,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:29,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34578432 bytes

[2021-11-24 12:05:29,962]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:05:29,962]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:29,999]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004685 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6279168 bytes

[2021-11-24 12:05:30,000]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-24 12:11:11,685]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 12:11:11,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:11,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:11,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34369536 bytes

[2021-11-24 12:11:11,809]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:11:11,810]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:11,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00144 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():114
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-24 12:11:11,835]mapper_test.py:228:[INFO]: area: 114 level: 6
[2021-11-24 12:57:28,279]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 12:57:28,280]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:28,280]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:28,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34398208 bytes

[2021-11-24 12:57:28,451]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:57:28,452]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:28,487]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004677 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 6307840 bytes

[2021-11-24 12:57:28,488]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-24 13:08:01,760]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 13:08:01,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:01,761]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:01,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 13:08:01,881]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 13:08:01,881]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:03,642]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.004641 secs
Mapping time: 0.005012 secs
	Report mapping result:
		klut_size()     :163
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 11272192 bytes

[2021-11-24 13:08:03,643]mapper_test.py:228:[INFO]: area: 138 level: 5
[2021-11-24 13:31:08,425]mapper_test.py:79:[INFO]: run case "s820_comb"
[2021-11-24 13:31:08,426]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:08,426]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:08,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     246.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     151.0.  Edge =      461.  Cut =     1034.  T =     0.00 sec
P:  Del =    5.00.  Ar =     123.0.  Edge =      436.  Cut =     1027.  T =     0.00 sec
P:  Del =    5.00.  Ar =     120.0.  Edge =      421.  Cut =     1027.  T =     0.00 sec
E:  Del =    5.00.  Ar =     119.0.  Edge =      419.  Cut =     1027.  T =     0.00 sec
F:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      415.  Cut =      939.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      395.  Cut =      845.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %
Peak memory: 34570240 bytes

[2021-11-24 13:31:08,548]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 13:31:08,549]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:10,257]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
Mapping time: 0.000298 secs
Mapping time: 0.00032 secs
	Report mapping result:
		klut_size()     :176
		klut.num_gates():151
		max delay       :5
		max area        :151
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v
	Peak memory: 11395072 bytes

[2021-11-24 13:31:10,258]mapper_test.py:228:[INFO]: area: 151 level: 5
