Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Unterricht/2Inf/DT/AVR_NTB Grundversion/alu_tb_isim_beh.exe -prj D:/Unterricht/2Inf/DT/AVR_NTB Grundversion/alu_tb_beh.prj work.alu_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Unterricht/2Inf/DT/AVR_NTB Grundversion/alu.vhd" into library work
Parsing VHDL file "D:/Unterricht/2Inf/DT/AVR_NTB Grundversion/alu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity alu_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/Unterricht/2Inf/DT/AVR_NTB Grundversion/alu_tb_isim_beh.exe
Fuse Memory Usage: 33972 KB
Fuse CPU Usage: 359 ms
