Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a6498433008144948512bdc61f4abb32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Final Project/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Final Project/Decoder.v" Line 94. Module ImmGenerator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decoder_tb_behav
