armada_370_xp_irq_unmask	,	F_4
irq_set_chip_and_handler	,	F_8
parent	,	V_30
ARMADA_370_XP_INT_SET_MASK_OFFS	,	V_4
virq	,	V_11
irq_set_default_host	,	F_22
ipimask	,	V_40
l2x0_of_init	,	F_32
ARMADA_370_XP_INT_SET_ENABLE_OFFS	,	V_14
hw	,	V_12
armada_mpic_send_doorbell	,	F_11
handle_IPI	,	F_28
armada_370_xp_handle_irq	,	F_24
u32	,	T_3
asmlinkage	,	T_4
main_int_base	,	V_13
armada_370_xp_mpic_irq_ops	,	V_34
per_cpu_int_base	,	V_3
irq_domain	,	V_9
cpu_logical_map	,	F_13
ipinr	,	V_41
of_irq_init	,	F_30
mpic_of_match	,	V_42
mask_val	,	V_7
irq_domain_add_linear	,	F_20
pt_regs	,	V_35
armada_370_xp_irq_mask	,	F_1
cpu	,	V_22
"Unable to add Armada_370_Xp MPIC irq domain (DT)\n"	,	L_1
panic	,	F_21
node	,	V_29
dsb	,	F_14
armada_370_xp_mpic_irq_map	,	F_6
readl_relaxed	,	F_25
CONFIG_SMP	,	F_23
IRQF_PROBE	,	V_19
force	,	V_8
ARMADA_370_XP_IN_DRBEL_CAUSE_OFFS	,	V_25
irq_data	,	V_1
__exception_irq_entry	,	T_5
CONFIG_CACHE_L2X0	,	F_31
irq_set_status_flags	,	F_9
IRQ_LEVEL	,	V_17
BUG_ON	,	F_18
armada_370_xp_mpic_domain	,	V_33
armada_xp_set_affinity	,	F_5
handle_IRQ	,	F_27
handle_level_irq	,	V_16
device_node	,	V_28
irqnr	,	V_38
irq_hw_number_t	,	T_1
ARMADA_370_XP_INT_CONTROL	,	V_32
irqd_to_hwirq	,	F_3
armada_370_xp_irq_chip	,	V_15
for_each_cpu	,	F_12
armada_370_xp_mpic_of_init	,	F_16
irq_find_mapping	,	F_26
irqstat	,	V_37
ACTIVE_DOORBELLS	,	V_26
IRQF_VALID	,	V_18
map	,	V_23
cpumask	,	V_6
mask	,	V_20
ARMADA_370_XP_IN_DRBEL_MSK_OFFS	,	V_27
readl	,	F_19
d	,	V_2
armada_370_xp_init_irq	,	F_29
writel	,	F_2
ARMADA_370_XP_CPU_INTACK_OFFS	,	V_39
h	,	V_10
ARMADA_370_XP_SW_TRIG_INT_OFFS	,	V_24
irq	,	V_21
control	,	V_31
regs	,	V_36
set_irq_flags	,	F_10
irq_get_irq_data	,	F_7
armada_xp_mpic_smp_cpu_init	,	F_15
__init	,	T_2
of_iomap	,	F_17
ARMADA_370_XP_INT_CLEAR_MASK_OFFS	,	V_5
