Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 1f6f3b1fdd4847268d37fcf2fc41a989 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_elevador3andares_behav xil_defaultlib.tb_elevador3andares -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevador3andares [elevador3andares_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_elevador3andares
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_elevador3andares_behav
