{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682446702288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682446702288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 14:18:22 2023 " "Processing started: Tue Apr 25 14:18:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682446702288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446702288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446702288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682446702935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682446702935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbdm2048.v 1 1 " "Found 1 design units, including 1 entities, in source file sbdm2048.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbdm2048 " "Found entity 1: sbdm2048" {  } { { "sbdm2048.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sbdm2048.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.v 1 1 " "Found 1 design units, including 1 entities, in source file storage.v" { { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/storage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_w_mem " "Found entity 1: sha1_w_mem" {  } { { "sha1_w_mem.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sha1_w_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_core " "Found entity 1: sha1_core" {  } { { "sha1_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sha1_core.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1 " "Found entity 1: sha1" {  } { { "sha1.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sha1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dns_ip_rx.v(158) " "Verilog HDL information at dns_ip_rx.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "lib/dns_ip_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/dns_ip_rx.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682446710173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/dns_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/dns_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 dns_ip_rx " "Found entity 1: dns_ip_rx" {  } { { "lib/dns_ip_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/dns_ip_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sdram_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-behavioural " "Found design unit 1: sdram_controller-behavioural" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sdram_controller.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710876 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.vhdl" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sdram_controller.vhdl" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis_uart_v1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file axis_uart_v1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_uart_v1_0 " "Found entity 1: axis_uart_v1_0" {  } { { "axis_uart_v1_0.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis_uart_v1_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_tx.v(80) " "Unrecognized synthesis attribute \"IOB\" at uart_tx.v(80)" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_tx.v" 80 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_tx.v(24) " "Verilog HDL Declaration information at uart_tx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_tx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_tx.v(25) " "Verilog HDL Declaration information at uart_tx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_tx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_tx.v(26) " "Verilog HDL Declaration information at uart_tx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_tx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(90) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(90)" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 90 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710903 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB uart_rx.v(91) " "Unrecognized synthesis attribute \"IOB\" at uart_rx.v(91)" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 91 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_rx.v(24) " "Verilog HDL Declaration information at uart_rx.v(24): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_SIZE byte_size uart_rx.v(25) " "Verilog HDL Declaration information at uart_rx.v(25): object \"BYTE_SIZE\" differs only in case from object \"byte_size\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STOP_BITS stop_bits uart_rx.v(26) " "Verilog HDL Declaration information at uart_rx.v(26): object \"STOP_BITS\" differs only in case from object \"stop_bits\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446710903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710904 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_detect " "Found entity 2: edge_detect" {  } { { "uart_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_rx.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_prescaler " "Found entity 1: uart_prescaler" {  } { { "uart_prescaler.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_prescaler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "uart_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/uart_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710918 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style axis/sync_reset.v(46) " "Unrecognized synthesis attribute \"srl_style\" at axis/sync_reset.v(46)" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/sync_reset.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/sync_reset.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/priority_encoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/ll_axis_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/ll_axis_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ll_axis_bridge " "Found entity 1: ll_axis_bridge" {  } { { "axis/ll_axis_bridge.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/ll_axis_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_tap " "Found entity 1: axis_tap" {  } { { "axis/axis_tap.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_tap.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_switch " "Found entity 1: axis_switch" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_stat_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_stat_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_stat_counter " "Found entity 1: axis_stat_counter" {  } { { "axis/axis_stat_counter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_stat_counter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_register " "Found entity 1: axis_srl_register" {  } { { "axis/axis_srl_register.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_srl_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_srl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_srl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_srl_fifo " "Found entity 1: axis_srl_fifo" {  } { { "axis/axis_srl_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_srl_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_register " "Found entity 1: axis_register" {  } { { "axis/axis_register.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446710997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446710997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_rate_limit.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_rate_limit.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_rate_limit " "Found entity 1: axis_rate_limit" {  } { { "axis/axis_rate_limit.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_rate_limit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ram_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ram_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ram_switch " "Found entity 1: axis_ram_switch" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_register " "Found entity 1: axis_pipeline_register" {  } { { "axis/axis_pipeline_register.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_register.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711027 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(95) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(95)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 95 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(97) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(97)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 97 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(99) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(99)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 99 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(101) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(101)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 101 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(103) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(103)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 103 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(105) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(105)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 105 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(107) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(107)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 107 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_pipeline_fifo.v(109) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_pipeline_fifo.v(109)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711037 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(185) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(185)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(187) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(187)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 187 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(189) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(189)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 189 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(191) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(191)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 191 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(193) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(193)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 193 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_pipeline_fifo.v(195) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_pipeline_fifo.v(195)" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_pipeline_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_pipeline_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_pipeline_fifo " "Found entity 1: axis_pipeline_fifo" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_mux " "Found entity 1: axis_mux" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_ll_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_ll_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_ll_bridge " "Found entity 1: axis_ll_bridge" {  } { { "axis/axis_ll_bridge.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ll_bridge.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust_fifo " "Found entity 1: axis_frame_length_adjust_fifo" {  } { { "axis/axis_frame_length_adjust_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_length_adjust_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_length_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_length_adjust " "Found entity 1: axis_frame_length_adjust" {  } { { "axis/axis_frame_length_adjust.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_length_adjust.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_len.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_len " "Found entity 1: axis_frame_len" {  } { { "axis/axis_frame_len.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_len.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_frame_join.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_frame_join.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_frame_join " "Found entity 1: axis_frame_join" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_join.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo_adapter " "Found entity 1: axis_fifo_adapter" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711094 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_fifo.v(168) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_fifo.v(168)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 168 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711103 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(343) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(343)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 343 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711103 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(345) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(345)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 345 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711103 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(347) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(347)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 347 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711103 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(349) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(349)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 349 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711104 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(351) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(351)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 351 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711104 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_fifo.v(353) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_fifo.v(353)" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 353 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_demux " "Found entity 1: axis_demux" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_crosspoint.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_crosspoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_crosspoint " "Found entity 1: axis_crosspoint" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_crosspoint.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_encode " "Found entity 1: axis_cobs_encode" {  } { { "axis/axis_cobs_encode.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_cobs_encode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_cobs_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_cobs_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_cobs_decode " "Found entity 1: axis_cobs_decode" {  } { { "axis/axis_cobs_decode.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_cobs_decode.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_broadcast " "Found entity 1: axis_broadcast" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_broadcast.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711154 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(175) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(175)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 175 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(177) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(177)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 177 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(179) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(179)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(181) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(181)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(186) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(186)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 186 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(188) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(188)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(190) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(190)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(192) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(192)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(194) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(194)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(197) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(197)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(199) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(199)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(201) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(201)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(203) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(203)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(205) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(205)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 205 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT axis/axis_async_fifo.v(207) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at axis/axis_async_fifo.v(207)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 207 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract axis/axis_async_fifo.v(214) " "Unrecognized synthesis attribute \"shreg_extract\" at axis/axis_async_fifo.v(214)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711164 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(319) " "Verilog HDL information at axis_async_fifo.v(319): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 319 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(542) " "Verilog HDL information at axis_async_fifo.v(542): always construct contains both blocking and non-blocking assignments" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 542 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(651) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(651)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(653) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(653)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(655) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(655)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 655 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(657) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(657)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 657 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(659) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(659)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 659 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style axis/axis_async_fifo.v(661) " "Unrecognized synthesis attribute \"ram_style\" at axis/axis_async_fifo.v(661)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 661 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_arb_mux " "Found entity 1: axis_arb_mux" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axis/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file axis/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "axis/arbiter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/arbiter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_interleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_interleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_interleave " "Found entity 1: xgmii_interleave" {  } { { "lib/xgmii_interleave.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/xgmii_interleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_deinterleave.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_deinterleave.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_deinterleave " "Found entity 1: xgmii_deinterleave" {  } { { "lib/xgmii_deinterleave.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/xgmii_deinterleave.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_enc_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_enc_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_enc_64 " "Found entity 1: xgmii_baser_enc_64" {  } { { "lib/xgmii_baser_enc_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/xgmii_baser_enc_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/xgmii_baser_dec_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/xgmii_baser_dec_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xgmii_baser_dec_64 " "Found entity 1: xgmii_baser_dec_64" {  } { { "lib/xgmii_baser_dec_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/xgmii_baser_dec_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_mux " "Found entity 1: udp_mux" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx_64 " "Found entity 1: udp_ip_tx_64" {  } { { "lib/udp_ip_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_ip_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "lib/udp_ip_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_ip_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx_64 " "Found entity 1: udp_ip_rx_64" {  } { { "lib/udp_ip_rx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_ip_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "lib/udp_ip_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_ip_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_demux " "Found entity 1: udp_demux" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete_64 " "Found entity 1: udp_complete_64" {  } { { "lib/udp_complete_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "lib/udp_complete.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen_64 " "Found entity 1: udp_checksum_gen_64" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_checksum_gen_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_checksum_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arb_mux " "Found entity 1: udp_arb_mux" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_64 " "Found entity 1: udp_64" {  } { { "lib/udp_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "lib/udp.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out_diff " "Found entity 1: ssio_sdr_out_diff" {  } { { "lib/ssio_sdr_out_diff.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711358 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_out.v(66) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_out.v(66)" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_out.v" 66 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_out " "Found entity 1: ssio_sdr_out" {  } { { "lib/ssio_sdr_out.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in_diff " "Found entity 1: ssio_sdr_in_diff" {  } { { "lib/ssio_sdr_in_diff.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711373 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/ssio_sdr_in.v(156) " "Unrecognized synthesis attribute \"IOB\" at lib/ssio_sdr_in.v(156)" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_in.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_sdr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_sdr_in " "Found entity 1: ssio_sdr_in" {  } { { "lib/ssio_sdr_in.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_sdr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out_diff " "Found entity 1: ssio_ddr_out_diff" {  } { { "lib/ssio_ddr_out_diff.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_ddr_out_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out " "Found entity 1: ssio_ddr_out" {  } { { "lib/ssio_ddr_out.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_ddr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in_diff " "Found entity 1: ssio_ddr_in_diff" {  } { { "lib/ssio_ddr_in_diff.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_ddr_in_diff.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ssio_ddr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "lib/ssio_ddr_in.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_ddr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/rgmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/rgmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_ts_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_ts_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_ts_extract " "Found entity 1: ptp_ts_extract" {  } { { "lib/ptp_ts_extract.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_ts_extract.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_tag_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_tag_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_tag_insert " "Found entity 1: ptp_tag_insert" {  } { { "lib/ptp_tag_insert.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_tag_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_perout.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_perout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_perout " "Found entity 1: ptp_perout" {  } { { "lib/ptp_perout.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_perout.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711446 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(169) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(169)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 169 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711456 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(171) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(171)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 171 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711456 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock_cdc.v(173) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock_cdc.v(173)" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 173 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock_cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock_cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock_cdc " "Found entity 1: ptp_clock_cdc" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711458 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(146) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(146)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711466 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(148) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(148)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711466 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(150) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(150)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711466 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract lib/ptp_clock.v(152) " "Unrecognized synthesis attribute \"shreg_extract\" at lib/ptp_clock.v(152)" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ptp_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ptp_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_clock " "Found entity 1: ptp_clock" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/oddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/oddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711472 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(87) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(87)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/mii_phy_if.v" 87 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711479 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB lib/mii_phy_if.v(89) " "Unrecognized synthesis attribute \"IOB\" at lib/mii_phy_if.v(89)" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/mii_phy_if.v" 89 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/mii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/mii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 mii_phy_if " "Found entity 1: mii_phy_if" {  } { { "lib/mii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/mii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lib/lfsr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_mux " "Found entity 1: ip_mux" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx_64 " "Found entity 1: ip_eth_tx_64" {  } { { "lib/ip_eth_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_eth_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "lib/ip_eth_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx_64 " "Found entity 1: ip_eth_rx_64" {  } { { "lib/ip_eth_rx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_eth_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "lib/ip_eth_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_demux " "Found entity 1: ip_demux" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete_64 " "Found entity 1: ip_complete_64" {  } { { "lib/ip_complete_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_complete_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "lib/ip_complete.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_64 " "Found entity 1: ip_64" {  } { { "lib/ip_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "lib/ip.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/iddr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/iddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "lib/iddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/iddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/gmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/gmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_phy_if " "Found entity 1: gmii_phy_if" {  } { { "lib/gmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/gmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711605 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(109) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(109)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_tx_if.v" 109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711611 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_tx_if.v(111) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_tx_if.v(111)" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_tx_if.v" 111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx_if " "Found entity 1: eth_phy_10g_tx_if" {  } { { "lib/eth_phy_10g_tx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_tx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_tx " "Found entity 1: eth_phy_10g_tx" {  } { { "lib/eth_phy_10g_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_watchdog " "Found entity 1: eth_phy_10g_rx_watchdog" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_watchdog.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711625 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(113) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(113)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_if.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_phy_10g_rx_if.v(115) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_phy_10g_rx_if.v(115)" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_if.v" 115 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_if " "Found entity 1: eth_phy_10g_rx_if" {  } { { "lib/eth_phy_10g_rx_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_frame_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_frame_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_frame_sync " "Found entity 1: eth_phy_10g_rx_frame_sync" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_frame_sync.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx_ber_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_ber_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx_ber_mon " "Found entity 1: eth_phy_10g_rx_ber_mon" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_ber_mon.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g_rx " "Found entity 1: eth_phy_10g_rx" {  } { { "lib/eth_phy_10g_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_phy_10g " "Found entity 1: eth_phy_10g" {  } { { "lib/eth_phy_10g.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mux " "Found entity 1: eth_mux" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_tx " "Found entity 1: eth_mac_phy_10g_tx" {  } { { "lib/eth_mac_phy_10g_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_phy_10g_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_rx " "Found entity 1: eth_mac_phy_10g_rx" {  } { { "lib/eth_mac_phy_10g_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_phy_10g_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g_fifo " "Found entity 1: eth_mac_phy_10g_fifo" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_phy_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_phy_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_phy_10g " "Found entity 1: eth_mac_phy_10g" {  } { { "lib/eth_mac_phy_10g.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_phy_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii_fifo " "Found entity 1: eth_mac_mii_fifo" {  } { { "lib/eth_mac_mii_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_mii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_mii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_mii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_mii " "Found entity 1: eth_mac_mii" {  } { { "lib/eth_mac_mii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_mii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g_fifo " "Found entity 1: eth_mac_10g_fifo" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_10g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_10g " "Found entity 1: eth_mac_10g" {  } { { "lib/eth_mac_10g.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_10g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711733 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(112)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711742 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(119)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711742 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_rgmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_rgmii.v(133)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii_fifo " "Found entity 1: eth_mac_1g_gmii_fifo" {  } { { "lib/eth_mac_1g_gmii_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_gmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711753 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(112)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_gmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(119)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_gmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style lib/eth_mac_1g_gmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at lib/eth_mac_1g_gmii.v(133)" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_gmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_gmii " "Found entity 1: eth_mac_1g_gmii" {  } { { "lib/eth_mac_1g_gmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_gmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_fifo " "Found entity 1: eth_mac_1g_fifo" {  } { { "lib/eth_mac_1g_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_mac_1g.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_mac_1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "lib/eth_mac_1g.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_demux " "Found entity 1: eth_demux" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_demux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_axis_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_axis_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/eth_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/eth_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_64 " "Found entity 1: axis_xgmii_tx_64" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_tx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_tx_32 " "Found entity 1: axis_xgmii_tx_32" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_64.v(97) " "Verilog HDL Declaration information at axis_xgmii_rx_64.v(97): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_rx_64.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446711841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_64 " "Found entity 1: axis_xgmii_rx_64" {  } { { "lib/axis_xgmii_rx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XGMII_TERM xgmii_term axis_xgmii_rx_32.v(95) " "Verilog HDL Declaration information at axis_xgmii_rx_32.v(95): object \"XGMII_TERM\" differs only in case from object \"xgmii_term\" in the same scope" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_rx_32.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682446711847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_xgmii_rx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_xgmii_rx_32 " "Found entity 1: axis_xgmii_rx_32" {  } { { "lib/axis_xgmii_rx_32.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_rx_32.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_gmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_gmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert_64 " "Found entity 1: axis_eth_fcs_insert_64" {  } { { "lib/axis_eth_fcs_insert_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_eth_fcs_insert_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_insert.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_insert " "Found entity 1: axis_eth_fcs_insert" {  } { { "lib/axis_eth_fcs_insert.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_eth_fcs_insert.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check_64 " "Found entity 1: axis_eth_fcs_check_64" {  } { { "lib/axis_eth_fcs_check_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_eth_fcs_check_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs_check " "Found entity 1: axis_eth_fcs_check" {  } { { "lib/axis_eth_fcs_check.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_eth_fcs_check.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_eth_fcs.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_eth_fcs " "Found entity 1: axis_eth_fcs" {  } { { "lib/axis_eth_fcs.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_eth_fcs.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_tx_64 " "Found entity 1: axis_baser_tx_64" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_baser_tx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/axis_baser_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/axis_baser_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_baser_rx_64 " "Found entity 1: axis_baser_rx_64" {  } { { "lib/axis_baser_rx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_baser_rx_64.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "lib/arp_cache.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_cache.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "lib/arp.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "sync_signal.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "debounce_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplldram.v 1 1 " "Found 1 design units, including 1 entities, in source file altplldram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldram " "Found entity 1: altplldram" {  } { { "altplldram.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/altplldram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446711970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446711970 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711997 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(48) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/priority_encoder.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/priority_encoder.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711997 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(116) " "Verilog HDL Parameter Declaration warning at axis_switch.v(116): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_switch.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711999 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(117) " "Verilog HDL Parameter Declaration warning at axis_switch.v(117): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_switch.v" 117 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711999 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(119) " "Verilog HDL Parameter Declaration warning at axis_switch.v(119): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_switch.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711999 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_switch axis_switch.v(120) " "Verilog HDL Parameter Declaration warning at axis_switch.v(120): Parameter Declaration in module \"axis_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_switch.v" 120 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446711999 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(144) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(144): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(145) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(145): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(147) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(147): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 147 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(148) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(148): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 148 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(151) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(151): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 151 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(152) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(152): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 152 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(155) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(155): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 155 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(156) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(156): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 156 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(158) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(158): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 158 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(159) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(159): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 159 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(161) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(161): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 161 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(162) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(162): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 162 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(163) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(163): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 163 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(164) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(164): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 164 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(165) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(165): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 165 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(167) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(167): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 167 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(168) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(168): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 168 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_ram_switch axis_ram_switch.v(170) " "Verilog HDL Parameter Declaration warning at axis_ram_switch.v(170): Parameter Declaration in module \"axis_ram_switch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_ram_switch.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_ram_switch.v" 170 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712005 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(93) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(94) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(94): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(97) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(97): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(98) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(98): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(100) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(100): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712006 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(102) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(102): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(103) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(103): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(105) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(105): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(106) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(106): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(108) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(108): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(109) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(109): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_adapter.v" 109 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712007 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_pipeline_fifo axis_pipeline_fifo.v(88) " "Verilog HDL Parameter Declaration warning at axis_pipeline_fifo.v(88): Parameter Declaration in module \"axis_pipeline_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_pipeline_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_pipeline_fifo.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712013 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_mux axis_mux.v(92) " "Verilog HDL Parameter Declaration warning at axis_mux.v(92): Parameter Declaration in module \"axis_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712014 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(121) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(121): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 121 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712018 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(123) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(123): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo.v" 123 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712019 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(78) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(78): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_join.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712020 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(80) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(80): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_join.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712020 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_frame_join axis_frame_join.v(81) " "Verilog HDL Parameter Declaration warning at axis_frame_join.v(81): Parameter Declaration in module \"axis_frame_join\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_frame_join.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_frame_join.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712020 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(127) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(127): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(128): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(131): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(132): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(134) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(134): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 134 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(136): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo_adapter axis_fifo_adapter.v(137) " "Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(137): Parameter Declaration in module \"axis_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_fifo_adapter.v" 137 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(97) " "Verilog HDL Parameter Declaration warning at axis_demux.v(97): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_demux.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_demux axis_demux.v(99) " "Verilog HDL Parameter Declaration warning at axis_demux.v(99): Parameter Declaration in module \"axis_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_demux.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_crosspoint axis_crosspoint.v(93) " "Verilog HDL Parameter Declaration warning at axis_crosspoint.v(93): Parameter Declaration in module \"axis_crosspoint\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_crosspoint.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_crosspoint.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712022 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_broadcast axis_broadcast.v(88) " "Verilog HDL Parameter Declaration warning at axis_broadcast.v(88): Parameter Declaration in module \"axis_broadcast\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_broadcast.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_broadcast.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(131) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 131 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(135) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 135 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(136) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(136): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 136 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(138) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(140) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(140): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 140 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(141) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(141): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo_adapter.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 141 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712025 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(125) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(125): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712026 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(127) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(127): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712026 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(96) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(96): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_arb_mux.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712028 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_arb_mux axis_arb_mux.v(98) " "Verilog HDL Parameter Declaration warning at axis_arb_mux.v(98): Parameter Declaration in module \"axis_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "axis/axis_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_arb_mux.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712028 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_mux udp_mux.v(126) " "Verilog HDL Parameter Declaration warning at udp_mux.v(126): Parameter Declaration in module \"udp_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_mux.v" 126 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712033 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_demux udp_demux.v(127) " "Verilog HDL Parameter Declaration warning at udp_demux.v(127): Parameter Declaration in module \"udp_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_demux.v" 127 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712038 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(116) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_arb_mux.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712040 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(90) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_arb_mux.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712042 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712047 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712048 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_rx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712048 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712050 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712050 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/arp_eth_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/arp_eth_tx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712050 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(355) " "Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/lfsr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/lfsr.v" 355 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712054 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen_64 udp_checksum_gen_64.v(145) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen_64.v(145): Parameter Declaration in module \"udp_checksum_gen_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_checksum_gen_64.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(143) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_checksum_gen.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_checksum_gen.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712064 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_arb_mux udp_arb_mux.v(124) " "Verilog HDL Parameter Declaration warning at udp_arb_mux.v(124): Parameter Declaration in module \"udp_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/udp_arb_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/udp_arb_mux.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712066 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(81) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(81): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(83) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(83): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(84) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(84): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(86) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(86): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(87) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(87): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(89) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(89): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(90) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(90): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712070 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock_cdc ptp_clock_cdc.v(519) " "Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(519): Parameter Declaration in module \"ptp_clock_cdc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock_cdc.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock_cdc.v" 519 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712071 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ptp_clock ptp_clock.v(97) " "Verilog HDL Parameter Declaration warning at ptp_clock.v(97): Parameter Declaration in module \"ptp_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ptp_clock.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ptp_clock.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712073 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_mux ip_mux.v(118) " "Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module \"ip_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_mux.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_demux ip_demux.v(119) " "Verilog HDL Parameter Declaration warning at ip_demux.v(119): Parameter Declaration in module \"ip_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/ip_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ip_demux.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712076 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_watchdog eth_phy_10g_rx_watchdog.v(71) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_watchdog.v(71): Parameter Declaration in module \"eth_phy_10g_rx_watchdog\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_watchdog.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_watchdog.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712077 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(56) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(56): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_frame_sync.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712078 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_frame_sync eth_phy_10g_rx_frame_sync.v(57) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(57): Parameter Declaration in module \"eth_phy_10g_rx_frame_sync\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_frame_sync.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_frame_sync.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712078 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_phy_10g_rx_ber_mon eth_phy_10g_rx_ber_mon.v(62) " "Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_ber_mon.v(62): Parameter Declaration in module \"eth_phy_10g_rx_ber_mon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_phy_10g_rx_ber_mon.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_phy_10g_rx_ber_mon.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712078 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mux eth_mux.v(92) " "Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module \"eth_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712078 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(90): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_baser_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712079 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_baser_tx_64 axis_baser_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(91): Parameter Declaration in module \"axis_baser_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_baser_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_baser_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712079 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_phy_10g_fifo eth_mac_phy_10g_fifo.v(154) " "Verilog HDL Parameter Declaration warning at eth_mac_phy_10g_fifo.v(154): Parameter Declaration in module \"eth_mac_phy_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_phy_10g_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_phy_10g_fifo.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_gmii_tx axis_gmii_tx.v(91) " "Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(91): Parameter Declaration in module \"axis_gmii_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712088 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_10g_fifo eth_mac_10g_fifo.v(138) " "Verilog HDL Parameter Declaration warning at eth_mac_10g_fifo.v(138): Parameter Declaration in module \"eth_mac_10g_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_mac_10g_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_10g_fifo.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712089 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(90) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(90): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_64.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_64 axis_xgmii_tx_64.v(91) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(91): Parameter Declaration in module \"axis_xgmii_tx_64\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_64.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_64.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712092 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(88) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(88): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_32.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712096 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_xgmii_tx_32 axis_xgmii_tx_32.v(89) " "Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(89): Parameter Declaration in module \"axis_xgmii_tx_32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/axis_xgmii_tx_32.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_xgmii_tx_32.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712096 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_demux eth_demux.v(93) " "Verilog HDL Parameter Declaration warning at eth_demux.v(93): Parameter Declaration in module \"eth_demux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_demux.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_demux.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712100 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712101 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712101 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(83) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712101 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712102 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712102 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(84) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lib/eth_axis_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_axis_rx.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682446712103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682446712347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "fpga.v" "altpll_component" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712431 ""}  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446712431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_chi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_chi2 " "Found entity 1: altpll_chi2" {  } { { "db/altpll_chi2.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/altpll_chi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446712496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446712496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_chi2 altpll:altpll_component\|altpll_chi2:auto_generated " "Elaborating entity \"altpll_chi2\" for hierarchy \"altpll:altpll_component\|altpll_chi2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reset sync_reset:sync_reset_inst " "Elaborating entity \"sync_reset\" for hierarchy \"sync_reset:sync_reset_inst\"" {  } { { "fpga.v" "sync_reset_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switch debounce_switch:debounce_switch_inst " "Elaborating entity \"debounce_switch\" for hierarchy \"debounce_switch:debounce_switch_inst\"" {  } { { "fpga.v" "debounce_switch_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_core fpga_core:core_inst " "Elaborating entity \"fpga_core\" for hierarchy \"fpga_core:core_inst\"" {  } { { "fpga.v" "core_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712531 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dns0_valid fpga_core.v(242) " "Verilog HDL warning at fpga_core.v(242): object dns0_valid used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 242 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712537 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dns0_ready fpga_core.v(243) " "Verilog HDL warning at fpga_core.v(243): object dns0_ready used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 243 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712537 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "parser_valid fpga_core.v(252) " "Verilog HDL warning at fpga_core.v(252): object parser_valid used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 252 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712538 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "parser_ready fpga_core.v(253) " "Verilog HDL warning at fpga_core.v(253): object parser_ready used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 253 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712538 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "storage_state fpga_core.v(341) " "Verilog HDL warning at fpga_core.v(341): object storage_state used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 341 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712542 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_valid fpga_core.v(344) " "Verilog HDL warning at fpga_core.v(344): object uart_valid used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 344 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712542 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_ready fpga_core.v(345) " "Verilog HDL warning at fpga_core.v(345): object uart_ready used but never assigned" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 345 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682446712542 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage_state 0 fpga_core.v(341) " "Net \"storage_state\" at fpga_core.v(341) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 341 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dns0_valid 0 fpga_core.v(242) " "Net \"dns0_valid\" at fpga_core.v(242) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 242 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dns0_ready 0 fpga_core.v(243) " "Net \"dns0_ready\" at fpga_core.v(243) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 243 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "parser_valid 0 fpga_core.v(252) " "Net \"parser_valid\" at fpga_core.v(252) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "parser_ready 0 fpga_core.v(253) " "Net \"parser_ready\" at fpga_core.v(253) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 253 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_valid 0 fpga_core.v(344) " "Net \"uart_valid\" at fpga_core.v(344) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_ready 0 fpga_core.v(345) " "Net \"uart_ready\" at fpga_core.v(345) has no driver or initial value, using a default initial value '0'" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 345 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg fpga_core.v(58) " "Output port \"ledg\" at fpga_core.v(58) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[11..7\] fpga_core.v(59) " "Output port \"ledr\[11..7\]\" at fpga_core.v(59) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[0\] fpga_core.v(59) " "Output port \"ledr\[0\]\" at fpga_core.v(59) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 fpga_core.v(60) " "Output port \"hex0\" at fpga_core.v(60) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 fpga_core.v(61) " "Output port \"hex1\" at fpga_core.v(61) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 fpga_core.v(62) " "Output port \"hex2\" at fpga_core.v(62) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 fpga_core.v(63) " "Output port \"hex3\" at fpga_core.v(63) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 fpga_core.v(64) " "Output port \"hex4\" at fpga_core.v(64) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 fpga_core.v(65) " "Output port \"hex5\" at fpga_core.v(65) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 fpga_core.v(66) " "Output port \"hex6\" at fpga_core.v(66) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 fpga_core.v(67) " "Output port \"hex7\" at fpga_core.v(67) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_addr fpga_core.v(96) " "Output port \"dram_addr\" at fpga_core.v(96) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_bank fpga_core.v(97) " "Output port \"dram_bank\" at fpga_core.v(97) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_dqm fpga_core.v(104) " "Output port \"dram_dqm\" at fpga_core.v(104) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712551 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_addr_i fpga_core.v(107) " "Output port \"ext_sdram_wb_addr_i\" at fpga_core.v(107) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_data_i fpga_core.v(108) " "Output port \"ext_sdram_wb_data_i\" at fpga_core.v(108) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_uart_data fpga_core.v(115) " "Output port \"ext_uart_data\" at fpga_core.v(115) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx fpga_core.v(92) " "Output port \"uart_tx\" at fpga_core.v(92) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cas_n fpga_core.v(98) " "Output port \"dram_cas_n\" at fpga_core.v(98) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_ras_n fpga_core.v(99) " "Output port \"dram_ras_n\" at fpga_core.v(99) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cke fpga_core.v(100) " "Output port \"dram_cke\" at fpga_core.v(100) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_clk fpga_core.v(101) " "Output port \"dram_clk\" at fpga_core.v(101) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_cs_n fpga_core.v(102) " "Output port \"dram_cs_n\" at fpga_core.v(102) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_we_n fpga_core.v(105) " "Output port \"dram_we_n\" at fpga_core.v(105) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_we_i fpga_core.v(110) " "Output port \"ext_sdram_wb_we_i\" at fpga_core.v(110) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_stb_i fpga_core.v(112) " "Output port \"ext_sdram_wb_stb_i\" at fpga_core.v(112) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_sdram_wb_cyc_i fpga_core.v(113) " "Output port \"ext_sdram_wb_cyc_i\" at fpga_core.v(113) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_uart_valid fpga_core.v(116) " "Output port \"ext_uart_valid\" at fpga_core.v(116) has no driver" {  } { { "fpga_core.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682446712552 "|fpga|fpga_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0 " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\"" {  } { { "fpga_core.v" "eth_mac_inst0" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga_core.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(150) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712600 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(153) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2)" {  } { { "lib/eth_mac_1g_rgmii.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712600 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(112) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682446712621 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(129) " "Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712622 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(144) " "Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6)" {  } { { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712622 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "lib/ssio_ddr_in.v" "data_iddr_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/ssio_ddr_in.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "altddio_in_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/iddr.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "lib/iddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/iddr.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712667 ""}  } { { "lib/iddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/iddr.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446712667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446712708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446712708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "clk_oddr_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712756 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446712756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446712798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446712798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "lib/rgmii_phy_if.v" "data_oddr_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "altddio_out_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "lib/oddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446712850 ""}  } { { "lib/oddr.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446712850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446712891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446712891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "lib/eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "lib/eth_mac_1g.v" "axis_gmii_rx_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(140) " "Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1)" {  } { { "lib/axis_gmii_rx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_rx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712922 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "lib/axis_gmii_rx.v" "eth_crc_8" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_tx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst " "Elaborating entity \"axis_gmii_tx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst\"" {  } { { "lib/eth_mac_1g.v" "axis_gmii_tx_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axis_gmii_tx.v(152) " "Verilog HDL assignment warning at axis_gmii_tx.v(152): truncated value with size 32 to match size of target (16)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(223) " "Verilog HDL assignment warning at axis_gmii_tx.v(223): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(239) " "Verilog HDL assignment warning at axis_gmii_tx.v(239): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(274) " "Verilog HDL assignment warning at axis_gmii_tx.v(274): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(312) " "Verilog HDL assignment warning at axis_gmii_tx.v(312): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 axis_gmii_tx.v(332) " "Verilog HDL assignment warning at axis_gmii_tx.v(332): truncated value with size 32 to match size of target (6)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(343) " "Verilog HDL assignment warning at axis_gmii_tx.v(343): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "axis_gmii_tx.v(345) " "Verilog HDL Case Statement warning at axis_gmii_tx.v(345): incomplete case statement has no default case item" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 345 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(364) " "Verilog HDL assignment warning at axis_gmii_tx.v(364): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axis_gmii_tx.v(386) " "Verilog HDL assignment warning at axis_gmii_tx.v(386): truncated value with size 32 to match size of target (8)" {  } { { "lib/axis_gmii_tx.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/axis_gmii_tx.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712943 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis/axis_async_fifo_adapter.v" "fifo_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(212) " "Verilog HDL or VHDL warning at axis_async_fifo.v(212): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682446712981 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(381) " "Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712982 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(395) " "Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712982 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(565) " "Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446712982 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\"" {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "axis/axis_async_fifo_adapter.v" "fifo_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo_adapter.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446712991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(212) " "Verilog HDL or VHDL warning at axis_async_fifo.v(212): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682446713001 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(381) " "Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446713001 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(395) " "Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446713001 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(565) " "Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13)" {  } { { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682446713001 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldram altplldram:altplldram_inst " "Elaborating entity \"altplldram\" for hierarchy \"altplldram:altplldram_inst\"" {  } { { "fpga.v" "altplldram_inst" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446713043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altplldram:altplldram_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altplldram:altplldram_inst\|altpll:altpll_component\"" {  } { { "altplldram.v" "altpll_component" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/altplldram.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446713080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altplldram:altplldram_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altplldram:altplldram_inst\|altpll:altpll_component\"" {  } { { "altplldram.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/altplldram.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446713091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altplldram:altplldram_inst\|altpll:altpll_component " "Instantiated megafunction \"altplldram:altplldram_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 133 " "Parameter \"clk1_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3133 " "Parameter \"clk1_phase_shift\" = \"-3133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altplldram " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altplldram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446713092 ""}  } { { "altplldram.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/altplldram.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446713092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altplldram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altplldram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldram_altpll " "Found entity 1: altplldram_altpll" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/altplldram_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446713130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446713130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldram_altpll altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated " "Elaborating entity \"altplldram_altpll\" for hierarchy \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446713131 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tdest rx_fifo 32 8 " "Port \"s_axis_tdest\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682446713243 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tid rx_fifo 32 8 " "Port \"s_axis_tid\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682446713243 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tkeep rx_fifo 32 1 " "Port \"s_axis_tkeep\" on the entity instantiation of \"rx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682446713243 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tdest tx_fifo 32 8 " "Port \"s_axis_tdest\" on the entity instantiation of \"tx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682446713243 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "s_axis_tid tx_fifo 32 8 " "Port \"s_axis_tid\" on the entity instantiation of \"tx_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "lib/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1682446713244 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 2 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "fpga.v" "altpll_component" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 208 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1682446713258 "|fpga|altpll:altpll_component"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"altplldram:altplldram_inst\|altpll:altpll_component\|altplldram_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/altplldram_altpll.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/altplldram_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "altplldram.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/altplldram.v" 108 0 0 } } { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 312 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446713419 "|fpga|altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682446713419 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682446713419 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682446714116 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1682446714116 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682446714586 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682446714586 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682446714586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446714643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst1\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446714643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40e1 " "Found entity 1: altsyncram_40e1" {  } { { "db/altsyncram_40e1.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/altsyncram_40e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446714685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446714685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446714738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst0\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682446714738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682446714738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6d1 " "Found entity 1: altsyncram_k6d1" {  } { { "db/altsyncram_k6d1.tdf" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/db/altsyncram_k6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682446714775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446714775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682446715030 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682446715112 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682446715112 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "axis/sync_reset.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/sync_reset.v" 55 -1 0 } } { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 248 -1 0 } } { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 198 -1 0 } } { "axis/axis_async_fifo.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/axis/axis_async_fifo.v" 204 -1 0 } } { "lib/rgmii_phy_if.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/lib/rgmii_phy_if.v" 259 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682446715121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682446715121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682446715679 "|fpga|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682446715679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682446715793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682446716724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.map.smsg " "Generated suppressed messages file C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446716894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682446717472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682446717472 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "2 " "Ignored 2 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fpga_core:core_inst\|rx_udp0_eth_src_mac " "Ignored Virtual Pin assignment to \"fpga_core:core_inst\|rx_udp0_eth_src_mac\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1682446717608 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fpga_core:core_inst\|rx_udp0_dest_port " "Ignored Virtual Pin assignment to \"fpga_core:core_inst\|rx_udp0_dest_port\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1682446717608 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1682446717608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "fpga.v" "" { Text "C:/Users/hlee0/Documents/verilog-ethernet-master/fpga.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682446717699 "|fpga|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682446717699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2250 " "Implemented 2250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682446717701 ""} { "Info" "ICUT_CUT_TM_OPINS" "159 " "Implemented 159 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682446717701 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682446717701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1972 " "Implemented 1972 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682446717701 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682446717701 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682446717701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682446717701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 464 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 464 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682446717755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 14:18:37 2023 " "Processing ended: Tue Apr 25 14:18:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682446717755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682446717755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682446717755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682446717755 ""}
