脈波寬度數位轉換器
Cycle Time to Digital Converter
在這篇論文中，高解析度高轉換率的兩級脈波寬度數位轉換器(Cycle Time to Digital Converter)在此提出。在此電路中主要包含多相位偵測器(Multi-Phase Sampler)與游標尺延遲線偵測器(Vernier Delay Line Sampler)的連接與非同步的讀出電路。利用延遲鎖相迴路(Delay Locked Loop)提高電路的穩定度，使解析度不會受到製程(Process)、電壓(Voltage)與溫度(Temperature)變化的影響。在雙重鎖相迴路(Dual DLL)提供穩定的電壓下，脈波寬度數位轉換器的動態範圍為8 bits且在解析度為23ps時可以達到83.3MEvents sec的轉換率(Conversion Rate)。而微分非線性誤差(Differential Nonlinearity)為± 0.34 LSB (23ps)與積分非線性誤差(Integral Nonlinearity)為± 0.33 LSB。晶片的製作是利用台積電CMOS 0.18-um製程所製作，整個晶片的面積總共1185 1165 um2，電路工作電壓為1.8-V，總共的功率消耗為87.7-mW。
In this work, a high resolution and high conversion rate two-level cycle time to digital converter circuit is presented. The technique is based on a multi-phase sampler and Vernier delay line (VDL) sampler used in conjunction with a synchronous read-out circuitry. The delay-locked loop (DLL) is used to stabilize the resolution against process, voltage, and temperature (PVT) variations and ambient condition. The CDC contains 8 bits dynamic range, achieves 83.3 MEvents sec conversion rate and 23-ps resolution, stabilized by the Dual DLL. The differential nonlinearity (DNL) is less than ± 0.34 LSB (23 ps). The integral nonlinearity (INL) is ± 0.33 LSB. A test chip is design and fabricated in 0.18um CMOS single-poly six-metal process. The area is 1185 1165 um2. It consumes – 87.7-mW at 1.8V.
