# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0" \
"../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../try_receiver_1.gen/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../try_receiver_1.gen/sources_1/ip/vio_0/sim/vio_0.v" \

sv xil_defaultlib  --include "../../../../try_receiver_1.gen/sources_1/ip/clk_wiz_0" \
"../../../../try_receiver_1.srcs/sources_1/imports/receiver/seven_segment_drive.sv" \
"../../../../try_receiver_1.srcs/sources_1/imports/receiver/uart_rx_complete.sv" \
"../../../../try_receiver_1.srcs/sources_1/imports/receiver/Rtop_controller.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
