Classic Timing Analyzer report for testbench
Sun Jan 26 23:20:59 2025
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.560 ns   ; SW[17] ; LEDG[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 11.560 ns       ; SW[17] ; LEDG[2]  ;
; N/A   ; None              ; 11.429 ns       ; SW[17] ; LEDG[3]  ;
; N/A   ; None              ; 11.429 ns       ; SW[17] ; LEDG[0]  ;
; N/A   ; None              ; 11.415 ns       ; SW[17] ; LEDG[1]  ;
; N/A   ; None              ; 11.135 ns       ; SW[16] ; LEDG[1]  ;
; N/A   ; None              ; 11.088 ns       ; SW[16] ; LEDG[2]  ;
; N/A   ; None              ; 10.966 ns       ; SW[16] ; LEDG[0]  ;
; N/A   ; None              ; 10.946 ns       ; SW[16] ; LEDG[3]  ;
; N/A   ; None              ; 9.481 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.454 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.304 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.268 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.074 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 7.717 ns        ; SW[8]  ; LEDG[0]  ;
; N/A   ; None              ; 7.513 ns        ; SW[11] ; LEDG[3]  ;
; N/A   ; None              ; 7.460 ns        ; SW[9]  ; LEDG[1]  ;
; N/A   ; None              ; 7.372 ns        ; SW[10] ; LEDG[2]  ;
; N/A   ; None              ; 6.976 ns        ; SW[7]  ; LEDG[3]  ;
; N/A   ; None              ; 6.883 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.756 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.695 ns        ; SW[1]  ; LEDG[1]  ;
; N/A   ; None              ; 6.593 ns        ; SW[2]  ; LEDG[2]  ;
; N/A   ; None              ; 6.523 ns        ; SW[0]  ; LEDG[0]  ;
; N/A   ; None              ; 6.312 ns        ; SW[3]  ; LEDG[3]  ;
; N/A   ; None              ; 6.097 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.096 ns        ; SW[4]  ; LEDG[0]  ;
; N/A   ; None              ; 5.922 ns        ; SW[5]  ; LEDG[1]  ;
; N/A   ; None              ; 5.879 ns        ; SW[6]  ; LEDG[2]  ;
; N/A   ; None              ; 5.547 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.363 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.344 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.334 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.317 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.220 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.137 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.089 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 4.958 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 4.848 ns        ; SW[1]  ; LEDR[1]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Jan 26 23:20:59 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off testbench -c testbench --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "SW[17]" to destination pin "LEDG[2]" is 11.560 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V2; Fanout = 9; PIN Node = 'SW[17]'
    Info: 2: + IC(6.522 ns) + CELL(0.419 ns) = 7.763 ns; Loc. = LCCOMB_X56_Y1_N8; Fanout = 1; COMB Node = 'mux3to1_main:DUT|out[2]~100'
    Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 8.286 ns; Loc. = LCCOMB_X56_Y1_N18; Fanout = 1; COMB Node = 'mux3to1_main:DUT|out[2]~101'
    Info: 4: + IC(0.786 ns) + CELL(2.488 ns) = 11.560 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG[2]'
    Info: Total cell delay = 4.004 ns ( 34.64 % )
    Info: Total interconnect delay = 7.556 ns ( 65.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Sun Jan 26 23:21:00 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


