{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635384724783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635384724783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 21:31:54 2021 " "Processing started: Wed Oct 27 21:31:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635384724783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384724783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384724783 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1635384725298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TEST_IMAGE test_image lab2_tb.sv(106) " "Verilog HDL Declaration information at lab2_tb.sv(106): object \"TEST_IMAGE\" differs only in case from object \"test_image\" in the same scope" {  } { { "lab2_tb.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2_tb.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635384731113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_tb " "Found entity 1: lab2_tb" {  } { { "lab2_tb.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635384731115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384731115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" lab2.sv(212) " "Verilog HDL syntax error at lab2.sv(212) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1635384731118 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "multstyle \"dsp\" lab2.sv(212) " "Verilog HDL Attribute warning at lab2.sv(212): synthesis attribute \"multstyle\" with value \"\"dsp\"\" has no object and is ignored" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 212 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1635384731119 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult8x8 lab2.sv(212) " "Ignored design unit \"mult8x8\" at lab2.sv(212) due to previous errors" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 212 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1635384731120 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "addr32p32 lab2.sv(235) " "Ignored design unit \"addr32p32\" at lab2.sv(235) due to previous errors" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 235 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1635384731120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 0 0 " "Found 0 design units, including 0 entities, in source file lab2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384731120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384731138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635384731183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 27 21:32:11 2021 " "Processing ended: Wed Oct 27 21:32:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635384731183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635384731183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635384731183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384731183 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384731796 ""}
