XILINX_DMA_DMASR_DLY_CNT_IRQ	,	V_139
of_match_node	,	F_128
xilinx_cdma_free_tx_segment	,	F_24
xilinx_vdma_free_tx_segment	,	F_25
"xlnx,datawidth"	,	L_32
stride	,	V_108
upper_32_bits	,	F_17
XDMA_TYPE_CDMA	,	V_41
list_splice_tail_init	,	F_66
to_xilinx_chan	,	F_38
cyclic_seg_v	,	V_53
dev	,	V_51
dma_ctrl_read	,	F_6
dchan	,	V_50
async_tx_ack	,	F_89
XILINX_DMA_DMASR_ALL_ERR_MASK	,	V_136
unlikely	,	F_82
for_each_sg	,	F_92
XILINX_DMA_DMASR_FRM_CNT_IRQ	,	V_140
DMA_PRIVATE	,	V_264
XILINX_DMA_DMACR_MASTER_SHIFT	,	V_200
delay	,	V_202
size	,	V_156
XILINX_DMA_BD_VSIZE_MASK	,	V_190
XILINX_DMA_DMACR_FRAME_COUNT_MAX	,	V_203
of_node	,	V_251
"missing xlnx,addrwidth property\n"	,	L_52
xilinx_dma_free_desc_list	,	F_33
XDMA_TYPE_AXIDMA	,	V_52
IRQ_NONE	,	V_133
free_irq	,	F_101
"m_axi_s2mm_aclk"	,	L_16
dma_set_mask	,	F_131
GFP_ATOMIC	,	V_25
frame_size	,	V_157
xilinx_dma_terminate_all	,	F_98
XILINX_DMA_DMACR_FSYNCSRC_SHIFT	,	V_209
XILINX_DMA_DMASR_ERR_IRQ	,	V_134
of_property_read_u32	,	F_116
app_w	,	V_175
ext_addr	,	V_14
xilinx_cdma_start_transfer	,	F_67
cdma_next	,	V_34
EBUSY	,	V_148
"Inter-packet latency too long\n"	,	L_11
XILINX_DMA_PARK_PTR_RD_REF_SHIFT	,	V_99
tx_clk	,	V_215
set	,	V_10
cfg	,	V_193
i	,	V_103
irq	,	V_132
xilinx_dma_do_tasklet	,	F_44
dma_async_device_register	,	F_136
fls	,	F_117
dma_write	,	F_3
ioread32	,	F_2
of_property_read_bool	,	F_115
period_len	,	V_19
XILINX_DMA_FLUSH_MM2S	,	V_236
config	,	V_84
platform_device	,	V_211
xilinx_dma_complete_descriptor	,	F_73
XILINX_DMA_DMACR_RUNSTOP	,	V_78
dma_writeq	,	F_12
"xilinx_dma_desc_pool"	,	L_2
dev_dbg	,	F_39
axidma_clk_init	,	F_103
dir	,	V_153
dma_dst	,	V_166
dma_read	,	F_1
reg	,	V_3
xilinx_dma_free_chan_resources	,	F_37
xilinx_dma_alloc_chan_resources	,	F_45
XILINX_DMA_CR_COALESCE_SHIFT	,	V_115
sgl	,	V_155
xilinx_dma_remove	,	F_140
ret	,	V_70
xilinx_dma_reset	,	F_75
frm_dly	,	V_162
xdev	,	V_4
dma_pool_create	,	F_46
iowrite32	,	F_4
XILINX_DMA_MCRX_CDESC	,	F_70
XILINX_DMA_DMACR_FRAME_COUNT_SHIFT	,	V_204
XILINX_DMA_BD_TDEST_MASK	,	V_187
vdma_desc_write_64	,	F_10
list	,	V_43
ext_fsync	,	V_208
XILINX_DMA_NUM_APP_WORDS	,	V_179
spin_unlock_irqrestore	,	F_36
XILINX_DMA_REG_PARK_PTR	,	V_98
dma_async_tx_descriptor	,	V_146
dst_start	,	V_164
dma_pool_destroy	,	F_40
copy_align	,	V_232
sg_dma_address	,	F_95
XILINX_DMA_REG_VSIZE	,	V_109
"xlnx,axi-vdma-mm2s-channel"	,	L_34
platform_get_resource	,	F_129
dma_cookie_status	,	F_51
XILINX_VDMA_REG_START_ADDRESS	,	F_64
"Xilinx AXI VDMA Engine Driver Probed!!\n"	,	L_54
XILINX_DMA_DMACR_GENLOCK_EN	,	V_199
"Unable to register DMA to DT\n"	,	L_53
child	,	V_252
dma_cookie_complete	,	F_74
dma_pool_zalloc	,	F_19
tasklet_init	,	F_121
"xlnx,axi-dma-s2mm-channel"	,	L_38
txs_clk	,	V_225
xilinx_dma_chan_probe	,	F_112
list_del	,	F_31
xilinx_dma_prep_dma_cyclic	,	F_96
xilinx_dma_chan	,	V_1
num_frames	,	V_256
cdma_segment	,	V_33
next_desc	,	V_125
"Reset channel failed\n"	,	L_42
err_disable_axiclk	,	V_219
dma_tx_state	,	V_68
cap_mask	,	V_263
device_prep_interleaved_dma	,	V_273
XILINX_DMA_FLUSH_BOTH	,	V_235
spin_unlock	,	F_79
"reset timeout, cr %x, sr %x\n"	,	L_9
xilinx_dma_free_tx_segment	,	F_22
DMA_BIT_MASK	,	F_132
residue	,	V_71
XILINX_DMA_DMASR_HALTED	,	V_77
XILINX_DMA_REG_HSIZE	,	V_105
xilinx_write	,	F_14
src_start	,	V_165
axidma_next	,	V_36
"xlnx,mcdma"	,	L_46
dma_cookie_assign	,	F_85
head_segment	,	V_183
append	,	V_145
xilinx_axidma_tx_segment	,	V_27
ENOMEM	,	V_61
xilinx_dma_poll_timeout	,	F_58
XILINX_VDMA_S2MM_DESC_OFFSET	,	V_240
dev_clk	,	V_222
hw	,	V_16
xilinx_axidma_alloc_tx_segment	,	F_21
park_frm	,	V_94
tmp	,	V_129
of_device_is_compatible	,	F_118
list_replace_init	,	F_69
context	,	V_174
lock	,	V_45
id	,	V_60
"xlnx,genlock-mode"	,	L_31
XILINX_DMA_MAX_TRANS_LEN	,	V_75
has_sg	,	V_64
rxs_clk	,	V_226
clk	,	V_213
chan_id	,	V_229
residue_granularity	,	V_274
list_for_each_entry_safe	,	F_30
cookie	,	V_67
io	,	V_255
clr	,	V_9
done_list	,	V_47
"dma-channels"	,	L_43
"failed to get axi_clk (%u)\n"	,	L_22
IRQ_HANDLED	,	V_142
flush_on_fsync	,	V_138
XILINX_DMA_REG_TAILDESC	,	V_101
XDMA_TYPE_VDMA	,	V_39
status	,	V_74
xilinx_dma_child_probe	,	F_122
xilinx_dma_tx_submit	,	F_83
xilinx_dma_issue_pending	,	F_72
of_dma_data	,	V_250
"failed to enable dev_clk (%u)\n"	,	L_25
list_add_tail	,	F_65
"failed to enable sg_clk (%u)\n"	,	L_21
dmatype	,	V_38
segments	,	V_31
tmp_clk	,	V_218
xilinx_dma_is_idle	,	F_56
desc_pool	,	V_24
XILINX_DMA_REG_DMASR	,	V_76
xilinx_vdma_start_transfer	,	F_60
err	,	V_80
desc_submitcount	,	V_104
XILINX_CDMA_REG_SRCADDR	,	V_117
"Invalid channel compatible node\n"	,	L_39
DMA_DEV_TO_MEM	,	V_237
XILINX_DMA_REG_FRMDLY_STRIDE	,	V_107
"Channel %p has errors %x, cdr %x tdr %x\n"	,	L_10
dma_set_residue	,	F_54
hsize	,	V_106
seg_v	,	V_54
size_t	,	T_4
value_lsb	,	V_11
mcdma	,	V_124
XILINX_DMA_DMACR_RESET	,	V_130
ofdma	,	V_249
pdev	,	V_212
numf	,	V_154
u32	,	T_1
cdma_tail_segment	,	V_144
XILINX_DMA_FLUSH_S2MM	,	V_241
tasklet_schedule	,	F_80
xilinx_vdma_dma_prep_interleaved	,	F_86
xilinx_axidma_buf	,	F_15
of_dma	,	V_248
XILINX_DMA_BD_VSIZE_SHIFT	,	V_189
xilinx_dma_of_ids	,	V_260
XILINX_DMA_COALESCE_MAX	,	V_113
"failed to enable tx_clk (%u)\n"	,	L_19
dma_ctrl_clr	,	F_8
spin_lock_irqsave	,	F_35
dma_cookie_init	,	F_49
irq_of_parse_and_map	,	F_119
"m_axi_mm2s_aclk"	,	L_15
list_for_each_entry	,	F_53
errors	,	V_135
DMA_SLAVE	,	V_262
platform_set_drvdata	,	F_134
devm_kzalloc	,	F_113
"Cannot stop channel %p: %x\n"	,	L_6
np	,	V_253
platform_get_drvdata	,	F_141
XILINX_DMA_DMACR_DELAY_SHIFT	,	V_206
XILINX_DMA_MM2S_CTRL_OFFSET	,	V_233
"xlnx,include-sg"	,	L_45
of_dma_controller_free	,	F_142
list_last_entry	,	F_52
ctrl_reg	,	V_112
value_msb	,	V_12
dma_async_tx_callback	,	T_5
"missing xlnx,flush-fsync property\n"	,	L_50
dma_cap_set	,	F_133
xilinx_dma_chan_handle_cyclic	,	F_41
direction	,	V_96
src_addr_msb	,	V_169
"xlnx,num-fstores"	,	L_47
__alignof__	,	F_47
writel	,	F_11
"failed to get dev_clk (%u)\n"	,	L_24
dev_warn	,	F_123
control	,	V_73
sg_dma_len	,	F_93
master	,	V_197
xilinx_dma_chan_remove	,	F_100
DMA_RESIDUE_GRANULARITY_SEGMENT	,	V_275
XILINX_DMA_DMASR_IDLE	,	V_79
u64	,	T_2
xilinx_dma_is_running	,	F_55
xilinx_dma_halt	,	F_57
DMA_MEMCPY	,	V_276
callback	,	V_55
XILINX_CDMA_REG_DSTADDR	,	V_119
dma_ctrl_write	,	F_7
IS_ERR	,	F_105
start_transfer	,	V_128
spin_lock_init	,	F_114
dma_addr_t	,	T_3
XILINX_DMA_DMACR_FRAMECNT_EN	,	V_89
prev	,	V_151
is_slave_direction	,	F_87
num_periods	,	V_184
len	,	V_168
XILINX_DMA_MCRX_TDESC	,	F_71
to_dma_tx_descriptor	,	F_84
DMA_MEM_TO_DEV	,	V_97
xilinx_vdma_tx_segment	,	V_21
tail_segment	,	V_86
addr_width	,	V_257
app	,	V_178
"xlnx,addrwidth"	,	L_51
tasklet	,	V_141
nr_channels	,	V_238
request_irq	,	F_120
dest_addr_msb	,	V_170
DMA_COMPLETE	,	V_72
node	,	V_40
vdma_desc_write	,	F_5
"xlnx,axi-vdma-s2mm-channel"	,	L_37
dest_addr	,	V_120
axidma_tail_segment	,	V_143
GFP_KERNEL	,	V_30
device	,	V_244
dma_async_device_unregister	,	F_138
"missing xlnx,datawidth property\n"	,	L_33
device_prep_dma_cyclic	,	V_272
xilinx_dma_chan_reset	,	F_76
XILINX_DMA_CR_CYCLIC_BD_EN_MASK	,	V_185
device_node	,	V_210
xilinx_vdma_channel_set_config	,	F_99
XILINX_DMA_CR_COALESCE_MAX	,	V_114
dma_spec	,	V_247
xilinx_cdma_alloc_tx_segment	,	F_20
device_issue_pending	,	V_269
of_dma_controller_register	,	F_137
sg	,	V_176
tail_desc	,	V_85
of_phandle_args	,	V_246
xilinx_cdma_prep_memcpy	,	F_90
XILINX_DMA_S2MM_CTRL_OFFSET	,	V_239
xilinx_vdma_config	,	V_83
scatterlist	,	V_171
devm_ioremap_resource	,	F_130
"xilinx_vdma_desc_pool"	,	L_4
sg_used	,	V_18
src_addr	,	V_118
xilinx_dma_probe	,	F_126
regs	,	V_5
xilinx_cdma_tx_segment	,	V_26
"unable to request IRQ %d\n"	,	L_41
tasklet_kill	,	F_102
xilinx_dma_start_transfer	,	F_68
xilinx_dma_free_descriptors	,	F_34
append_desc_queue	,	F_81
tx	,	V_147
icg	,	V_160
mcdma_control	,	V_186
INIT_LIST_HEAD	,	F_28
"failed to enable txs_clk (%u)\n"	,	L_28
err_disable_rxclk	,	V_221
"xlnx,axi-dma-mm2s-channel"	,	L_35
"xilinx_cdma_desc_pool"	,	L_3
segment	,	V_22
XILINX_CDMA_CR_SGMODE	,	V_65
XILINX_DMA_BD_EOP	,	V_181
sg_clk	,	V_217
last	,	V_102
xilinx_dma_tx_status	,	F_50
xilinx_dma_free_tx_descriptor	,	F_29
ETIMEDOUT	,	V_131
channels	,	V_245
callback_param	,	V_56
XILINX_VDMA_REG_START_ADDRESS_64	,	F_63
"failed to enable rxs_clk (%u)\n"	,	L_29
XILINX_DMA_BD_STRIDE_MASK	,	V_191
"Free all channel resources.\n"	,	L_1
dma_config	,	V_37
desc	,	V_29
next	,	V_32
"m_axi_aclk"	,	L_23
tmp2_clk	,	V_224
lo_hi_writeq	,	F_13
xilinx_dma_device	,	V_228
err_disable_txsclk	,	V_227
dev_err	,	F_48
dmacr	,	V_194
common	,	V_158
kzalloc	,	F_27
dma_chan	,	V_49
XILINX_DMA_LOOP_COUNT	,	V_82
XILINX_DMA_DMACR_CIRC_EN	,	V_93
xilinx_dma_prep_slave_sg	,	F_91
device_free_chan_resources	,	V_266
of_device_id	,	V_258
buf_addr	,	V_17
XILINX_DMA_REG_CURDESC	,	V_87
xilinx_dma_chan_desc_cleanup	,	F_42
devm_clk_get	,	F_104
"m_axis_mm2s_aclk"	,	L_26
tx_submit	,	V_159
clk_disable_unprepare	,	F_108
device_alloc_chan_resources	,	V_265
buf_addr_msb	,	V_20
XILINX_DMA_PARK_PTR_WR_REF_SHIFT	,	V_100
dma_ctrl_set	,	F_9
rx_clk	,	V_216
XILINX_DMA_REG_FRMSTORE	,	V_90
xt	,	V_150
xdma_disable_allclks	,	F_111
dma_transfer_direction	,	V_173
dma_get_slave_channel	,	F_125
list_empty	,	F_61
desc_pendingcount	,	V_91
dev_info	,	F_139
"failed to enable axi_clk (%u)\n"	,	L_18
new_head	,	V_123
"xilinx-dma-controller"	,	L_40
DMA_CYCLIC	,	V_270
"failed to enable rx_clk (%u)\n"	,	L_20
"xlnx,flush-fsync"	,	L_49
device_tx_status	,	V_268
XILINX_DMA_BD_SOP	,	V_180
XILINX_DMA_REG_BTT	,	V_121
val	,	V_81
xilinx_dma_prep_interleaved	,	F_97
phys	,	V_23
xilinx_vdma_alloc_tx_segment	,	F_18
old_head	,	V_122
gen_lock	,	V_196
device_prep_slave_sg	,	V_271
txstate	,	V_69
"xlnx,include-dre"	,	L_30
"s_axi_lite_aclk"	,	L_13
clk_init	,	F_127
"failed to get axi_aclk (%u)\n"	,	L_14
of_dma_xilinx_xlate	,	F_124
reset	,	V_195
ctrl_offset	,	V_8
xilinx_axidma_desc_hw	,	V_15
kfree	,	F_32
device_prep_dma_memcpy	,	V_277
genlock	,	V_198
flags	,	V_44
dma_async_tx_descriptor_init	,	F_88
tmp1_clk	,	V_223
async_tx	,	V_57
for_each_child_of_node	,	F_135
copy	,	V_177
"Cannot start channel %p: %x\n"	,	L_7
frm_cnt_en	,	V_88
clk_prepare_enable	,	F_107
active_list	,	V_48
XILINX_DMA_DMASR_ERR_RECOVER_MASK	,	V_137
device_terminate_all	,	V_267
dma_src	,	V_167
xilinx_dma_tx_descriptor	,	V_28
XILINX_DMA_DMAXR_ALL_IRQ_MASK	,	V_63
XILINX_DMA_DMACR_FSYNCSRC_MASK	,	V_207
EINVAL	,	V_242
axicdma_clk_init	,	F_109
width	,	V_231
dma_status	,	V_66
chan	,	V_2
cyclic	,	V_58
head_desc	,	V_111
dma_interleaved_template	,	V_149
XILINX_DMA_FRMDLY_STRIDE_STRIDE_SHIFT	,	V_161
coalesc	,	V_201
axi_clk	,	V_214
data	,	V_59
"unable to allocate channel %d descriptor pool\n"	,	L_5
list_first_entry	,	F_62
dma_run_dependencies	,	F_43
tdest	,	V_126
XILINX_VDMA_MM2S_DESC_OFFSET	,	V_234
"missing dma-channels property\n"	,	L_44
lower_32_bits	,	F_16
"m_axi_sg_aclk"	,	L_17
axidma_segment	,	V_35
XILINX_DMA_DMACR_DELAY_MAX	,	V_205
"DMA controller still busy\n"	,	L_8
xilinx_dma_start	,	F_59
dma_cookie_t	,	T_6
resource	,	V_254
"s_axis_s2mm_aclk"	,	L_27
xilinx_dma_irq_handler	,	F_77
XILINX_DMA_REG_DMACR	,	V_62
axivdma_clk_init	,	F_110
PTR_ERR	,	F_106
xilinx_vdma_desc_hw	,	V_152
XILINX_DMA_REG_SRCDSTADDR	,	V_127
disable_clks	,	V_278
sg_len	,	V_172
vsize	,	V_110
desc_offset	,	V_7
xilinx_dma_alloc_tx_descriptor	,	F_26
vsize_stride	,	V_188
IRQF_SHARED	,	V_243
spin_lock	,	F_78
buf_len	,	V_182
addr	,	V_13
IORESOURCE_MEM	,	V_261
value	,	V_6
park	,	V_92
"xlnx,axi-cdma-channel"	,	L_36
"desc pendingcount is too high\n"	,	L_12
list_head	,	V_42
"missing xlnx,num-fstores property\n"	,	L_48
XILINX_DMA_BD_HSIZE_MASK	,	V_192
irqreturn_t	,	T_7
match	,	V_259
XILINX_DMA_FRMDLY_STRIDE_FRMDLY_SHIFT	,	V_163
num_frms	,	V_95
pending_list	,	V_46
min_t	,	F_94
err_disable_txclk	,	V_220
xilinx_cdma_desc_hw	,	V_116
has_dre	,	V_230
dma_pool_free	,	F_23
