INFO-FLOW: Workspace C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1 opened at Fri Jan 31 23:04:28 +0100 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.194 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.285 sec.
Command     ap_source done; 0.285 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.104 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=moments 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.518 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -display_name moments -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling xf_resize_accel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted xf_resize_accel.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "xf_resize_accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E xf_resize_accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp
Command       clang done; 2.772 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.47 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp"  -o "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/useless.bc
Command       clang done; 4.74 sec.
INFO-FLOW: Done: GCC PP time: 11 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.964 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.942 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_resize_accel.pp.0.cpp.diag.yml C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_resize_accel.pp.0.cpp.out.log 2> C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_resize_accel.pp.0.cpp.err.log 
Command       ap_eval done; 3.128 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 xf_resize_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/tidy-3.1.xf_resize_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/tidy-3.1.xf_resize_accel.pp.0.cpp.out.log 2> C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/tidy-3.1.xf_resize_accel.pp.0.cpp.err.log 
Command         ap_eval done; 3.723 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_resize_accel.pp.0.cpp.out.log 2> C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_resize_accel.pp.0.cpp.err.log 
Command         ap_eval done; 3.367 sec.
Command       tidy_31 done; 7.111 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.306 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.bc
Command       clang done; 5.004 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xf_resize_accel.g.bc -hls-opt -except-internalize resize_accel -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 10.493 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 104.953 ; gain = 20.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 104.953 ; gain = 20.469
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.pp.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.259 sec.
Execute         llvm-ld C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.363 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top resize_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
Command         transform done; 1.177 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 148.430 ; gain = 63.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.127 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.326 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 171.676 ; gain = 87.191
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.g.1.bc to C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 3 process function(s): 
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'xfMat2axis'.
Command         transform done; 4.856 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
Command         transform done; 2.572 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:04 . Memory (MB): peak = 220.367 ; gain = 135.883
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60' to 'xFresize60' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61' to 'resize_Loop_2_proc61' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59' to 'resize_Loop_1_proc59' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
Command         transform done; 6.429 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 328.496 ; gain = 244.012
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.245 sec.
Command     elaborate done; 69.407 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
Execute       ap_set_top_model resize_accel 
Execute       get_model_list resize_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model resize_accel 
Execute       preproc_iomode -model xfMat2axis 
Execute       preproc_iomode -model resize 
Execute       preproc_iomode -model resize_Loop_2_proc61 
Execute       preproc_iomode -model xFresize60 
Execute       preproc_iomode -model xFResizeAreaDownScal 
Execute       preproc_iomode -model CoreProcessDownArea 
Execute       preproc_iomode -model xfExtractPixels 
Execute       preproc_iomode -model Inverse 
Execute       preproc_iomode -model resize_Loop_1_proc59 
Execute       preproc_iomode -model axis2xfMat 
Execute       get_model_list resize_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO-FLOW: Configuring Module : axis2xfMat ...
Execute       set_default_model axis2xfMat 
Execute       apply_spec_resource_limit axis2xfMat 
INFO-FLOW: Configuring Module : resize_Loop_1_proc59 ...
Execute       set_default_model resize_Loop_1_proc59 
Execute       apply_spec_resource_limit resize_Loop_1_proc59 
INFO-FLOW: Configuring Module : Inverse ...
Execute       set_default_model Inverse 
Execute       apply_spec_resource_limit Inverse 
INFO-FLOW: Configuring Module : xfExtractPixels ...
Execute       set_default_model xfExtractPixels 
Execute       apply_spec_resource_limit xfExtractPixels 
INFO-FLOW: Configuring Module : CoreProcessDownArea ...
Execute       set_default_model CoreProcessDownArea 
Execute       apply_spec_resource_limit CoreProcessDownArea 
INFO-FLOW: Configuring Module : xFResizeAreaDownScal ...
Execute       set_default_model xFResizeAreaDownScal 
Execute       apply_spec_resource_limit xFResizeAreaDownScal 
INFO-FLOW: Configuring Module : xFresize60 ...
Execute       set_default_model xFresize60 
Execute       apply_spec_resource_limit xFresize60 
INFO-FLOW: Configuring Module : resize_Loop_2_proc61 ...
Execute       set_default_model resize_Loop_2_proc61 
Execute       apply_spec_resource_limit resize_Loop_2_proc61 
INFO-FLOW: Configuring Module : resize ...
Execute       set_default_model resize 
Execute       apply_spec_resource_limit resize 
INFO-FLOW: Configuring Module : xfMat2axis ...
Execute       set_default_model xfMat2axis 
Execute       apply_spec_resource_limit xfMat2axis 
INFO-FLOW: Configuring Module : resize_accel ...
Execute       set_default_model resize_accel 
Execute       apply_spec_resource_limit resize_accel 
INFO-FLOW: Model list for preprocess: axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO-FLOW: Preprocessing Module: axis2xfMat ...
Execute       set_default_model axis2xfMat 
Execute       cdfg_preprocess -model axis2xfMat 
Execute       rtl_gen_preprocess axis2xfMat 
INFO-FLOW: Preprocessing Module: resize_Loop_1_proc59 ...
Execute       set_default_model resize_Loop_1_proc59 
Execute       cdfg_preprocess -model resize_Loop_1_proc59 
Execute       rtl_gen_preprocess resize_Loop_1_proc59 
INFO-FLOW: Preprocessing Module: Inverse ...
Execute       set_default_model Inverse 
Execute       cdfg_preprocess -model Inverse 
Execute       rtl_gen_preprocess Inverse 
INFO-FLOW: Preprocessing Module: xfExtractPixels ...
Execute       set_default_model xfExtractPixels 
Execute       cdfg_preprocess -model xfExtractPixels 
Execute       rtl_gen_preprocess xfExtractPixels 
INFO-FLOW: Preprocessing Module: CoreProcessDownArea ...
Execute       set_default_model CoreProcessDownArea 
Execute       cdfg_preprocess -model CoreProcessDownArea 
Execute       rtl_gen_preprocess CoreProcessDownArea 
INFO-FLOW: Preprocessing Module: xFResizeAreaDownScal ...
Execute       set_default_model xFResizeAreaDownScal 
Execute       cdfg_preprocess -model xFResizeAreaDownScal 
Execute       rtl_gen_preprocess xFResizeAreaDownScal 
INFO-FLOW: Preprocessing Module: xFresize60 ...
Execute       set_default_model xFresize60 
Execute       cdfg_preprocess -model xFresize60 
Execute       rtl_gen_preprocess xFresize60 
INFO-FLOW: Preprocessing Module: resize_Loop_2_proc61 ...
Execute       set_default_model resize_Loop_2_proc61 
Execute       cdfg_preprocess -model resize_Loop_2_proc61 
Execute       rtl_gen_preprocess resize_Loop_2_proc61 
INFO-FLOW: Preprocessing Module: resize ...
Execute       set_default_model resize 
Execute       cdfg_preprocess -model resize 
Execute       rtl_gen_preprocess resize 
INFO-FLOW: Preprocessing Module: xfMat2axis ...
Execute       set_default_model xfMat2axis 
Execute       cdfg_preprocess -model xfMat2axis 
Execute       rtl_gen_preprocess xfMat2axis 
INFO-FLOW: Preprocessing Module: resize_accel ...
Execute       set_default_model resize_accel 
Execute       cdfg_preprocess -model resize_accel 
Execute       rtl_gen_preprocess resize_accel 
INFO-FLOW: Model list for synthesis: axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axis2xfMat 
Execute       schedule -model axis2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.134 sec.
INFO: [HLS 200-111]  Elapsed time: 71.265 seconds; current allocated memory: 274.531 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command       report done; 0.147 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling axis2xfMat.
Execute       set_default_model axis2xfMat 
Execute       bind -model axis2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=axis2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 274.639 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.bind.adb -f 
INFO-FLOW: Finish binding axis2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize_Loop_1_proc59 
Execute       schedule -model resize_Loop_1_proc59 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 274.697 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.sched.adb -f 
INFO-FLOW: Finish scheduling resize_Loop_1_proc59.
Execute       set_default_model resize_Loop_1_proc59 
Execute       bind -model resize_Loop_1_proc59 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resize_Loop_1_proc59
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 274.798 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.bind.adb -f 
INFO-FLOW: Finish binding resize_Loop_1_proc59.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Inverse 
Execute       schedule -model Inverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.287 sec.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 275.132 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.sched.adb -f 
INFO-FLOW: Finish scheduling Inverse.
Execute       set_default_model Inverse 
Execute       bind -model Inverse 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Inverse
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 275.488 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.verbose.bind.rpt -verbose -f 
Command       report done; 0.139 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.bind.adb -f 
INFO-FLOW: Finish binding Inverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfExtractPixels 
Execute       schedule -model xfExtractPixels 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 275.577 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.sched.adb -f 
INFO-FLOW: Finish scheduling xfExtractPixels.
Execute       set_default_model xfExtractPixels 
Execute       bind -model xfExtractPixels 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfExtractPixels
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 275.678 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.bind.adb -f 
INFO-FLOW: Finish binding xfExtractPixels.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CoreProcessDownArea 
Execute       schedule -model CoreProcessDownArea 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.514 sec.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 276.905 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.verbose.sched.rpt -verbose -f 
Command       report done; 0.265 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.sched.adb -f 
Command       db_write done; 0.335 sec.
INFO-FLOW: Finish scheduling CoreProcessDownArea.
Execute       set_default_model CoreProcessDownArea 
Execute       bind -model CoreProcessDownArea 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CoreProcessDownArea
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 278.246 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.verbose.bind.rpt -verbose -f 
Command       report done; 0.389 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.bind.adb -f 
Command       db_write done; 0.35 sec.
INFO-FLOW: Finish binding CoreProcessDownArea.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFResizeAreaDownScal 
Execute       schedule -model xFResizeAreaDownScal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.626 sec.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 281.235 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.verbose.sched.rpt -verbose -f 
Command       report done; 1.192 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.sched.adb -f 
Command       db_write done; 0.715 sec.
INFO-FLOW: Finish scheduling xFResizeAreaDownScal.
Execute       set_default_model xFResizeAreaDownScal 
Execute       bind -model xFResizeAreaDownScal 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xFResizeAreaDownScal
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.075 sec.
INFO: [HLS 200-111]  Elapsed time: 3.079 seconds; current allocated memory: 285.592 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.verbose.bind.rpt -verbose -f 
Command       report done; 1.826 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.bind.adb -f 
Command       db_write done; 0.842 sec.
INFO-FLOW: Finish binding xFResizeAreaDownScal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFresize60 
Execute       schedule -model xFresize60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.862 seconds; current allocated memory: 286.091 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.sched.adb -f 
INFO-FLOW: Finish scheduling xFresize60.
Execute       set_default_model xFresize60 
Execute       bind -model xFresize60 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xFresize60
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.443 sec.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 286.215 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.verbose.bind.rpt -verbose -f 
Command       report done; 1.087 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.bind.adb -f 
INFO-FLOW: Finish binding xFresize60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize_Loop_2_proc61 
Execute       schedule -model resize_Loop_2_proc61 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 286.581 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.sched.adb -f 
INFO-FLOW: Finish scheduling resize_Loop_2_proc61.
Execute       set_default_model resize_Loop_2_proc61 
Execute       bind -model resize_Loop_2_proc61 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resize_Loop_2_proc61
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 286.682 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.bind.adb -f 
INFO-FLOW: Finish binding resize_Loop_2_proc61.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize 
Execute       schedule -model resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 286.771 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.sched.adb -f 
INFO-FLOW: Finish scheduling resize.
Execute       set_default_model resize 
Execute       bind -model resize 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resize
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.175 sec.
INFO: [HLS 200-111]  Elapsed time: 1.331 seconds; current allocated memory: 287.111 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.verbose.bind.rpt -verbose -f 
Command       report done; 1.108 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.bind.adb -f 
INFO-FLOW: Finish binding resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2axis 
Execute       schedule -model xfMat2axis 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 287.539 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2axis.
Execute       set_default_model xfMat2axis 
Execute       bind -model xfMat2axis 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2axis
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 287.656 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.bind.adb -f 
INFO-FLOW: Finish binding xfMat2axis.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize_accel 
Execute       schedule -model resize_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 287.744 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.sched.adb -f 
INFO-FLOW: Finish scheduling resize_accel.
Execute       set_default_model resize_accel 
Execute       bind -model resize_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=resize_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.571 sec.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 288.307 MB.
Execute       report -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.verbose.bind.rpt -verbose -f 
Command       report done; 1.143 sec.
Execute       db_write -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.bind.adb -f 
INFO-FLOW: Finish binding resize_accel.
Execute       get_model_list resize_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axis2xfMat 
Execute       rtl_gen_preprocess resize_Loop_1_proc59 
Execute       rtl_gen_preprocess Inverse 
Execute       rtl_gen_preprocess xfExtractPixels 
Execute       rtl_gen_preprocess CoreProcessDownArea 
Execute       rtl_gen_preprocess xFResizeAreaDownScal 
Execute       rtl_gen_preprocess xFresize60 
Execute       rtl_gen_preprocess resize_Loop_2_proc61 
Execute       rtl_gen_preprocess resize 
Execute       rtl_gen_preprocess xfMat2axis 
Execute       rtl_gen_preprocess resize_accel 
INFO-FLOW: Model list for RTL generation: axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model axis2xfMat -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.385 seconds; current allocated memory: 288.899 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl axis2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/axis2xfMat -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl axis2xfMat -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/axis2xfMat 
Execute       gen_rtl axis2xfMat -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/axis2xfMat 
Execute       gen_tb_info axis2xfMat -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model axis2xfMat -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/axis2xfMat_csynth.rpt -f 
Execute       report -model axis2xfMat -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/axis2xfMat_csynth.xml -f -x 
Execute       report -model axis2xfMat -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.verbose.rpt -verbose -f 
Execute       db_write -model axis2xfMat -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resize_Loop_1_proc59 -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc59'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 289.183 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize_Loop_1_proc59 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/resize_Loop_1_proc59 -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl resize_Loop_1_proc59 -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/resize_Loop_1_proc59 
Execute       gen_rtl resize_Loop_1_proc59 -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/resize_Loop_1_proc59 
Execute       gen_tb_info resize_Loop_1_proc59 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59 -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model resize_Loop_1_proc59 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_Loop_1_proc59_csynth.rpt -f 
Execute       report -model resize_Loop_1_proc59 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_Loop_1_proc59_csynth.xml -f -x 
Execute       report -model resize_Loop_1_proc59 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.verbose.rpt -verbose -f 
Execute       db_write -model resize_Loop_1_proc59 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Inverse -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 289.771 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Inverse -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/Inverse -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl Inverse -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/Inverse 
Execute       gen_rtl Inverse -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/Inverse 
Execute       gen_tb_info Inverse -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model Inverse -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/Inverse_csynth.rpt -f 
Execute       report -model Inverse -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/Inverse_csynth.xml -f -x 
Execute       report -model Inverse -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.verbose.rpt -verbose -f 
Command       report done; 0.172 sec.
Execute       db_write -model Inverse -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.adb -f 
Command       db_write done; 0.165 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model xfExtractPixels -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 290.229 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfExtractPixels -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/xfExtractPixels -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl xfExtractPixels -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/xfExtractPixels 
Execute       gen_rtl xfExtractPixels -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/xfExtractPixels 
Execute       gen_tb_info xfExtractPixels -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model xfExtractPixels -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xfExtractPixels_csynth.rpt -f 
Execute       report -model xfExtractPixels -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xfExtractPixels_csynth.xml -f -x 
Execute       report -model xfExtractPixels -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.verbose.rpt -verbose -f 
Execute       db_write -model xfExtractPixels -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CoreProcessDownArea -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
Command       create_rtl_model done; 0.454 sec.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 293.717 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl CoreProcessDownArea -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/CoreProcessDownArea -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl CoreProcessDownArea -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/CoreProcessDownArea 
Execute       gen_rtl CoreProcessDownArea -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/CoreProcessDownArea 
Execute       gen_tb_info CoreProcessDownArea -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model CoreProcessDownArea -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/CoreProcessDownArea_csynth.rpt -f 
Execute       report -model CoreProcessDownArea -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/CoreProcessDownArea_csynth.xml -f -x 
Execute       report -model CoreProcessDownArea -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.verbose.rpt -verbose -f 
Command       report done; 0.54 sec.
Execute       db_write -model CoreProcessDownArea -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.adb -f 
Command       db_write done; 0.568 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model xFResizeAreaDownScal -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
Command       create_rtl_model done; 1.994 sec.
INFO: [HLS 200-111]  Elapsed time: 4.757 seconds; current allocated memory: 301.217 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFResizeAreaDownScal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/xFResizeAreaDownScal -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl xFResizeAreaDownScal -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/xFResizeAreaDownScal 
Execute       gen_rtl xFResizeAreaDownScal -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/xFResizeAreaDownScal 
Command       gen_rtl done; 0.128 sec.
Execute       gen_tb_info xFResizeAreaDownScal -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Command       gen_tb_info done; 0.324 sec.
Execute       report -model xFResizeAreaDownScal -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xFResizeAreaDownScal_csynth.rpt -f 
Command       report done; 0.34 sec.
Execute       report -model xFResizeAreaDownScal -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xFResizeAreaDownScal_csynth.xml -f -x 
Command       report done; 0.311 sec.
Execute       report -model xFResizeAreaDownScal -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.verbose.rpt -verbose -f 
Command       report done; 2.157 sec.
Execute       db_write -model xFResizeAreaDownScal -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.adb -f 
Command       db_write done; 1.474 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model xFresize60 -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize60'.
INFO: [HLS 200-111]  Elapsed time: 7.275 seconds; current allocated memory: 303.331 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFresize60 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/xFresize60 -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl xFresize60 -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/xFresize60 
Execute       gen_rtl xFresize60 -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/xFresize60 
Execute       gen_tb_info xFresize60 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60 -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model xFresize60 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xFresize60_csynth.rpt -f 
Execute       report -model xFresize60 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xFresize60_csynth.xml -f -x 
Execute       report -model xFresize60 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.verbose.rpt -verbose -f 
Command       report done; 1.078 sec.
Execute       db_write -model xFresize60 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.adb -f 
Command       db_write done; 0.239 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resize_Loop_2_proc61 -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc61'.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 303.858 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize_Loop_2_proc61 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/resize_Loop_2_proc61 -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl resize_Loop_2_proc61 -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/resize_Loop_2_proc61 
Execute       gen_rtl resize_Loop_2_proc61 -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/resize_Loop_2_proc61 
Execute       gen_tb_info resize_Loop_2_proc61 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61 -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model resize_Loop_2_proc61 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_Loop_2_proc61_csynth.rpt -f 
Execute       report -model resize_Loop_2_proc61 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_Loop_2_proc61_csynth.xml -f -x 
Execute       report -model resize_Loop_2_proc61 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.verbose.rpt -verbose -f 
Execute       db_write -model resize_Loop_2_proc61 -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.adb -f 
Command       db_write done; 0.258 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resize -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize60_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc61_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 304.222 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/resize -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl resize -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/resize 
Execute       gen_rtl resize -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/resize 
Execute       gen_tb_info resize -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model resize -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_csynth.rpt -f 
Execute       report -model resize -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_csynth.xml -f -x 
Execute       report -model resize -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.verbose.rpt -verbose -f 
Command       report done; 1.112 sec.
Execute       db_write -model resize -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.adb -f 
Command       db_write done; 0.253 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model xfMat2axis -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 304.947 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2axis -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/xfMat2axis -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl xfMat2axis -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/xfMat2axis 
Execute       gen_rtl xfMat2axis -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/xfMat2axis 
Execute       gen_tb_info xfMat2axis -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model xfMat2axis -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xfMat2axis_csynth.rpt -f 
Execute       report -model xfMat2axis -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/xfMat2axis_csynth.xml -f -x 
Execute       report -model xfMat2axis -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.verbose.rpt -verbose -f 
Execute       db_write -model xfMat2axis -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.adb -f 
Command       db_write done; 0.283 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model resize_accel -vendor xilinx -mg_file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inval', 'xc_out', 'yc_out', 'anglexcomp' and 'angleycomp' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
Command       create_rtl_model done; 0.312 sec.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 305.406 MB.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/systemc/resize_accel -synmodules axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel 
Execute       gen_rtl resize_accel -istop -style xilinx -f -lang vhdl -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/vhdl/resize_accel 
Execute       gen_rtl resize_accel -istop -style xilinx -f -lang vlog -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/verilog/resize_accel 
Execute       export_constraint_db -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl -f -tool general 
Execute       report -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.design.xml -verbose -f -dv 
Command       report done; 0.927 sec.
Execute       report -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel -p C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db 
Execute       report -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_accel_csynth.rpt -f 
Execute       report -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/syn/report/resize_accel_csynth.xml -f -x 
Execute       report -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.verbose.rpt -verbose -f 
Command       report done; 1.144 sec.
Execute       db_write -model resize_accel -o C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.adb -f 
Command       db_write done; 0.26 sec.
Execute       sc_get_clocks resize_accel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain resize_accel 
INFO-FLOW: Model list for RTL component generation: axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO-FLOW: Handling components in module [axis2xfMat] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [resize_Loop_1_proc59] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
INFO-FLOW: Handling components in module [Inverse] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
INFO-FLOW: Found component Inverse_xf_divisibkb.
INFO-FLOW: Append model Inverse_xf_divisibkb
INFO-FLOW: Handling components in module [xfExtractPixels] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
INFO-FLOW: Found component resize_accel_mux_cud.
INFO-FLOW: Append model resize_accel_mux_cud
INFO-FLOW: Handling components in module [CoreProcessDownArea] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
INFO-FLOW: Found component resize_accel_mul_dEe.
INFO-FLOW: Append model resize_accel_mul_dEe
INFO-FLOW: Found component resize_accel_mac_eOg.
INFO-FLOW: Append model resize_accel_mac_eOg
INFO-FLOW: Found component resize_accel_mac_fYi.
INFO-FLOW: Append model resize_accel_mac_fYi
INFO-FLOW: Found component resize_accel_mul_g8j.
INFO-FLOW: Append model resize_accel_mul_g8j
INFO-FLOW: Found component resize_accel_mac_hbi.
INFO-FLOW: Append model resize_accel_mac_hbi
INFO-FLOW: Handling components in module [xFResizeAreaDownScal] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
INFO-FLOW: Found component resize_accel_sdivFfa.
INFO-FLOW: Append model resize_accel_sdivFfa
INFO-FLOW: Found component resize_accel_mux_Gfk.
INFO-FLOW: Append model resize_accel_mux_Gfk
INFO-FLOW: Found component resize_accel_mux_Hfu.
INFO-FLOW: Append model resize_accel_mux_Hfu
INFO-FLOW: Found component resize_accel_sremIfE.
INFO-FLOW: Append model resize_accel_sremIfE
INFO-FLOW: Found component xFResizeAreaDownSibs.
INFO-FLOW: Append model xFResizeAreaDownSibs
INFO-FLOW: Found component xFResizeAreaDownSjbC.
INFO-FLOW: Append model xFResizeAreaDownSjbC
INFO-FLOW: Found component xFResizeAreaDownSmb6.
INFO-FLOW: Append model xFResizeAreaDownSmb6
INFO-FLOW: Found component xFResizeAreaDownSocq.
INFO-FLOW: Append model xFResizeAreaDownSocq
INFO-FLOW: Found component xFResizeAreaDownStde.
INFO-FLOW: Append model xFResizeAreaDownStde
INFO-FLOW: Found component xFResizeAreaDownSudo.
INFO-FLOW: Append model xFResizeAreaDownSudo
INFO-FLOW: Found component xFResizeAreaDownSvdy.
INFO-FLOW: Append model xFResizeAreaDownSvdy
INFO-FLOW: Found component xFResizeAreaDownSwdI.
INFO-FLOW: Append model xFResizeAreaDownSwdI
INFO-FLOW: Found component xFResizeAreaDownSEe0.
INFO-FLOW: Append model xFResizeAreaDownSEe0
INFO-FLOW: Handling components in module [xFresize60] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
INFO-FLOW: Handling components in module [resize_Loop_2_proc61] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
INFO-FLOW: Handling components in module [resize] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
INFO-FLOW: Found component fifo_w24_d2_A.
INFO-FLOW: Append model fifo_w24_d2_A
INFO-FLOW: Found component fifo_w24_d2_A.
INFO-FLOW: Append model fifo_w24_d2_A
INFO-FLOW: Found component start_for_xFresizJfO.
INFO-FLOW: Append model start_for_xFresizJfO
INFO-FLOW: Found component start_for_resize_KfY.
INFO-FLOW: Append model start_for_resize_KfY
INFO-FLOW: Handling components in module [xfMat2axis] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
INFO-FLOW: Handling components in module [resize_accel] ... 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w24_d150_A.
INFO-FLOW: Append model fifo_w24_d150_A
INFO-FLOW: Found component fifo_w24_d150_A.
INFO-FLOW: Append model fifo_w24_d150_A
INFO-FLOW: Found component start_for_resize_U0.
INFO-FLOW: Append model start_for_resize_U0
INFO-FLOW: Found component start_for_xfMat2aLf8.
INFO-FLOW: Append model start_for_xfMat2aLf8
INFO-FLOW: Found component resize_accel_AXILiteS_s_axi.
INFO-FLOW: Append model resize_accel_AXILiteS_s_axi
INFO-FLOW: Append model axis2xfMat
INFO-FLOW: Append model resize_Loop_1_proc59
INFO-FLOW: Append model Inverse
INFO-FLOW: Append model xfExtractPixels
INFO-FLOW: Append model CoreProcessDownArea
INFO-FLOW: Append model xFResizeAreaDownScal
INFO-FLOW: Append model xFresize60
INFO-FLOW: Append model resize_Loop_2_proc61
INFO-FLOW: Append model resize
INFO-FLOW: Append model xfMat2axis
INFO-FLOW: Append model resize_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Inverse_xf_divisibkb resize_accel_mux_cud resize_accel_mul_dEe resize_accel_mac_eOg resize_accel_mac_fYi resize_accel_mul_g8j resize_accel_mac_hbi resize_accel_sdivFfa resize_accel_mux_Gfk resize_accel_mux_Hfu resize_accel_sremIfE xFResizeAreaDownSibs xFResizeAreaDownSjbC xFResizeAreaDownSmb6 xFResizeAreaDownSocq xFResizeAreaDownStde xFResizeAreaDownSudo xFResizeAreaDownSvdy xFResizeAreaDownSwdI xFResizeAreaDownSEe0 fifo_w24_d2_A fifo_w24_d2_A start_for_xFresizJfO start_for_resize_KfY fifo_w24_d150_A fifo_w24_d150_A start_for_resize_U0 start_for_xfMat2aLf8 resize_accel_AXILiteS_s_axi axis2xfMat resize_Loop_1_proc59 Inverse xfExtractPixels CoreProcessDownArea xFResizeAreaDownScal xFresize60 resize_Loop_2_proc61 resize xfMat2axis resize_accel
INFO-FLOW: To file: write model Inverse_xf_divisibkb
INFO-FLOW: To file: write model resize_accel_mux_cud
INFO-FLOW: To file: write model resize_accel_mul_dEe
INFO-FLOW: To file: write model resize_accel_mac_eOg
INFO-FLOW: To file: write model resize_accel_mac_fYi
INFO-FLOW: To file: write model resize_accel_mul_g8j
INFO-FLOW: To file: write model resize_accel_mac_hbi
INFO-FLOW: To file: write model resize_accel_sdivFfa
INFO-FLOW: To file: write model resize_accel_mux_Gfk
INFO-FLOW: To file: write model resize_accel_mux_Hfu
INFO-FLOW: To file: write model resize_accel_sremIfE
INFO-FLOW: To file: write model xFResizeAreaDownSibs
INFO-FLOW: To file: write model xFResizeAreaDownSjbC
INFO-FLOW: To file: write model xFResizeAreaDownSmb6
INFO-FLOW: To file: write model xFResizeAreaDownSocq
INFO-FLOW: To file: write model xFResizeAreaDownStde
INFO-FLOW: To file: write model xFResizeAreaDownSudo
INFO-FLOW: To file: write model xFResizeAreaDownSvdy
INFO-FLOW: To file: write model xFResizeAreaDownSwdI
INFO-FLOW: To file: write model xFResizeAreaDownSEe0
INFO-FLOW: To file: write model fifo_w24_d2_A
INFO-FLOW: To file: write model fifo_w24_d2_A
INFO-FLOW: To file: write model start_for_xFresizJfO
INFO-FLOW: To file: write model start_for_resize_KfY
INFO-FLOW: To file: write model fifo_w24_d150_A
INFO-FLOW: To file: write model fifo_w24_d150_A
INFO-FLOW: To file: write model start_for_resize_U0
INFO-FLOW: To file: write model start_for_xfMat2aLf8
INFO-FLOW: To file: write model resize_accel_AXILiteS_s_axi
INFO-FLOW: To file: write model axis2xfMat
INFO-FLOW: To file: write model resize_Loop_1_proc59
INFO-FLOW: To file: write model Inverse
INFO-FLOW: To file: write model xfExtractPixels
INFO-FLOW: To file: write model CoreProcessDownArea
INFO-FLOW: To file: write model xFResizeAreaDownScal
INFO-FLOW: To file: write model xFresize60
INFO-FLOW: To file: write model resize_Loop_2_proc61
INFO-FLOW: To file: write model resize
INFO-FLOW: To file: write model xfMat2axis
INFO-FLOW: To file: write model resize_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.184 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.262 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.266 sec.
Command       ap_source done; 0.267 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
Command       ap_source done; 0.311 sec.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Command       ap_source done; 0.428 sec.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
Command       ap_source done; 1.129 sec.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
Command       ap_source done; 0.233 sec.
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.413 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.199 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.279 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.285 sec.
Command       ap_source done; 0.285 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=resize_accel xml_exists=0
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=40 #gSsdmPorts=6
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute       sc_get_clocks resize_accel 
Execute       source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:02:04 . Memory (MB): peak = 392.684 ; gain = 308.199
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
Command     autosyn done; 52.898 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 122.336 sec.
Command ap_source done; 123.046 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1 opened at Fri Jan 31 23:06:43 +0100 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.349 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.356 sec.
Command     ap_source done; 0.356 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.111 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=moments 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.571 sec.
Execute   export_design -rtl verilog -format ip_catalog -display_name moments 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -display_name=moments -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -display_name moments
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.183 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.259 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.264 sec.
Command     ap_source done; 0.265 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.192 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.267 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.272 sec.
Command     ap_source done; 0.272 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=resize_accel xml_exists=1
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/axis2xfMat.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_1_proc59.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/Inverse.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfExtractPixels.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/CoreProcessDownArea.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFResizeAreaDownScal.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xFresize60.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_Loop_2_proc61.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/xfMat2axis.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.compgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=40 #gSsdmPorts=6
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_export -xo 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute     sc_get_clocks resize_accel 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=resize_accel
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=resize_accel
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.constraint.tcl 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/resize_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.207 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.288 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.293 sec.
Command     ap_source done; 0.293 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/impl/ip/pack.bat
Command   export_design done; 16.786 sec.
Command ap_source done; 17.365 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1 opened at Sat Feb 01 01:13:28 +0100 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.237 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.334 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.339 sec.
Command     ap_source done; 0.34 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.17 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -display_name=moments 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.709 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/moments/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_tb.cpp 
Execute     is_xip C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_tb.cpp 
Execute     is_encrypted C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_config_params.h 
Execute     is_xip C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_config_params.h 
Execute     is_encrypted C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_headers.h 
Execute     is_xip C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_headers.h 
Execute     is_encrypted C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_accel.cpp 
Execute     is_xip C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_accel.cpp 
Execute     is_encrypted C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_config.h 
Execute     is_xip C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip/hls/resize/xf_resize_config.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 134.387 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 145.939 sec.
Command ap_source done; error code: 1; 146.668 sec.
Execute cleanup_all 
