// Seed: 1476023092
module module_0;
  wire id_2;
  wire id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 ();
  assign id_1 = id_2;
  id_5(
      .id_0(1 > 1),
      .id_1(id_6),
      .id_2(1'd0),
      .id_3((1)),
      .id_4(1 && ~1),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_1),
      .id_8(1),
      .id_9(id_3 - 1),
      .id_10(1),
      .id_11()
  );
  assign id_1 = 1;
endmodule
