#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x215d590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x215d720 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21558f0 .functor NOT 1, L_0x218d890, C4<0>, C4<0>, C4<0>;
L_0x218d150 .functor XOR 1, L_0x218d500, L_0x218d5c0, C4<0>, C4<0>;
L_0x218d780 .functor XOR 1, L_0x218d150, L_0x218d6b0, C4<0>, C4<0>;
v0x218aa10_0 .net *"_ivl_10", 0 0, L_0x218d6b0;  1 drivers
v0x218ab10_0 .net *"_ivl_12", 0 0, L_0x218d780;  1 drivers
v0x218abf0_0 .net *"_ivl_2", 0 0, L_0x218d460;  1 drivers
v0x218acb0_0 .net *"_ivl_4", 0 0, L_0x218d500;  1 drivers
v0x218ad90_0 .net *"_ivl_6", 0 0, L_0x218d5c0;  1 drivers
v0x218aec0_0 .net *"_ivl_8", 0 0, L_0x218d150;  1 drivers
v0x218afa0_0 .var "clk", 0 0;
v0x218b040_0 .net "f_dut", 0 0, L_0x218d280;  1 drivers
v0x218b0e0_0 .net "f_ref", 0 0, L_0x218c1c0;  1 drivers
v0x218b180_0 .var/2u "stats1", 159 0;
v0x218b220_0 .var/2u "strobe", 0 0;
v0x218b2c0_0 .net "tb_match", 0 0, L_0x218d890;  1 drivers
v0x218b380_0 .net "tb_mismatch", 0 0, L_0x21558f0;  1 drivers
v0x218b440_0 .net "wavedrom_enable", 0 0, v0x21890b0_0;  1 drivers
v0x218b4e0_0 .net "wavedrom_title", 511 0, v0x2189170_0;  1 drivers
v0x218b5b0_0 .net "x1", 0 0, v0x2189230_0;  1 drivers
v0x218b650_0 .net "x2", 0 0, v0x21892d0_0;  1 drivers
v0x218b800_0 .net "x3", 0 0, v0x21893c0_0;  1 drivers
L_0x218d460 .concat [ 1 0 0 0], L_0x218c1c0;
L_0x218d500 .concat [ 1 0 0 0], L_0x218c1c0;
L_0x218d5c0 .concat [ 1 0 0 0], L_0x218d280;
L_0x218d6b0 .concat [ 1 0 0 0], L_0x218c1c0;
L_0x218d890 .cmp/eeq 1, L_0x218d460, L_0x218d780;
S_0x215d8b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x215d720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2149e70 .functor NOT 1, v0x21893c0_0, C4<0>, C4<0>, C4<0>;
L_0x215dfd0 .functor AND 1, L_0x2149e70, v0x21892d0_0, C4<1>, C4<1>;
L_0x2155960 .functor NOT 1, v0x2189230_0, C4<0>, C4<0>, C4<0>;
L_0x218baa0 .functor AND 1, L_0x215dfd0, L_0x2155960, C4<1>, C4<1>;
L_0x218bb70 .functor NOT 1, v0x21893c0_0, C4<0>, C4<0>, C4<0>;
L_0x218bbe0 .functor AND 1, L_0x218bb70, v0x21892d0_0, C4<1>, C4<1>;
L_0x218bc90 .functor AND 1, L_0x218bbe0, v0x2189230_0, C4<1>, C4<1>;
L_0x218bd50 .functor OR 1, L_0x218baa0, L_0x218bc90, C4<0>, C4<0>;
L_0x218beb0 .functor NOT 1, v0x21892d0_0, C4<0>, C4<0>, C4<0>;
L_0x218bf20 .functor AND 1, v0x21893c0_0, L_0x218beb0, C4<1>, C4<1>;
L_0x218c040 .functor AND 1, L_0x218bf20, v0x2189230_0, C4<1>, C4<1>;
L_0x218c0b0 .functor OR 1, L_0x218bd50, L_0x218c040, C4<0>, C4<0>;
L_0x218c230 .functor AND 1, v0x21893c0_0, v0x21892d0_0, C4<1>, C4<1>;
L_0x218c2a0 .functor AND 1, L_0x218c230, v0x2189230_0, C4<1>, C4<1>;
L_0x218c1c0 .functor OR 1, L_0x218c0b0, L_0x218c2a0, C4<0>, C4<0>;
v0x2155b60_0 .net *"_ivl_0", 0 0, L_0x2149e70;  1 drivers
v0x2155c00_0 .net *"_ivl_10", 0 0, L_0x218bbe0;  1 drivers
v0x2149ee0_0 .net *"_ivl_12", 0 0, L_0x218bc90;  1 drivers
v0x2187a10_0 .net *"_ivl_14", 0 0, L_0x218bd50;  1 drivers
v0x2187af0_0 .net *"_ivl_16", 0 0, L_0x218beb0;  1 drivers
v0x2187c20_0 .net *"_ivl_18", 0 0, L_0x218bf20;  1 drivers
v0x2187d00_0 .net *"_ivl_2", 0 0, L_0x215dfd0;  1 drivers
v0x2187de0_0 .net *"_ivl_20", 0 0, L_0x218c040;  1 drivers
v0x2187ec0_0 .net *"_ivl_22", 0 0, L_0x218c0b0;  1 drivers
v0x2188030_0 .net *"_ivl_24", 0 0, L_0x218c230;  1 drivers
v0x2188110_0 .net *"_ivl_26", 0 0, L_0x218c2a0;  1 drivers
v0x21881f0_0 .net *"_ivl_4", 0 0, L_0x2155960;  1 drivers
v0x21882d0_0 .net *"_ivl_6", 0 0, L_0x218baa0;  1 drivers
v0x21883b0_0 .net *"_ivl_8", 0 0, L_0x218bb70;  1 drivers
v0x2188490_0 .net "f", 0 0, L_0x218c1c0;  alias, 1 drivers
v0x2188550_0 .net "x1", 0 0, v0x2189230_0;  alias, 1 drivers
v0x2188610_0 .net "x2", 0 0, v0x21892d0_0;  alias, 1 drivers
v0x21886d0_0 .net "x3", 0 0, v0x21893c0_0;  alias, 1 drivers
S_0x2188810 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x215d720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x2188ff0_0 .net "clk", 0 0, v0x218afa0_0;  1 drivers
v0x21890b0_0 .var "wavedrom_enable", 0 0;
v0x2189170_0 .var "wavedrom_title", 511 0;
v0x2189230_0 .var "x1", 0 0;
v0x21892d0_0 .var "x2", 0 0;
v0x21893c0_0 .var "x3", 0 0;
E_0x2158470/0 .event negedge, v0x2188ff0_0;
E_0x2158470/1 .event posedge, v0x2188ff0_0;
E_0x2158470 .event/or E_0x2158470/0, E_0x2158470/1;
E_0x2158230 .event negedge, v0x2188ff0_0;
E_0x21439f0 .event posedge, v0x2188ff0_0;
S_0x2188af0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2188810;
 .timescale -12 -12;
v0x2188cf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2188df0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2188810;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21894c0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x215d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x218c4d0 .functor NOT 1, v0x21893c0_0, C4<0>, C4<0>, C4<0>;
L_0x218c650 .functor AND 1, L_0x218c4d0, v0x21892d0_0, C4<1>, C4<1>;
L_0x218c840 .functor AND 1, L_0x218c650, v0x2189230_0, C4<1>, C4<1>;
L_0x218ca10 .functor NOT 1, v0x21892d0_0, C4<0>, C4<0>, C4<0>;
L_0x218cab0 .functor AND 1, v0x21893c0_0, L_0x218ca10, C4<1>, C4<1>;
L_0x218cb70 .functor AND 1, L_0x218cab0, v0x2189230_0, C4<1>, C4<1>;
L_0x218cc70 .functor OR 1, L_0x218c840, L_0x218cb70, C4<0>, C4<0>;
L_0x218cd80 .functor AND 1, v0x21893c0_0, v0x21892d0_0, C4<1>, C4<1>;
L_0x218ce40 .functor NOT 1, v0x2189230_0, C4<0>, C4<0>, C4<0>;
L_0x218ceb0 .functor AND 1, L_0x218cd80, L_0x218ce40, C4<1>, C4<1>;
L_0x218d020 .functor OR 1, L_0x218cc70, L_0x218ceb0, C4<0>, C4<0>;
L_0x218d0e0 .functor AND 1, v0x21893c0_0, v0x21892d0_0, C4<1>, C4<1>;
L_0x218d1c0 .functor AND 1, L_0x218d0e0, v0x2189230_0, C4<1>, C4<1>;
L_0x218d280 .functor OR 1, L_0x218d020, L_0x218d1c0, C4<0>, C4<0>;
v0x21896d0_0 .net *"_ivl_0", 0 0, L_0x218c4d0;  1 drivers
v0x21897b0_0 .net *"_ivl_10", 0 0, L_0x218cb70;  1 drivers
v0x2189890_0 .net *"_ivl_12", 0 0, L_0x218cc70;  1 drivers
v0x2189980_0 .net *"_ivl_14", 0 0, L_0x218cd80;  1 drivers
v0x2189a60_0 .net *"_ivl_16", 0 0, L_0x218ce40;  1 drivers
v0x2189b90_0 .net *"_ivl_18", 0 0, L_0x218ceb0;  1 drivers
v0x2189c70_0 .net *"_ivl_2", 0 0, L_0x218c650;  1 drivers
v0x2189d50_0 .net *"_ivl_20", 0 0, L_0x218d020;  1 drivers
v0x2189e30_0 .net *"_ivl_22", 0 0, L_0x218d0e0;  1 drivers
v0x2189fa0_0 .net *"_ivl_24", 0 0, L_0x218d1c0;  1 drivers
v0x218a080_0 .net *"_ivl_4", 0 0, L_0x218c840;  1 drivers
v0x218a160_0 .net *"_ivl_6", 0 0, L_0x218ca10;  1 drivers
v0x218a240_0 .net *"_ivl_8", 0 0, L_0x218cab0;  1 drivers
v0x218a320_0 .net "f", 0 0, L_0x218d280;  alias, 1 drivers
v0x218a3e0_0 .net "x1", 0 0, v0x2189230_0;  alias, 1 drivers
v0x218a480_0 .net "x2", 0 0, v0x21892d0_0;  alias, 1 drivers
v0x218a570_0 .net "x3", 0 0, v0x21893c0_0;  alias, 1 drivers
S_0x218a7f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x215d720;
 .timescale -12 -12;
E_0x21586c0 .event anyedge, v0x218b220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x218b220_0;
    %nor/r;
    %assign/vec4 v0x218b220_0, 0;
    %wait E_0x21586c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2188810;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2189230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21892d0_0, 0;
    %assign/vec4 v0x21893c0_0, 0;
    %wait E_0x2158230;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21439f0;
    %load/vec4 v0x21893c0_0;
    %load/vec4 v0x21892d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2189230_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2189230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21892d0_0, 0;
    %assign/vec4 v0x21893c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2158230;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2188df0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2158470;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2189230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21892d0_0, 0;
    %assign/vec4 v0x21893c0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x215d720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218afa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218b220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x215d720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x218afa0_0;
    %inv;
    %store/vec4 v0x218afa0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x215d720;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2188ff0_0, v0x218b380_0, v0x218b800_0, v0x218b650_0, v0x218b5b0_0, v0x218b0e0_0, v0x218b040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x215d720;
T_7 ;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x218b180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x215d720;
T_8 ;
    %wait E_0x2158470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218b180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218b180_0, 4, 32;
    %load/vec4 v0x218b2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218b180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218b180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218b180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x218b0e0_0;
    %load/vec4 v0x218b0e0_0;
    %load/vec4 v0x218b040_0;
    %xor;
    %load/vec4 v0x218b0e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218b180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x218b180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x218b180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/truthtable1/iter3/response0/top_module.sv";
