Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_ANDarray.v" into library work
Parsing module <MUX4to1_ANDarray>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\adder_1bit.v" into library work
Parsing module <adder_1bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\SRlatch.v" into library work
Parsing module <SRlatch>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_4bitANDarray.v" into library work
Parsing module <MUX4to1_4bitANDarray>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\decoder4bit.v" into library work
Parsing module <decoder4bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Adder4.v" into library work
Parsing module <Adder4>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\PMC14495.v" into library work
Parsing module <PMC14495>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX2to1_8b.v" into library work
Parsing module <MUX2to1_8b>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Dflipflopinit.v" into library work
Parsing module <Dflipflopinit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Adder8.v" into library work
Parsing module <Adder8>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\ScoreUp.v" into library work
Parsing module <ScoreUp>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" into library work
Parsing module <register4bit_async>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_8bit.v" into library work
Parsing module <MUX4to1_8bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_16bit.v" into library work
Parsing module <MUX4to1_16bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\freqDivider.v" into library work
Parsing module <freqDivider>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\displayNumber.v" into library work
Parsing module <displayNumber>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\compare1bit.v" into library work
Parsing module <compare1bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\binaryToBCD.v" into library work
Parsing module <binaryToBCD>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updateScore.v" into library work
Parsing module <updateScore>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updatePattern.v" into library work
Parsing module <updatePattern>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" into library work
Parsing module <timing>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\sec_clk.v" into library work
Parsing module <sec_clk>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v" into library work
Parsing module <scoreRegister>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\patternRegister.v" into library work
Parsing module <patternRegister>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\inputRegister.v" into library work
Parsing module <inputRegister>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\compare4bit.v" into library work
Parsing module <compare4bit>.
Analyzing Verilog file "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" Line 42: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" Line 46: Port sum is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" Line 67: Port test is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" Line 19: Using initial value of rINIT since it is never assigned

Elaborating module <pbdebounce>.

Elaborating module <sec_clk>.

Elaborating module <Dflipflopinit>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <SRlatch>.

Elaborating module <NOR2>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" Line 34: Port Y is not connected to this instance

Elaborating module <timing>.

Elaborating module <XOR2>.

Elaborating module <AND3>.

Elaborating module <freqDivider>.
WARNING:HDLCompiler:413 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\freqDivider.v" Line 36: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:604 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" Line 48: Module instantiation should have an instance name

Elaborating module <compare4bit>.

Elaborating module <compare1bit>.

Elaborating module <AND4>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updateScore.v" Line 27: Port Co is not connected to this instance

Elaborating module <updateScore>.

Elaborating module <ScoreUp>.

Elaborating module <Adder8>.

Elaborating module <Adder4>.

Elaborating module <adder_1bit>.

Elaborating module <MUX2to1_8b>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updatePattern.v" Line 26: Port Co is not connected to this instance

Elaborating module <updatePattern>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\patternRegister.v" Line 28: Port notQ is not connected to this instance

Elaborating module <patternRegister>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" Line 30: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" Line 31: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" Line 32: Port Y is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" Line 33: Port Y is not connected to this instance

Elaborating module <register4bit_async>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v" Line 28: Port notQ is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v" Line 29: Port notQ is not connected to this instance

Elaborating module <scoreRegister>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\inputRegister.v" Line 28: Port notQ is not connected to this instance

Elaborating module <inputRegister>.
WARNING:HDLCompiler:1016 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" Line 54: Port test is not connected to this instance

Elaborating module <display>.
WARNING:HDLCompiler:872 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" Line 34: Using initial value of passMessage since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" Line 35: Using initial value of failMessage since it is never assigned

Elaborating module <binaryToBCD>.

Elaborating module <MUX4to1_16bit>.

Elaborating module <decoder4bit>.

Elaborating module <MUX4to1_4bitANDarray>.

Elaborating module <MUX4to1_ANDarray>.

Elaborating module <OR4>.

Elaborating module <MUX4to1_8bit>.

Elaborating module <displayNumber>.

Elaborating module <clkdiv>.

Elaborating module <dispsync>.

Elaborating module <PMC14495>.

Elaborating module <OR3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 42: Output port <Y> of the instance <gameStateReg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 42: Output port <notY> of the instance <gameStateReg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 42: Output port <notQ> of the instance <gameStateReg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 42: Output port <S_m> of the instance <gameStateReg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 42: Output port <R_m> of the instance <gameStateReg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 46: Output port <sum> of the instance <timing0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 67: Output port <test> of the instance <display0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\top.v" line 67: Output port <test0> of the instance <display0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 1-bit register for signal <pbshift<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <sec_clk>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\sec_clk.v".
    Found 1-bit register for signal <clk_1s>.
    Found 40-bit register for signal <cnt>.
    Found 40-bit adder for signal <cnt[39]_GND_3_o_add_2_OUT> created at line 32.
    Found 40-bit comparator greater for signal <cnt[39]_GND_3_o_LessThan_2_o> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <sec_clk> synthesized.

Synthesizing Unit <Dflipflopinit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Dflipflopinit.v".
    Summary:
	no macro.
Unit <Dflipflopinit> synthesized.

Synthesizing Unit <SRlatch>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\SRlatch.v".
    Summary:
	no macro.
Unit <SRlatch> synthesized.

Synthesizing Unit <timing>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" line 34: Output port <Y> of the instance <stateStorage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" line 34: Output port <notY> of the instance <stateStorage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" line 34: Output port <S_m> of the instance <stateStorage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\timing.v" line 34: Output port <R_m> of the instance <stateStorage> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <timing> synthesized.

Synthesizing Unit <freqDivider>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\freqDivider.v".
    Found 4-bit register for signal <sum>.
    Found 1-bit register for signal <reset>.
    Found 4-bit adder for signal <sum[3]_GND_13_o_add_3_OUT> created at line 36.
    Found 4-bit comparator greater for signal <sum[3]_freq[3]_LessThan_2_o> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <freqDivider> synthesized.

Synthesizing Unit <compare4bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\compare4bit.v".
    Summary:
	no macro.
Unit <compare4bit> synthesized.

Synthesizing Unit <compare1bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\compare1bit.v".
    Summary:
	no macro.
Unit <compare1bit> synthesized.

Synthesizing Unit <updateScore>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updateScore.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updateScore.v" line 27: Output port <Co> of the instance <m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <updateScore> synthesized.

Synthesizing Unit <ScoreUp>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\ScoreUp.v".
    Summary:
	no macro.
Unit <ScoreUp> synthesized.

Synthesizing Unit <Adder8>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Adder8.v".
    Summary:
	no macro.
Unit <Adder8> synthesized.

Synthesizing Unit <Adder4>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\Adder4.v".
    Summary:
	no macro.
Unit <Adder4> synthesized.

Synthesizing Unit <adder_1bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\adder_1bit.v".
    Summary:
Unit <adder_1bit> synthesized.

Synthesizing Unit <MUX2to1_8b>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX2to1_8b.v".
    Summary:
	no macro.
Unit <MUX2to1_8b> synthesized.

Synthesizing Unit <updatePattern>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updatePattern.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\updatePattern.v" line 26: Output port <Co> of the instance <m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <updatePattern> synthesized.

Synthesizing Unit <patternRegister>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\patternRegister.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\patternRegister.v" line 28: Output port <notQ> of the instance <m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <patternRegister> synthesized.

Synthesizing Unit <register4bit_async>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 30: Output port <Y> of the instance <bit0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 30: Output port <notY> of the instance <bit0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 30: Output port <S_m> of the instance <bit0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 30: Output port <R_m> of the instance <bit0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 31: Output port <Y> of the instance <bit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 31: Output port <notY> of the instance <bit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 31: Output port <S_m> of the instance <bit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 31: Output port <R_m> of the instance <bit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 32: Output port <Y> of the instance <bit2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 32: Output port <notY> of the instance <bit2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 32: Output port <S_m> of the instance <bit2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 32: Output port <R_m> of the instance <bit2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 33: Output port <Y> of the instance <bit3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 33: Output port <notY> of the instance <bit3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 33: Output port <S_m> of the instance <bit3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\register4bit_async.v" line 33: Output port <R_m> of the instance <bit3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <register4bit_async> synthesized.

Synthesizing Unit <scoreRegister>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v" line 28: Output port <notQ> of the instance <r0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\scoreRegister.v" line 29: Output port <notQ> of the instance <r1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <scoreRegister> synthesized.

Synthesizing Unit <inputRegister>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\inputRegister.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\inputRegister.v" line 28: Output port <notQ> of the instance <r0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <inputRegister> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v".
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" line 54: Output port <test> of the instance <m1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\joshua\Documents\GitHub\finalProject\top_module\display.v" line 54: Output port <test0> of the instance <m1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <display> synthesized.

Synthesizing Unit <binaryToBCD>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\binaryToBCD.v".
    Found 9-bit subtractor for signal <GND_29_o_GND_29_o_sub_8_OUT> created at line 42.
    Found 9-bit subtractor for signal <GND_29_o_GND_29_o_sub_12_OUT> created at line 43.
    Found 32-bit subtractor for signal <GND_29_o_GND_29_o_sub_13_OUT> created at line 43.
    Found 4x4-bit multiplier for signal <GND_29_o_PWR_29_o_MuLt_10_OUT> created at line 43.
    Found 8-bit comparator greater for signal <in[7]_GND_29_o_LessThan_1_o> created at line 32
    Found 8-bit comparator greater for signal <in[7]_GND_29_o_LessThan_2_o> created at line 35
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <binaryToBCD> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_30_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_30_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_30_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_30_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <div_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_31_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_31_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_31_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_31_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_63_OUT[31:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_4u> synthesized.

Synthesizing Unit <mod_32u_4u>.
    Related source file is "".
    Found 36-bit adder for signal <n2401> created at line 0.
    Found 36-bit adder for signal <GND_32_o_b[3]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <n2405> created at line 0.
    Found 35-bit adder for signal <GND_32_o_b[3]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <n2409> created at line 0.
    Found 34-bit adder for signal <GND_32_o_b[3]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <n2413> created at line 0.
    Found 33-bit adder for signal <GND_32_o_b[3]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <n2417> created at line 0.
    Found 32-bit adder for signal <a[31]_b[3]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2421> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2425> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2429> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2433> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2437> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2441> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2445> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2449> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2453> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2457> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2461> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_32_o_add_65_OUT> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_4u> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_34_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_34_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_34_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_34_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_34_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_34_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_34_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_34_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

Synthesizing Unit <MUX4to1_16bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_16bit.v".
    Summary:
	no macro.
Unit <MUX4to1_16bit> synthesized.

Synthesizing Unit <decoder4bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\decoder4bit.v".
    Summary:
	no macro.
Unit <decoder4bit> synthesized.

Synthesizing Unit <MUX4to1_4bitANDarray>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_4bitANDarray.v".
    Summary:
	no macro.
Unit <MUX4to1_4bitANDarray> synthesized.

Synthesizing Unit <MUX4to1_ANDarray>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_ANDarray.v".
    Summary:
	no macro.
Unit <MUX4to1_ANDarray> synthesized.

Synthesizing Unit <MUX4to1_8bit>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\MUX4to1_8bit.v".
    Summary:
	no macro.
Unit <MUX4to1_8bit> synthesized.

Synthesizing Unit <displayNumber>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\displayNumber.v".
    Summary:
	no macro.
Unit <displayNumber> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\clkdiv.v".
    Found 2-bit register for signal <sum>.
    Found 2-bit adder for signal <sum[1]_GND_42_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\dispsync.v".
    Summary:
	no macro.
Unit <dispsync> synthesized.

Synthesizing Unit <PMC14495>.
    Related source file is "C:\Users\joshua\Documents\GitHub\finalProject\top_module\PMC14495.v".
    Summary:
	no macro.
Unit <PMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 212
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 169
 32-bit subtractor                                     : 1
 33-bit adder                                          : 6
 34-bit adder                                          : 6
 35-bit adder                                          : 6
 36-bit adder                                          : 6
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit adder                                           : 2
 40-bit adder                                          : 1
 8-bit adder                                           : 5
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 9
 1-bit register                                        : 5
 2-bit register                                        : 1
 4-bit register                                        : 2
 40-bit register                                       : 1
# Comparators                                          : 146
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 113
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 2
 40-bit comparator greater                             : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3981
 1-bit 2-to-1 multiplexer                              : 3968
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <binaryToBCD>.
	Multiplier <Mmult_GND_29_o_PWR_29_o_MuLt_10_OUT> in block <binaryToBCD> and adder/subtractor <Msub_GND_29_o_GND_29_o_sub_12_OUT> in block <binaryToBCD> are combined into a MAC<Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT>.
Unit <binaryToBCD> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <sum>: 1 register on signal <sum>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <freqDivider>.
The following registers are absorbed into counter <sum>: 1 register on signal <sum>.
Unit <freqDivider> synthesized (advanced).

Synthesizing (advanced) Unit <sec_clk>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <sec_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 4x4-to-9-bit MAC                                      : 1
# Adders/Subtractors                                   : 141
 32-bit adder                                          : 64
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 2
 8-bit adder                                           : 8
 9-bit subtractor                                      : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
 40-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 146
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 113
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 2
 40-bit comparator greater                             : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 3979
 1-bit 2-to-1 multiplexer                              : 3968
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Dflipflopinit : the following signal(s) form a combinatorial loop: w_Y, w_notY.
WARNING:Xst:2170 - Unit Dflipflopinit : the following signal(s) form a combinatorial loop: Q, notQ.

Optimizing unit <Dflipflopinit> ...

Optimizing unit <PMC14495> ...

Optimizing unit <MUX2to1_8b> ...

Optimizing unit <top> ...

Optimizing unit <binaryToBCD> ...

Optimizing unit <mod_8u_4u> ...

Optimizing unit <mod_32u_4u> ...

Optimizing unit <timing> ...
WARNING:Xst:1293 - FF/Latch <div1/sum_3> has a constant value of 0 in block <timing>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <div1/sum_3> has a constant value of 0 in block <timing>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8201
#      AND2                        : 213
#      AND3                        : 18
#      AND4                        : 7
#      GND                         : 1
#      INV                         : 132
#      LUT1                        : 45
#      LUT2                        : 98
#      LUT3                        : 1205
#      LUT4                        : 206
#      LUT5                        : 1977
#      LUT6                        : 456
#      MUXCY                       : 1959
#      MUXF7                       : 17
#      OR2                         : 87
#      OR3                         : 4
#      OR4                         : 31
#      VCC                         : 1
#      XOR2                        : 5
#      XORCY                       : 1739
# FlipFlops/Latches                : 54
#      FD                          : 7
#      FDE                         : 7
#      FDR                         : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 5
#      OBUF                        : 20
# Logical                          : 72
#      NOR2                        : 72

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  202800     0%  
 Number of Slice LUTs:                 4119  out of  101400     4%  
    Number used as Logic:              4119  out of  101400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4120
   Number with an unused Flip Flop:    4066  out of   4120    98%  
   Number with an unused LUT:             1  out of   4120     0%  
   Number of fully used LUT-FF pairs:    53  out of   4120     1%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    400     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
board_clk                          | BUFGP                  | 43    |
sec_clk0/clk_1s                    | NONE(aj0/pbreg)        | 11    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 49.029ns (Maximum Frequency: 20.396MHz)
   Minimum input arrival time before clock: 16.485ns
   Maximum output required time after clock: 237.833ns
   Maximum combinational path delay: 205.290ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'board_clk'
  Clock period: 2.955ns (frequency: 338.466MHz)
  Total number of paths / destination ports: 3612 / 84
-------------------------------------------------------------------------
Delay:               2.955ns (Levels of Logic = 9)
  Source:            sec_clk0/cnt_4 (FF)
  Destination:       sec_clk0/cnt_0 (FF)
  Source Clock:      board_clk rising
  Destination Clock: board_clk rising

  Data Path: sec_clk0/cnt_4 to sec_clk0/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.731  sec_clk0/cnt_4 (sec_clk0/cnt_4)
     LUT5:I0->O            1   0.053   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_lut<0> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<0> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<1> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<2> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<3> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<4> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<5> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<5>)
     MUXCY:CI->O           1   0.178   0.413  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<6> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<6>)
     LUT6:I5->O           41   0.053   0.554  sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<7> (sec_clk0/Mcompar_cnt[39]_GND_3_o_LessThan_2_o_cy<7>)
     FDR:R                     0.325          sec_clk0/cnt_0
    ----------------------------------------
    Total                      2.955ns (1.257ns logic, 1.698ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sec_clk0/clk_1s'
  Clock period: 49.029ns (frequency: 20.396MHz)
  Total number of paths / destination ports: 75149 / 14
-------------------------------------------------------------------------
Delay:               49.029ns (Levels of Logic = 62)
  Source:            timing0/div0/reset (FF)
  Destination:       timing0/div0/sum_3 (FF)
  Source Clock:      sec_clk0/clk_1s rising
  Destination Clock: sec_clk0/clk_1s rising

  Data Path: timing0/div0/reset to timing0/div0/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.739  timing0/div0/reset (timing0/div0/reset)
     XOR2:I0->O            3   0.053   0.413  timing0/xor0 (timing0/xorOut)
     INV:I->O              2   0.393   0.731  timing0/stateStorage/inv0 (timing0/stateStorage/w_notC)
     AND2:I1->O            1   0.067   0.725  timing0/stateStorage/notC_and_notD (timing0/stateStorage/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/clr_or_notDnotC (timing0/stateStorage/wR_m)
     NOR2:I0->O            2   0.053   0.745  timing0/stateStorage/master/nor1 (timing0/stateStorage/w_Y)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/C_and_Y (timing0/stateStorage/w_C_and_Y)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/set_or_CY (timing0/stateStorage/wS_s)
     NOR2:I0->O            4   0.053   0.759  timing0/stateStorage/slave/nor0 (timing0/w_notQ)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/notC_and_D (timing0/stateStorage/w_notC_and_D)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/set_or_DnotC (timing0/stateStorage/wS_m)
     NOR2:I0->O            2   0.053   0.745  timing0/stateStorage/master/nor0 (timing0/stateStorage/w_notY)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/C_and_notY (timing0/stateStorage/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/clr_or_CnotY (timing0/stateStorage/wR_s)
     NOR2:I0->O           48   0.053   0.555  timing0/stateStorage/slave/nor1 (w_rclk)
     INV:I->O              2   0.393   0.731  pReg0/m0/bit0/inv0 (pReg0/m0/bit0/w_notC)
     AND2:I1->O            1   0.067   0.725  pReg0/m0/bit0/notC_and_notD (pReg0/m0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit0/clr_or_notDnotC (pReg0/m0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit0/master/nor1 (pReg0/m0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit0/master/nor0 (pReg0/m0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit0/C_and_notY (pReg0/m0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit0/clr_or_CnotY (pReg0/m0/bit0/wR_s)
     NOR2:I0->O            8   0.053   0.531  pReg0/m0/bit0/slave/nor1 (upP0/m0/XLXN_15)
     LUT2:I0->O            2   0.053   0.405  upP0/m0/XLXI_2/Mxor_S_xo<0>1 (w_nextPattern<1>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit1/inv1 (pReg0/m0/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit1/notC_and_notD (pReg0/m0/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit1/clr_or_notDnotC (pReg0/m0/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit1/master/nor1 (pReg0/m0/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit1/master/nor0 (pReg0/m0/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit1/C_and_notY (pReg0/m0/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit1/clr_or_CnotY (pReg0/m0/bit1/wR_s)
     NOR2:I0->O            7   0.053   0.525  pReg0/m0/bit1/slave/nor1 (w_currentPattern<1>)
     LUT3:I1->O            2   0.053   0.405  upP0/m0/XLXI_3/Mxor_S_xo<0>1 (w_nextPattern<2>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit2/inv1 (pReg0/m0/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit2/notC_and_notD (pReg0/m0/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit2/clr_or_notDnotC (pReg0/m0/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit2/master/nor1 (pReg0/m0/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit2/master/nor0 (pReg0/m0/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit2/C_and_notY (pReg0/m0/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit2/clr_or_CnotY (pReg0/m0/bit2/wR_s)
     NOR2:I0->O            6   0.053   0.668  pReg0/m0/bit2/slave/nor1 (w_currentPattern<2>)
     LUT4:I0->O            2   0.053   0.405  upP0/m0/XLXI_4/Mxor_S_xo<0>1 (w_nextPattern<3>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit3/inv1 (pReg0/m0/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit3/notC_and_notD (pReg0/m0/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit3/clr_or_notDnotC (pReg0/m0/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit3/master/nor1 (pReg0/m0/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit3/master/nor0 (pReg0/m0/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit3/C_and_notY (pReg0/m0/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit3/clr_or_CnotY (pReg0/m0/bit3/wR_s)
     NOR2:I0->O            5   0.053   0.766  pReg0/m0/bit3/slave/nor1 (w_currentPattern<3>)
     XOR2:I0->O            1   0.053   0.399  compare0/bit3comp/xor0 (compare0/bit3comp/xorOut)
     INV:I->O              1   0.393   0.602  compare0/bit3comp/inv0 (compare0/bit3)
     AND4:I3->O           17   0.190   0.505  compare0/and0 (w_roundResult)
     INV:I->O              1   0.393   0.739  gameStateReg/inv1 (gameStateReg/w_notD)
     AND2:I0->O            1   0.053   0.725  gameStateReg/notC_and_notD (gameStateReg/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  gameStateReg/clr_or_notDnotC (gameStateReg/wR_m)
     NOR2:I0->O            2   0.053   0.731  gameStateReg/master/nor1 (gameStateReg/w_Y)
     NOR2:I1->O            2   0.067   0.745  gameStateReg/master/nor0 (gameStateReg/w_notY)
     AND2:I0->O            1   0.053   0.725  gameStateReg/C_and_notY (gameStateReg/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  gameStateReg/clr_or_CnotY (gameStateReg/wR_s)
     NOR2:I0->O            2   0.053   0.745  gameStateReg/slave/nor1 (w_gameState)
     AND3:I0->O            4   0.053   0.433  timing0/and0 (timing0/div0count)
     LUT5:I4->O            1   0.053   0.000  timing0/div0/sum_2_rstpot (timing0/div0/sum_2_rstpot)
     FD:D                      0.011          timing0/div0/sum_2
    ----------------------------------------
    Total                     49.029ns (6.390ns logic, 42.639ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sec_clk0/clk_1s'
  Total number of paths / destination ports: 146 / 6
-------------------------------------------------------------------------
Offset:              16.485ns (Levels of Logic = 22)
  Source:            SW<0> (PAD)
  Destination:       timing0/div0/sum_3 (FF)
  Destination Clock: sec_clk0/clk_1s rising

  Data Path: SW<0> to timing0/div0/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.405  SW_0_IBUF (SW_0_IBUF)
     INV:I->O              1   0.393   0.739  iReg0/r0/bit0/inv1 (iReg0/r0/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  iReg0/r0/bit0/notC_and_notD (iReg0/r0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  iReg0/r0/bit0/clr_or_notDnotC (iReg0/r0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  iReg0/r0/bit0/master/nor1 (iReg0/r0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  iReg0/r0/bit0/master/nor0 (iReg0/r0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  iReg0/r0/bit0/C_and_notY (iReg0/r0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  iReg0/r0/bit0/clr_or_CnotY (iReg0/r0/bit0/wR_s)
     NOR2:I0->O            2   0.053   0.731  iReg0/r0/bit0/slave/nor1 (w_currentInput<0>)
     XOR2:I1->O            1   0.067   0.399  compare0/bit0comp/xor0 (compare0/bit0comp/xorOut)
     INV:I->O              1   0.393   0.739  compare0/bit0comp/inv0 (compare0/bit0)
     AND4:I0->O           17   0.053   0.505  compare0/and0 (w_roundResult)
     INV:I->O              1   0.393   0.739  gameStateReg/inv1 (gameStateReg/w_notD)
     AND2:I0->O            1   0.053   0.725  gameStateReg/notC_and_notD (gameStateReg/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  gameStateReg/clr_or_notDnotC (gameStateReg/wR_m)
     NOR2:I0->O            2   0.053   0.731  gameStateReg/master/nor1 (gameStateReg/w_Y)
     NOR2:I1->O            2   0.067   0.745  gameStateReg/master/nor0 (gameStateReg/w_notY)
     AND2:I0->O            1   0.053   0.725  gameStateReg/C_and_notY (gameStateReg/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  gameStateReg/clr_or_CnotY (gameStateReg/wR_s)
     NOR2:I0->O            2   0.053   0.745  gameStateReg/slave/nor1 (w_gameState)
     AND3:I0->O            4   0.053   0.433  timing0/and0 (timing0/div0count)
     LUT5:I4->O            1   0.053   0.000  timing0/div0/sum_2_rstpot (timing0/div0/sum_2_rstpot)
     FD:D                      0.011          timing0/div0/sum_2
    ----------------------------------------
    Total                     16.485ns (2.242ns logic, 14.243ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sec_clk0/clk_1s'
  Total number of paths / destination ports: 23216769896517933000000000000000000000000000000000000000000000000000000000000000000000000 / 15
-------------------------------------------------------------------------
Offset:              237.833ns (Levels of Logic = 459)
  Source:            timing0/div0/reset (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      sec_clk0/clk_1s rising

  Data Path: timing0/div0/reset to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.739  timing0/div0/reset (timing0/div0/reset)
     XOR2:I0->O            3   0.053   0.413  timing0/xor0 (timing0/xorOut)
     INV:I->O              2   0.393   0.731  timing0/stateStorage/inv0 (timing0/stateStorage/w_notC)
     AND2:I1->O            1   0.067   0.725  timing0/stateStorage/notC_and_notD (timing0/stateStorage/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/clr_or_notDnotC (timing0/stateStorage/wR_m)
     NOR2:I0->O            2   0.053   0.745  timing0/stateStorage/master/nor1 (timing0/stateStorage/w_Y)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/C_and_Y (timing0/stateStorage/w_C_and_Y)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/set_or_CY (timing0/stateStorage/wS_s)
     NOR2:I0->O            4   0.053   0.759  timing0/stateStorage/slave/nor0 (timing0/w_notQ)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/notC_and_D (timing0/stateStorage/w_notC_and_D)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/set_or_DnotC (timing0/stateStorage/wS_m)
     NOR2:I0->O            2   0.053   0.745  timing0/stateStorage/master/nor0 (timing0/stateStorage/w_notY)
     AND2:I0->O            1   0.053   0.725  timing0/stateStorage/C_and_notY (timing0/stateStorage/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  timing0/stateStorage/clr_or_CnotY (timing0/stateStorage/wR_s)
     NOR2:I0->O           48   0.053   0.555  timing0/stateStorage/slave/nor1 (w_rclk)
     INV:I->O              2   0.393   0.731  pReg0/m0/bit0/inv0 (pReg0/m0/bit0/w_notC)
     AND2:I1->O            1   0.067   0.725  pReg0/m0/bit0/notC_and_notD (pReg0/m0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit0/clr_or_notDnotC (pReg0/m0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit0/master/nor1 (pReg0/m0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit0/master/nor0 (pReg0/m0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit0/C_and_notY (pReg0/m0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit0/clr_or_CnotY (pReg0/m0/bit0/wR_s)
     NOR2:I0->O            8   0.053   0.531  pReg0/m0/bit0/slave/nor1 (upP0/m0/XLXN_15)
     LUT2:I0->O            2   0.053   0.405  upP0/m0/XLXI_2/Mxor_S_xo<0>1 (w_nextPattern<1>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit1/inv1 (pReg0/m0/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit1/notC_and_notD (pReg0/m0/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit1/clr_or_notDnotC (pReg0/m0/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit1/master/nor1 (pReg0/m0/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit1/master/nor0 (pReg0/m0/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit1/C_and_notY (pReg0/m0/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit1/clr_or_CnotY (pReg0/m0/bit1/wR_s)
     NOR2:I0->O            7   0.053   0.525  pReg0/m0/bit1/slave/nor1 (w_currentPattern<1>)
     LUT3:I1->O            2   0.053   0.405  upP0/m0/XLXI_3/Mxor_S_xo<0>1 (w_nextPattern<2>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit2/inv1 (pReg0/m0/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit2/notC_and_notD (pReg0/m0/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit2/clr_or_notDnotC (pReg0/m0/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit2/master/nor1 (pReg0/m0/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit2/master/nor0 (pReg0/m0/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit2/C_and_notY (pReg0/m0/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit2/clr_or_CnotY (pReg0/m0/bit2/wR_s)
     NOR2:I0->O            6   0.053   0.668  pReg0/m0/bit2/slave/nor1 (w_currentPattern<2>)
     LUT4:I0->O            2   0.053   0.405  upP0/m0/XLXI_4/Mxor_S_xo<0>1 (w_nextPattern<3>)
     INV:I->O              1   0.393   0.739  pReg0/m0/bit3/inv1 (pReg0/m0/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit3/notC_and_notD (pReg0/m0/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit3/clr_or_notDnotC (pReg0/m0/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  pReg0/m0/bit3/master/nor1 (pReg0/m0/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  pReg0/m0/bit3/master/nor0 (pReg0/m0/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  pReg0/m0/bit3/C_and_notY (pReg0/m0/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  pReg0/m0/bit3/clr_or_CnotY (pReg0/m0/bit3/wR_s)
     NOR2:I0->O            5   0.053   0.766  pReg0/m0/bit3/slave/nor1 (w_currentPattern<3>)
     XOR2:I0->O            1   0.053   0.399  compare0/bit3comp/xor0 (compare0/bit3comp/xorOut)
     INV:I->O              1   0.393   0.602  compare0/bit3comp/inv0 (compare0/bit3)
     AND4:I3->O           17   0.190   0.505  compare0/and0 (w_roundResult)
     INV:I->O              8   0.393   0.771  upS0/m0/XLXI_4/XLXI_139 (upS0/m0/XLXI_4/XLXN_34)
     AND2:I1->O            1   0.067   0.739  upS0/m0/XLXI_4/XLXI_124 (upS0/m0/XLXI_4/XLXN_70)
     OR2:I0->O             2   0.053   0.405  upS0/m0/XLXI_4/XLXI_39 (w_nextScore<0>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit0/inv1 (sReg0/r0/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit0/notC_and_notD (sReg0/r0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit0/clr_or_notDnotC (sReg0/r0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit0/master/nor1 (sReg0/r0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit0/master/nor0 (sReg0/r0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit0/C_and_notY (sReg0/r0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit0/clr_or_CnotY (sReg0/r0/bit0/wR_s)
     NOR2:I0->O            7   0.053   0.525  sReg0/r0/bit0/slave/nor1 (display0/w_converterOut<0>)
     LUT2:I0->O            1   0.053   0.739  upS0/m0/XLXI_2/XLXI_1/XLXI_2/Mxor_S_xo<0>1 (upS0/m0/XLXN_1<1>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_108 (upS0/m0/XLXI_4/XLXN_63)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_40 (w_nextScore<1>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit1/inv1 (sReg0/r0/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit1/notC_and_notD (sReg0/r0/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit1/clr_or_notDnotC (sReg0/r0/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit1/master/nor1 (sReg0/r0/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit1/master/nor0 (sReg0/r0/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit1/C_and_notY (sReg0/r0/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit1/clr_or_CnotY (sReg0/r0/bit1/wR_s)
     NOR2:I0->O           13   0.053   0.493  sReg0/r0/bit1/slave/nor1 (w_currentScore<1>)
     LUT3:I2->O            1   0.053   0.739  upS0/m0/XLXI_2/XLXI_1/XLXI_3/Mxor_S_xo<0>1 (upS0/m0/XLXN_1<2>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_109 (upS0/m0/XLXI_4/XLXN_64)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_41 (w_nextScore<2>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit2/inv1 (sReg0/r0/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit2/notC_and_notD (sReg0/r0/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit2/clr_or_notDnotC (sReg0/r0/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit2/master/nor1 (sReg0/r0/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit2/master/nor0 (sReg0/r0/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit2/C_and_notY (sReg0/r0/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit2/clr_or_CnotY (sReg0/r0/bit2/wR_s)
     NOR2:I0->O           15   0.053   0.505  sReg0/r0/bit2/slave/nor1 (w_currentScore<2>)
     LUT3:I2->O            5   0.053   0.440  upS0/m0/XLXN_1<3>11 (upS0/m0/XLXN_1<3>_bdd0)
     LUT2:I1->O            1   0.053   0.739  upS0/m0/XLXN_1<3>1 (upS0/m0/XLXN_1<3>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_111 (upS0/m0/XLXI_4/XLXN_65)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_42 (w_nextScore<3>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit3/inv1 (sReg0/r0/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit3/notC_and_notD (sReg0/r0/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit3/clr_or_notDnotC (sReg0/r0/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit3/master/nor1 (sReg0/r0/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit3/master/nor0 (sReg0/r0/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit3/C_and_notY (sReg0/r0/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit3/clr_or_CnotY (sReg0/r0/bit3/wR_s)
     NOR2:I0->O           15   0.053   0.694  sReg0/r0/bit3/slave/nor1 (w_currentScore<3>)
     LUT3:I0->O            1   0.053   0.739  upS0/m0/XLXN_1<4>1 (upS0/m0/XLXN_1<4>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_112 (upS0/m0/XLXI_4/XLXN_66)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_43 (w_nextScore<4>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit0/inv1 (sReg0/r1/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit0/notC_and_notD (sReg0/r1/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit0/clr_or_notDnotC (sReg0/r1/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit0/master/nor1 (sReg0/r1/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit0/master/nor0 (sReg0/r1/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit0/C_and_notY (sReg0/r1/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit0/clr_or_CnotY (sReg0/r1/bit0/wR_s)
     NOR2:I0->O           13   0.053   0.565  sReg0/r1/bit0/slave/nor1 (w_currentScore<4>)
     LUT4:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<5>1 (upS0/m0/XLXN_1<5>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_113 (upS0/m0/XLXI_4/XLXN_67)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_44 (w_nextScore<5>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit1/inv1 (sReg0/r1/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit1/notC_and_notD (sReg0/r1/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit1/clr_or_notDnotC (sReg0/r1/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit1/master/nor1 (sReg0/r1/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit1/master/nor0 (sReg0/r1/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit1/C_and_notY (sReg0/r1/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit1/clr_or_CnotY (sReg0/r1/bit1/wR_s)
     NOR2:I0->O           12   0.053   0.674  sReg0/r1/bit1/slave/nor1 (w_currentScore<5>)
     LUT5:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<6>1 (upS0/m0/XLXN_1<6>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_114 (upS0/m0/XLXI_4/XLXN_68)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_45 (w_nextScore<6>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit2/inv1 (sReg0/r1/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit2/notC_and_notD (sReg0/r1/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit2/clr_or_notDnotC (sReg0/r1/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit2/master/nor1 (sReg0/r1/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit2/master/nor0 (sReg0/r1/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit2/C_and_notY (sReg0/r1/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit2/clr_or_CnotY (sReg0/r1/bit2/wR_s)
     NOR2:I0->O           11   0.053   0.701  sReg0/r1/bit2/slave/nor1 (w_currentScore<6>)
     LUT6:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<7>1 (upS0/m0/XLXN_1<7>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_115 (upS0/m0/XLXI_4/XLXN_69)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_46 (w_nextScore<7>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit3/inv1 (sReg0/r1/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit3/notC_and_notD (sReg0/r1/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit3/clr_or_notDnotC (sReg0/r1/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit3/master/nor1 (sReg0/r1/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit3/master/nor0 (sReg0/r1/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit3/C_and_notY (sReg0/r1/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit3/clr_or_CnotY (sReg0/r1/bit3/wR_s)
     NOR2:I0->O           10   0.053   0.784  sReg0/r1/bit3/slave/nor1 (w_currentScore<7>)
     LUT5:I0->O            1   0.053   0.602  display0/converter/in[7]_PWR_29_o_mod_6/Mmux_o3_SW0 (N48)
     LUT6:I3->O            3   0.053   0.427  display0/converter/in[7]_PWR_29_o_mod_6/Mmux_o3 (display0/converter/in[7]_PWR_29_o_mod_6_OUT<2>)
     LUT2:I1->O            1   0.053   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_lut<2> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<2> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<3> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<4> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<5> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<6> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<6>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<7> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<7>)
     XORCY:CI->O         181   0.320   0.584  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_xor<8> (display0/converter/GND_29_o_PWR_29_o_div_8/Madd_GND_31_o_b[3]_add_7_OUT_Madd_cy<30>)
     INV:I->O              1   0.067   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_lut<23>1_INV_0 (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_lut<23>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<23> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<24> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<25> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<26> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<26>)
     XORCY:CI->O           5   0.320   0.752  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_xor<27> (display0/converter/GND_29_o_PWR_29_o_mod_9/a[31]_GND_32_o_add_19_OUT<27>)
     LUT5:I0->O            1   0.053   0.485  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o2_SW1 (N94)
     LUT6:I4->O           33   0.053   0.788  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o)
     LUT4:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[26]_a[31]_MUX_1796_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[26]_a[31]_MUX_1796_o)
     LUT4:I0->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0012_INV_1578_o2_SW0 (N52)
     LUT6:I5->O           34   0.053   0.892  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0012_INV_1578_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o1)
     LUT6:I0->O            5   0.053   0.629  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[24]_a[31]_MUX_1830_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[24]_a[31]_MUX_1830_o)
     LUT6:I3->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2_SW0 (N50)
     LUT6:I5->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2_G (N125)
     MUXF7:I1->O          39   0.217   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[26]_a[31]_MUX_1860_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[26]_a[31]_MUX_1860_o)
     LUT4:I0->O            1   0.053   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o22 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o21)
     LUT6:I5->O           40   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o23 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o)
     LUT5:I0->O            6   0.053   0.758  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[23]_a[31]_MUX_1895_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[23]_a[31]_MUX_1895_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24_SW0_G (N129)
     MUXF7:I1->O           1   0.217   0.485  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24_SW0 (N88)
     LUT6:I4->O           41   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o)
     LUT5:I0->O            5   0.053   0.752  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[25]_a[31]_MUX_1925_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[25]_a[31]_MUX_1925_o)
     LUT6:I1->O            1   0.053   0.739  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o25_SW1 (N100)
     LUT6:I0->O           49   0.053   0.881  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o25 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[18]_a[31]_MUX_1964_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[18]_a[31]_MUX_1964_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<3>)
     MUXCY:CI->O          38   0.178   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0017_INV_1743_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[25]_a[31]_MUX_1989_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[25]_a[31]_MUX_1989_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_lut<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_lut<3>)
     MUXCY:S->O           33   0.454   0.566  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<3>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0018_INV_1776_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[16]_a[31]_MUX_2030_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[16]_a[31]_MUX_2030_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<2>)
     MUXCY:CI->O          35   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<3>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0019_INV_1809_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[15]_a[31]_MUX_2063_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[15]_a[31]_MUX_2063_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<3>)
     LUT5:I4->O           75   0.053   0.887  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0020_INV_1842_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[14]_a[31]_MUX_2096_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[14]_a[31]_MUX_2096_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<3>)
     LUT6:I5->O           45   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0021_INV_1875_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[16]_a[31]_MUX_2126_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[16]_a[31]_MUX_2126_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<4>)
     MUXCY:CI->O          48   0.178   0.881  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0022_INV_1908_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[12]_a[31]_MUX_2162_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[12]_a[31]_MUX_2162_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<3>)
     MUXCY:CI->O          43   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<4>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0023_INV_1941_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[11]_a[31]_MUX_2195_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[11]_a[31]_MUX_2195_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<3>)
     MUXCY:CI->O          45   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<4>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0024_INV_1974_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[10]_a[31]_MUX_2228_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[10]_a[31]_MUX_2228_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<4>)
     LUT5:I4->O           95   0.053   0.891  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0025_INV_2007_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[9]_a[31]_MUX_2261_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[9]_a[31]_MUX_2261_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<4>)
     LUT6:I5->O           55   0.053   0.883  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0026_INV_2040_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[11]_a[31]_MUX_2291_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[11]_a[31]_MUX_2291_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<5>)
     MUXCY:CI->O          58   0.178   0.883  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0027_INV_2073_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[7]_a[31]_MUX_2327_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[7]_a[31]_MUX_2327_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<4>)
     MUXCY:CI->O          53   0.178   0.570  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<5>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0028_INV_2106_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[6]_a[31]_MUX_2360_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[6]_a[31]_MUX_2360_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<4>)
     MUXCY:CI->O          55   0.178   0.571  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<5>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0029_INV_2139_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[5]_a[31]_MUX_2393_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[5]_a[31]_MUX_2393_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<4>)
     MUXCY:CI->O           5   0.178   0.440  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<5>)
     LUT5:I4->O          110   0.053   0.895  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0030_INV_2172_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[4]_a[31]_MUX_2426_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[4]_a[31]_MUX_2426_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<5>)
     LUT6:I5->O           91   0.053   0.890  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0031_INV_2205_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[6]_a[31]_MUX_2456_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[6]_a[31]_MUX_2456_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<5>)
     MUXCY:CI->O           3   0.178   0.427  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<6>)
     LUT6:I5->O           37   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0032_INV_2238_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[5]_a[31]_MUX_2489_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[5]_a[31]_MUX_2489_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<5>)
     MUXCY:CI->O           2   0.178   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<6>)
     LUT3:I2->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<7>_G (N119)
     MUXF7:I1->O           9   0.217   0.778  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0033_INV_2271_o)
     LUT6:I1->O            1   0.053   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_lut<3> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_lut<3>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<3> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<4> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<5> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<5>)
     XORCY:CI->O           1   0.320   0.413  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_xor<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_6)
     LUT2:I1->O            1   0.053   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_lut<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_lut<6>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<6>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<7> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<7>)
     XORCY:CI->O           2   0.320   0.405  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_xor<8> (display0/converter/GND_29_o_GND_29_o_sub_12_OUT<8>)
     INV:I->O              1   0.067   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_lut<8>_INV_0 (display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_lut<8>)
     MUXCY:S->O            0   0.291   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_cy<8> (display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_cy<8>)
     XORCY:CI->O         189   0.320   0.600  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_xor<9> (display0/converter/GND_29_o_PWR_29_o_div_13/Madd_GND_34_o_b[6]_add_11_OUT_Madd_cy<29>)
     LUT1:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>_rt (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>_rt)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<24> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<25> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<26> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<27> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<28> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<29> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<30> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<30>)
     XORCY:CI->O           6   0.320   0.518  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_xor<31> (display0/converter/GND_29_o_PWR_29_o_mod_14/a[31]_GND_32_o_add_21_OUT<31>)
     LUT2:I0->O            2   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[31]_a[31]_MUX_1791_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[31]_a[31]_MUX_1791_o)
     LUT6:I0->O           37   0.053   0.789  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0012_INV_1578_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o1)
     LUT4:I0->O            4   0.053   0.622  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[24]_a[31]_MUX_1830_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[24]_a[31]_MUX_1830_o)
     LUT6:I3->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o2_SW0 (N58)
     LUT6:I5->O           40   0.053   0.893  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o1)
     LUT6:I0->O            5   0.053   0.440  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[26]_a[31]_MUX_1860_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[26]_a[31]_MUX_1860_o)
     LUT6:I5->O            1   0.053   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o2_SW0 (N56)
     LUT6:I5->O           37   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o)
     LUT5:I0->O            5   0.053   0.752  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[23]_a[31]_MUX_1895_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[23]_a[31]_MUX_1895_o)
     LUT5:I0->O            1   0.053   0.739  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o24_SW0 (N92)
     LUT6:I0->O           50   0.053   0.881  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o24 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o)
     LUT5:I0->O            6   0.053   0.758  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[19]_a[31]_MUX_1931_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[19]_a[31]_MUX_1931_o)
     LUT6:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o22_G (N139)
     MUXF7:I1->O           1   0.217   0.602  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o22 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o21)
     LUT6:I3->O           39   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o25 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[25]_a[31]_MUX_1957_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[25]_a[31]_MUX_1957_o)
     LUT5:I0->O            0   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_lutdi2 (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_lutdi2)
     MUXCY:DI->O           1   0.278   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<3>)
     MUXCY:CI->O          38   0.178   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0017_INV_1743_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[17]_a[31]_MUX_1997_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[17]_a[31]_MUX_1997_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<2>)
     MUXCY:CI->O          33   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<3>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0018_INV_1776_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[16]_a[31]_MUX_2030_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[16]_a[31]_MUX_2030_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<2>)
     MUXCY:CI->O          35   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<3>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0019_INV_1809_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[15]_a[31]_MUX_2063_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[15]_a[31]_MUX_2063_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<3>)
     LUT5:I4->O           75   0.053   0.887  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0020_INV_1842_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[14]_a[31]_MUX_2096_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[14]_a[31]_MUX_2096_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<3>)
     LUT6:I5->O           45   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0021_INV_1875_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[16]_a[31]_MUX_2126_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[16]_a[31]_MUX_2126_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<4>)
     MUXCY:CI->O          48   0.178   0.881  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0022_INV_1908_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[12]_a[31]_MUX_2162_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[12]_a[31]_MUX_2162_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<3>)
     MUXCY:CI->O          43   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<4>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0023_INV_1941_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[11]_a[31]_MUX_2195_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[11]_a[31]_MUX_2195_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<3>)
     MUXCY:CI->O          45   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<4>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0024_INV_1974_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[10]_a[31]_MUX_2228_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[10]_a[31]_MUX_2228_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<4>)
     LUT5:I4->O           95   0.053   0.891  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0025_INV_2007_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[9]_a[31]_MUX_2261_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[9]_a[31]_MUX_2261_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<4>)
     LUT6:I5->O           55   0.053   0.883  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0026_INV_2040_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[11]_a[31]_MUX_2291_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[11]_a[31]_MUX_2291_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<5>)
     MUXCY:CI->O          58   0.178   0.883  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0027_INV_2073_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[7]_a[31]_MUX_2327_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[7]_a[31]_MUX_2327_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<4>)
     MUXCY:CI->O          53   0.178   0.570  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<5>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0028_INV_2106_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[6]_a[31]_MUX_2360_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[6]_a[31]_MUX_2360_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<4>)
     MUXCY:CI->O          55   0.178   0.571  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<5>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0029_INV_2139_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[5]_a[31]_MUX_2393_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[5]_a[31]_MUX_2393_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<5>)
     LUT5:I4->O          114   0.053   0.895  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0030_INV_2172_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[4]_a[31]_MUX_2426_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[4]_a[31]_MUX_2426_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<5>)
     LUT6:I5->O           91   0.053   0.890  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0031_INV_2205_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[6]_a[31]_MUX_2456_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[6]_a[31]_MUX_2456_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<5>)
     MUXCY:CI->O           3   0.178   0.427  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<6>)
     LUT6:I5->O           30   0.053   0.877  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0032_INV_2238_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[5]_a[31]_MUX_2489_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[5]_a[31]_MUX_2489_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<5>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<6>)
     LUT3:I2->O            3   0.053   0.499  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0033_INV_2271_o)
     LUT6:I4->O            2   0.053   0.745  display0/converter/Mmux_O121 (display0/w_converterOut<9>)
     AND2:I0->O            1   0.053   0.635  display0/chooseDigitDisplay/bit12to15/bit1/input2 (display0/chooseDigitDisplay/bit12to15/bit1/w2)
     OR4:I2->O             1   0.157   0.739  display0/chooseDigitDisplay/bit12to15/bit1/or0 (display0/w_choosenOutput<13>)
     AND2:I0->O            1   0.053   0.602  display0/m1/displaysync0/hexANDs/bit1/input3 (display0/m1/displaysync0/hexANDs/bit1/w3)
     OR4:I3->O            11   0.190   0.465  display0/m1/displaysync0/hexANDs/bit1/or0 (display0/m1/currentDigit<1>)
     INV:I->O             12   0.393   0.797  display0/m1/displayDecoder0/XLXI_313 (display0/m1/displayDecoder0/NotD1)
     AND4:I1->O            1   0.067   0.725  display0/m1/displayDecoder0/XLXI_283 (display0/m1/displayDecoder0/XLXN_296)
     OR3:I1->O             1   0.067   0.725  display0/m1/displayDecoder0/XLXI_256 (display0/m1/displayDecoder0/XLXN_76)
     OR2:I1->O             1   0.067   0.399  display0/m1/displayDecoder0/XLXI_1 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                    237.833ns (43.776ns logic, 194.057ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'board_clk'
  Total number of paths / destination ports: 624 / 11
-------------------------------------------------------------------------
Offset:              7.215ns (Levels of Logic = 9)
  Source:            display0/m1/div0/sum_0 (FF)
  Destination:       SEG<2> (PAD)
  Source Clock:      board_clk rising

  Data Path: display0/m1/div0/sum_0 to SEG<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.426  display0/m1/div0/sum_0 (display0/m1/div0/sum_0)
     INV:I->O              2   0.393   0.745  display0/m1/displaysync0/decoder0/inv0 (display0/m1/displaysync0/decoder0/w_notS0)
     AND2:I0->O            5   0.053   0.752  display0/m1/displaysync0/decoder0/and00 (AN_0_OBUF)
     AND2:I1->O            1   0.067   0.739  display0/m1/displaysync0/hexANDs/bit1/input0 (display0/m1/displaysync0/hexANDs/bit1/w0)
     OR4:I0->O            11   0.053   0.465  display0/m1/displaysync0/hexANDs/bit1/or0 (display0/m1/currentDigit<1>)
     INV:I->O             12   0.393   0.797  display0/m1/displayDecoder0/XLXI_313 (display0/m1/displayDecoder0/NotD1)
     AND4:I1->O            1   0.067   0.725  display0/m1/displayDecoder0/XLXI_283 (display0/m1/displayDecoder0/XLXN_296)
     OR3:I1->O             1   0.067   0.725  display0/m1/displayDecoder0/XLXI_256 (display0/m1/displayDecoder0/XLXN_76)
     OR2:I1->O             1   0.067   0.399  display0/m1/displayDecoder0/XLXI_1 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                      7.215ns (1.442ns logic, 5.773ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 44635712484627281000000000000000000000000000000000000000000000000000000000000000000000 / 15
-------------------------------------------------------------------------
Delay:               205.290ns (Levels of Logic = 419)
  Source:            SW<0> (PAD)
  Destination:       SEG<6> (PAD)

  Data Path: SW<0> to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.405  SW_0_IBUF (SW_0_IBUF)
     INV:I->O              1   0.393   0.739  iReg0/r0/bit0/inv1 (iReg0/r0/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  iReg0/r0/bit0/notC_and_notD (iReg0/r0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  iReg0/r0/bit0/clr_or_notDnotC (iReg0/r0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  iReg0/r0/bit0/master/nor1 (iReg0/r0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  iReg0/r0/bit0/master/nor0 (iReg0/r0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  iReg0/r0/bit0/C_and_notY (iReg0/r0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  iReg0/r0/bit0/clr_or_CnotY (iReg0/r0/bit0/wR_s)
     NOR2:I0->O            2   0.053   0.731  iReg0/r0/bit0/slave/nor1 (w_currentInput<0>)
     XOR2:I1->O            1   0.067   0.399  compare0/bit0comp/xor0 (compare0/bit0comp/xorOut)
     INV:I->O              1   0.393   0.739  compare0/bit0comp/inv0 (compare0/bit0)
     AND4:I0->O           17   0.053   0.505  compare0/and0 (w_roundResult)
     INV:I->O              8   0.393   0.771  upS0/m0/XLXI_4/XLXI_139 (upS0/m0/XLXI_4/XLXN_34)
     AND2:I1->O            1   0.067   0.739  upS0/m0/XLXI_4/XLXI_124 (upS0/m0/XLXI_4/XLXN_70)
     OR2:I0->O             2   0.053   0.405  upS0/m0/XLXI_4/XLXI_39 (w_nextScore<0>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit0/inv1 (sReg0/r0/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit0/notC_and_notD (sReg0/r0/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit0/clr_or_notDnotC (sReg0/r0/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit0/master/nor1 (sReg0/r0/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit0/master/nor0 (sReg0/r0/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit0/C_and_notY (sReg0/r0/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit0/clr_or_CnotY (sReg0/r0/bit0/wR_s)
     NOR2:I0->O            7   0.053   0.525  sReg0/r0/bit0/slave/nor1 (display0/w_converterOut<0>)
     LUT2:I0->O            1   0.053   0.739  upS0/m0/XLXI_2/XLXI_1/XLXI_2/Mxor_S_xo<0>1 (upS0/m0/XLXN_1<1>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_108 (upS0/m0/XLXI_4/XLXN_63)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_40 (w_nextScore<1>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit1/inv1 (sReg0/r0/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit1/notC_and_notD (sReg0/r0/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit1/clr_or_notDnotC (sReg0/r0/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit1/master/nor1 (sReg0/r0/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit1/master/nor0 (sReg0/r0/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit1/C_and_notY (sReg0/r0/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit1/clr_or_CnotY (sReg0/r0/bit1/wR_s)
     NOR2:I0->O           13   0.053   0.493  sReg0/r0/bit1/slave/nor1 (w_currentScore<1>)
     LUT3:I2->O            1   0.053   0.739  upS0/m0/XLXI_2/XLXI_1/XLXI_3/Mxor_S_xo<0>1 (upS0/m0/XLXN_1<2>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_109 (upS0/m0/XLXI_4/XLXN_64)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_41 (w_nextScore<2>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit2/inv1 (sReg0/r0/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit2/notC_and_notD (sReg0/r0/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit2/clr_or_notDnotC (sReg0/r0/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit2/master/nor1 (sReg0/r0/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit2/master/nor0 (sReg0/r0/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit2/C_and_notY (sReg0/r0/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit2/clr_or_CnotY (sReg0/r0/bit2/wR_s)
     NOR2:I0->O           15   0.053   0.505  sReg0/r0/bit2/slave/nor1 (w_currentScore<2>)
     LUT3:I2->O            5   0.053   0.440  upS0/m0/XLXN_1<3>11 (upS0/m0/XLXN_1<3>_bdd0)
     LUT2:I1->O            1   0.053   0.739  upS0/m0/XLXN_1<3>1 (upS0/m0/XLXN_1<3>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_111 (upS0/m0/XLXI_4/XLXN_65)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_42 (w_nextScore<3>)
     INV:I->O              1   0.393   0.739  sReg0/r0/bit3/inv1 (sReg0/r0/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit3/notC_and_notD (sReg0/r0/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit3/clr_or_notDnotC (sReg0/r0/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r0/bit3/master/nor1 (sReg0/r0/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r0/bit3/master/nor0 (sReg0/r0/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r0/bit3/C_and_notY (sReg0/r0/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r0/bit3/clr_or_CnotY (sReg0/r0/bit3/wR_s)
     NOR2:I0->O           15   0.053   0.694  sReg0/r0/bit3/slave/nor1 (w_currentScore<3>)
     LUT3:I0->O            1   0.053   0.739  upS0/m0/XLXN_1<4>1 (upS0/m0/XLXN_1<4>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_112 (upS0/m0/XLXI_4/XLXN_66)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_43 (w_nextScore<4>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit0/inv1 (sReg0/r1/bit0/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit0/notC_and_notD (sReg0/r1/bit0/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit0/clr_or_notDnotC (sReg0/r1/bit0/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit0/master/nor1 (sReg0/r1/bit0/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit0/master/nor0 (sReg0/r1/bit0/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit0/C_and_notY (sReg0/r1/bit0/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit0/clr_or_CnotY (sReg0/r1/bit0/wR_s)
     NOR2:I0->O           13   0.053   0.565  sReg0/r1/bit0/slave/nor1 (w_currentScore<4>)
     LUT4:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<5>1 (upS0/m0/XLXN_1<5>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_113 (upS0/m0/XLXI_4/XLXN_67)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_44 (w_nextScore<5>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit1/inv1 (sReg0/r1/bit1/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit1/notC_and_notD (sReg0/r1/bit1/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit1/clr_or_notDnotC (sReg0/r1/bit1/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit1/master/nor1 (sReg0/r1/bit1/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit1/master/nor0 (sReg0/r1/bit1/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit1/C_and_notY (sReg0/r1/bit1/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit1/clr_or_CnotY (sReg0/r1/bit1/wR_s)
     NOR2:I0->O           12   0.053   0.674  sReg0/r1/bit1/slave/nor1 (w_currentScore<5>)
     LUT5:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<6>1 (upS0/m0/XLXN_1<6>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_114 (upS0/m0/XLXI_4/XLXN_68)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_45 (w_nextScore<6>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit2/inv1 (sReg0/r1/bit2/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit2/notC_and_notD (sReg0/r1/bit2/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit2/clr_or_notDnotC (sReg0/r1/bit2/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit2/master/nor1 (sReg0/r1/bit2/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit2/master/nor0 (sReg0/r1/bit2/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit2/C_and_notY (sReg0/r1/bit2/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit2/clr_or_CnotY (sReg0/r1/bit2/wR_s)
     NOR2:I0->O           11   0.053   0.701  sReg0/r1/bit2/slave/nor1 (w_currentScore<6>)
     LUT6:I2->O            1   0.053   0.739  upS0/m0/XLXN_1<7>1 (upS0/m0/XLXN_1<7>)
     AND2:I0->O            1   0.053   0.725  upS0/m0/XLXI_4/XLXI_115 (upS0/m0/XLXI_4/XLXN_69)
     OR2:I1->O             2   0.067   0.405  upS0/m0/XLXI_4/XLXI_46 (w_nextScore<7>)
     INV:I->O              1   0.393   0.739  sReg0/r1/bit3/inv1 (sReg0/r1/bit3/w_notD)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit3/notC_and_notD (sReg0/r1/bit3/w_notC_and_notD)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit3/clr_or_notDnotC (sReg0/r1/bit3/wR_m)
     NOR2:I0->O            2   0.053   0.731  sReg0/r1/bit3/master/nor1 (sReg0/r1/bit3/w_Y)
     NOR2:I1->O            2   0.067   0.745  sReg0/r1/bit3/master/nor0 (sReg0/r1/bit3/w_notY)
     AND2:I0->O            1   0.053   0.725  sReg0/r1/bit3/C_and_notY (sReg0/r1/bit3/w_C_and_notY)
     OR2:I1->O             1   0.067   0.739  sReg0/r1/bit3/clr_or_CnotY (sReg0/r1/bit3/wR_s)
     NOR2:I0->O           10   0.053   0.784  sReg0/r1/bit3/slave/nor1 (w_currentScore<7>)
     LUT5:I0->O            1   0.053   0.602  display0/converter/in[7]_PWR_29_o_mod_6/Mmux_o3_SW0 (N48)
     LUT6:I3->O            3   0.053   0.427  display0/converter/in[7]_PWR_29_o_mod_6/Mmux_o3 (display0/converter/in[7]_PWR_29_o_mod_6_OUT<2>)
     LUT2:I1->O            1   0.053   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_lut<2> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<2> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<3> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<4> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<5> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<6> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<6>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<7> (display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_cy<7>)
     XORCY:CI->O         181   0.320   0.584  display0/converter/Msub_GND_29_o_GND_29_o_sub_8_OUT_xor<8> (display0/converter/GND_29_o_PWR_29_o_div_8/Madd_GND_31_o_b[3]_add_7_OUT_Madd_cy<30>)
     INV:I->O              1   0.067   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_lut<23>1_INV_0 (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_lut<23>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<23> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<24> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<25> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<26> (display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_cy<26>)
     XORCY:CI->O           5   0.320   0.752  display0/converter/GND_29_o_PWR_29_o_mod_9/Madd_a[31]_GND_32_o_add_19_OUT_Madd_xor<27> (display0/converter/GND_29_o_PWR_29_o_mod_9/a[31]_GND_32_o_add_19_OUT<27>)
     LUT5:I0->O            1   0.053   0.485  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o2_SW1 (N94)
     LUT6:I4->O           33   0.053   0.788  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0011_INV_1545_o)
     LUT4:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[26]_a[31]_MUX_1796_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[26]_a[31]_MUX_1796_o)
     LUT4:I0->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0012_INV_1578_o2_SW0 (N52)
     LUT6:I5->O           34   0.053   0.892  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0012_INV_1578_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o1)
     LUT6:I0->O            5   0.053   0.629  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[24]_a[31]_MUX_1830_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[24]_a[31]_MUX_1830_o)
     LUT6:I3->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2_SW0 (N50)
     LUT6:I5->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2_G (N125)
     MUXF7:I1->O          39   0.217   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o2 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0013_INV_1611_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[26]_a[31]_MUX_1860_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[26]_a[31]_MUX_1860_o)
     LUT4:I0->O            1   0.053   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o22 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o21)
     LUT6:I5->O           40   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o23 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0014_INV_1644_o)
     LUT5:I0->O            6   0.053   0.758  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[23]_a[31]_MUX_1895_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[23]_a[31]_MUX_1895_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24_SW0_G (N129)
     MUXF7:I1->O           1   0.217   0.485  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24_SW0 (N88)
     LUT6:I4->O           41   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o24 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0015_INV_1677_o)
     LUT5:I0->O            5   0.053   0.752  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[25]_a[31]_MUX_1925_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[25]_a[31]_MUX_1925_o)
     LUT6:I1->O            1   0.053   0.739  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o25_SW1 (N100)
     LUT6:I0->O           49   0.053   0.881  display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o25 (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0016_INV_1710_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[18]_a[31]_MUX_1964_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[18]_a[31]_MUX_1964_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<3>)
     MUXCY:CI->O          38   0.178   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0017_INV_1743_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0017_INV_1743_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[25]_a[31]_MUX_1989_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[25]_a[31]_MUX_1989_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_lut<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_lut<3>)
     MUXCY:S->O           33   0.454   0.566  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<3>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0018_INV_1776_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0018_INV_1776_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[16]_a[31]_MUX_2030_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[16]_a[31]_MUX_2030_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<2>)
     MUXCY:CI->O          35   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<3>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0019_INV_1809_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0019_INV_1809_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[15]_a[31]_MUX_2063_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[15]_a[31]_MUX_2063_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<3>)
     LUT5:I4->O           75   0.053   0.887  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0020_INV_1842_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0020_INV_1842_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[14]_a[31]_MUX_2096_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[14]_a[31]_MUX_2096_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<3>)
     LUT6:I5->O           45   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0021_INV_1875_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0021_INV_1875_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[16]_a[31]_MUX_2126_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[16]_a[31]_MUX_2126_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<4>)
     MUXCY:CI->O          48   0.178   0.881  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0022_INV_1908_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0022_INV_1908_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[12]_a[31]_MUX_2162_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[12]_a[31]_MUX_2162_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<3>)
     MUXCY:CI->O          43   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<4>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0023_INV_1941_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0023_INV_1941_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[11]_a[31]_MUX_2195_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[11]_a[31]_MUX_2195_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<3>)
     MUXCY:CI->O          45   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<4>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0024_INV_1974_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0024_INV_1974_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[10]_a[31]_MUX_2228_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[10]_a[31]_MUX_2228_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<4>)
     LUT5:I4->O           95   0.053   0.891  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0025_INV_2007_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0025_INV_2007_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[9]_a[31]_MUX_2261_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[9]_a[31]_MUX_2261_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<4>)
     LUT6:I5->O           55   0.053   0.883  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0026_INV_2040_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0026_INV_2040_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[11]_a[31]_MUX_2291_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[11]_a[31]_MUX_2291_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<5>)
     MUXCY:CI->O          58   0.178   0.883  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0027_INV_2073_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0027_INV_2073_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[7]_a[31]_MUX_2327_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[7]_a[31]_MUX_2327_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<4>)
     MUXCY:CI->O          53   0.178   0.570  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<5>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0028_INV_2106_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0028_INV_2106_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[6]_a[31]_MUX_2360_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[6]_a[31]_MUX_2360_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<4>)
     MUXCY:CI->O          55   0.178   0.571  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<5>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0029_INV_2139_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0029_INV_2139_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[5]_a[31]_MUX_2393_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[5]_a[31]_MUX_2393_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<4>)
     MUXCY:CI->O           5   0.178   0.440  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<5>)
     LUT5:I4->O          110   0.053   0.895  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0030_INV_2172_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0030_INV_2172_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[4]_a[31]_MUX_2426_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[4]_a[31]_MUX_2426_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<5>)
     LUT6:I5->O           91   0.053   0.890  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0031_INV_2205_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0031_INV_2205_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[6]_a[31]_MUX_2456_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[6]_a[31]_MUX_2456_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<5>)
     MUXCY:CI->O           3   0.178   0.427  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<6>)
     LUT6:I5->O           37   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0032_INV_2238_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0032_INV_2238_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_9/Mmux_a[5]_a[31]_MUX_2489_o11 (display0/converter/GND_29_o_PWR_29_o_mod_9/a[5]_a[31]_MUX_2489_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<5>)
     MUXCY:CI->O           2   0.178   0.419  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<6>)
     LUT3:I2->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<7>_G (N119)
     MUXF7:I1->O           9   0.217   0.778  display0/converter/GND_29_o_PWR_29_o_mod_9/Mcompar_BUS_0033_INV_2271_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_9/BUS_0033_INV_2271_o)
     LUT6:I1->O            1   0.053   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_lut<3> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_lut<3>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<3> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<4> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<5> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_cy<5>)
     XORCY:CI->O           1   0.320   0.413  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd1_xor<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_6)
     LUT2:I1->O            1   0.053   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_lut<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_lut<6>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<6> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<6>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<7> (display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_cy<7>)
     XORCY:CI->O           2   0.320   0.405  display0/converter/Maddsub_GND_29_o_PWR_29_o_MuLt_10_OUT_Madd_xor<8> (display0/converter/GND_29_o_GND_29_o_sub_12_OUT<8>)
     INV:I->O              1   0.067   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_lut<8>_INV_0 (display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_lut<8>)
     MUXCY:S->O            0   0.291   0.000  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_cy<8> (display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_cy<8>)
     XORCY:CI->O         189   0.320   0.600  display0/converter/Msub_GND_29_o_GND_29_o_sub_13_OUT_xor<9> (display0/converter/GND_29_o_PWR_29_o_div_13/Madd_GND_34_o_b[6]_add_11_OUT_Madd_cy<29>)
     LUT1:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>_rt (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>_rt)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<24> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<25> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<26> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<27> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<28> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<29> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<30> (display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_cy<30>)
     XORCY:CI->O           6   0.320   0.518  display0/converter/GND_29_o_PWR_29_o_mod_14/Madd_a[31]_GND_32_o_add_21_OUT_Madd_xor<31> (display0/converter/GND_29_o_PWR_29_o_mod_14/a[31]_GND_32_o_add_21_OUT<31>)
     LUT2:I0->O            2   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[31]_a[31]_MUX_1791_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[31]_a[31]_MUX_1791_o)
     LUT6:I0->O           37   0.053   0.789  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0012_INV_1578_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o1)
     LUT4:I0->O            4   0.053   0.622  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[24]_a[31]_MUX_1830_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[24]_a[31]_MUX_1830_o)
     LUT6:I3->O            2   0.053   0.419  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o2_SW0 (N58)
     LUT6:I5->O           40   0.053   0.893  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0013_INV_1611_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o1)
     LUT6:I0->O            5   0.053   0.440  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[26]_a[31]_MUX_1860_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[26]_a[31]_MUX_1860_o)
     LUT6:I5->O            1   0.053   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o2_SW0 (N56)
     LUT6:I5->O           37   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o2 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0014_INV_1644_o)
     LUT5:I0->O            5   0.053   0.752  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[23]_a[31]_MUX_1895_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[23]_a[31]_MUX_1895_o)
     LUT5:I0->O            1   0.053   0.739  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o24_SW0 (N92)
     LUT6:I0->O           50   0.053   0.881  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o24 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0015_INV_1677_o)
     LUT5:I0->O            6   0.053   0.758  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[19]_a[31]_MUX_1931_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[19]_a[31]_MUX_1931_o)
     LUT6:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o22_G (N139)
     MUXF7:I1->O           1   0.217   0.602  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o22 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o21)
     LUT6:I3->O           39   0.053   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o25 (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0016_INV_1710_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[25]_a[31]_MUX_1957_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[25]_a[31]_MUX_1957_o)
     LUT5:I0->O            0   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_lutdi2 (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_lutdi2)
     MUXCY:DI->O           1   0.278   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<3>)
     MUXCY:CI->O          38   0.178   0.879  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0017_INV_1743_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0017_INV_1743_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[17]_a[31]_MUX_1997_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[17]_a[31]_MUX_1997_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<2>)
     MUXCY:CI->O          33   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<3>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0018_INV_1776_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0018_INV_1776_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[16]_a[31]_MUX_2030_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[16]_a[31]_MUX_2030_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<2>)
     MUXCY:CI->O          35   0.178   0.566  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<3>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0019_INV_1809_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0019_INV_1809_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[15]_a[31]_MUX_2063_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[15]_a[31]_MUX_2063_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<3>)
     LUT5:I4->O           75   0.053   0.887  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0020_INV_1842_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0020_INV_1842_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[14]_a[31]_MUX_2096_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[14]_a[31]_MUX_2096_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<3>)
     LUT6:I5->O           45   0.053   0.880  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0021_INV_1875_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0021_INV_1875_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[16]_a[31]_MUX_2126_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[16]_a[31]_MUX_2126_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<4>)
     MUXCY:CI->O          48   0.178   0.881  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0022_INV_1908_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0022_INV_1908_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[12]_a[31]_MUX_2162_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[12]_a[31]_MUX_2162_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<3>)
     MUXCY:CI->O          43   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<4>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0023_INV_1941_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0023_INV_1941_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[11]_a[31]_MUX_2195_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[11]_a[31]_MUX_2195_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<3>)
     MUXCY:CI->O          45   0.178   0.568  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<4>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0024_INV_1974_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0024_INV_1974_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[10]_a[31]_MUX_2228_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[10]_a[31]_MUX_2228_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<4>)
     LUT5:I4->O           95   0.053   0.891  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0025_INV_2007_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0025_INV_2007_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[9]_a[31]_MUX_2261_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[9]_a[31]_MUX_2261_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<3>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<4>)
     LUT6:I5->O           55   0.053   0.883  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0026_INV_2040_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0026_INV_2040_o)
     LUT5:I0->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[11]_a[31]_MUX_2291_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[11]_a[31]_MUX_2291_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<5>)
     MUXCY:CI->O          58   0.178   0.883  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0027_INV_2073_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0027_INV_2073_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[7]_a[31]_MUX_2327_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[7]_a[31]_MUX_2327_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<4>)
     MUXCY:CI->O          53   0.178   0.570  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<5>)
     LUT3:I2->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0028_INV_2106_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0028_INV_2106_o)
     LUT5:I0->O            4   0.053   0.655  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[6]_a[31]_MUX_2360_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[6]_a[31]_MUX_2360_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<4>)
     MUXCY:CI->O          55   0.178   0.571  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<5>)
     LUT4:I3->O            4   0.053   0.745  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0029_INV_2139_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0029_INV_2139_o)
     LUT5:I0->O            6   0.053   0.668  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[5]_a[31]_MUX_2393_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[5]_a[31]_MUX_2393_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<5>)
     LUT5:I4->O          114   0.053   0.895  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0030_INV_2172_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0030_INV_2172_o)
     LUT5:I0->O            5   0.053   0.662  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[4]_a[31]_MUX_2426_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[4]_a[31]_MUX_2426_o)
     LUT5:I1->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_lut<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<1> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<5>)
     LUT6:I5->O           91   0.053   0.890  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0031_INV_2205_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0031_INV_2205_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[6]_a[31]_MUX_2456_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[6]_a[31]_MUX_2456_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<5>)
     MUXCY:CI->O           3   0.178   0.427  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<6>)
     LUT6:I5->O           30   0.053   0.877  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0032_INV_2238_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0032_INV_2238_o)
     LUT5:I0->O            2   0.053   0.731  display0/converter/GND_29_o_PWR_29_o_mod_14/Mmux_a[5]_a[31]_MUX_2489_o11 (display0/converter/GND_29_o_PWR_29_o_mod_14/a[5]_a[31]_MUX_2489_o)
     LUT5:I0->O            1   0.053   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_lut<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_lut<2>)
     MUXCY:S->O            1   0.291   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<2> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<3> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<4> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<5> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<5>)
     MUXCY:CI->O           1   0.178   0.413  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<6> (display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<6>)
     LUT3:I2->O            3   0.053   0.499  display0/converter/GND_29_o_PWR_29_o_mod_14/Mcompar_BUS_0033_INV_2271_o_cy<7> (display0/converter/GND_29_o_PWR_29_o_mod_14/BUS_0033_INV_2271_o)
     LUT6:I4->O            2   0.053   0.745  display0/converter/Mmux_O121 (display0/w_converterOut<9>)
     AND2:I0->O            1   0.053   0.635  display0/chooseDigitDisplay/bit12to15/bit1/input2 (display0/chooseDigitDisplay/bit12to15/bit1/w2)
     OR4:I2->O             1   0.157   0.739  display0/chooseDigitDisplay/bit12to15/bit1/or0 (display0/w_choosenOutput<13>)
     AND2:I0->O            1   0.053   0.602  display0/m1/displaysync0/hexANDs/bit1/input3 (display0/m1/displaysync0/hexANDs/bit1/w3)
     OR4:I3->O            11   0.190   0.465  display0/m1/displaysync0/hexANDs/bit1/or0 (display0/m1/currentDigit<1>)
     INV:I->O             12   0.393   0.797  display0/m1/displayDecoder0/XLXI_313 (display0/m1/displayDecoder0/NotD1)
     AND4:I1->O            1   0.067   0.725  display0/m1/displayDecoder0/XLXI_283 (display0/m1/displayDecoder0/XLXN_296)
     OR3:I1->O             1   0.067   0.725  display0/m1/displayDecoder0/XLXI_256 (display0/m1/displayDecoder0/XLXN_76)
     OR2:I1->O             1   0.067   0.399  display0/m1/displayDecoder0/XLXI_1 (SEG_0_OBUF)
     OBUF:I->O                 0.000          SEG_0_OBUF (SEG<0>)
    ----------------------------------------
    Total                    205.290ns (39.628ns logic, 165.661ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock board_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
board_clk      |    2.955|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sec_clk0/clk_1s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sec_clk0/clk_1s|   49.029|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 92.00 secs
Total CPU time to Xst completion: 92.63 secs
 
--> 

Total memory usage is 4735208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   37 (   0 filtered)

