Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:12:00 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.415        0.000                      0                 1971        0.147        0.000                      0                 1971        3.000        0.000                       0                   825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.415        0.000                      0                 1971        0.147        0.000                      0                 1971        3.000        0.000                       0                   825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.366ns (22.576%)  route 4.685ns (77.424%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.434     6.227    fsm2/mult1_go
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.351 r  fsm2/out_tmp_reg_i_29__1/O
                         net (fo=2, routed)           0.672     7.024    mult1/out_tmp0_0[4]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.366ns (22.612%)  route 4.675ns (77.388%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.410     6.203    fsm2/mult1_go
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.327 r  fsm2/out_tmp_reg_i_20__1/O
                         net (fo=2, routed)           0.687     7.014    mult1/out_tmp0_0[13]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.366ns (22.681%)  route 4.657ns (77.319%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.406     6.199    fsm2/mult1_go
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.323 r  fsm2/out_tmp_reg_i_19__1/O
                         net (fo=2, routed)           0.672     6.996    mult1/out_tmp0_0[14]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.366ns (22.901%)  route 4.599ns (77.099%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.337     6.131    fsm2/mult1_go
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.255 r  fsm2/out_tmp_reg_i_22__1/O
                         net (fo=2, routed)           0.683     6.938    mult1/out_tmp0_0[11]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.366ns (22.612%)  route 4.675ns (77.388%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.359     6.153    fsm2/mult1_go
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.277 r  fsm2/out_tmp_reg_i_33__1/O
                         net (fo=2, routed)           0.738     7.014    mult1/out_tmp0_0[0]
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     7.527    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.366ns (22.657%)  route 4.663ns (77.343%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.350     6.144    fsm2/mult1_go
    SLICE_X20Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.268 r  fsm2/out_tmp_reg_i_30__1/O
                         net (fo=2, routed)           0.734     7.002    mult1/out_tmp0_0[3]
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.527    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 1.366ns (23.009%)  route 4.571ns (76.991%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.427     6.220    fsm2/mult1_go
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.344 r  fsm2/out_tmp_reg_i_5__1/O
                         net (fo=1, routed)           0.566     6.910    mult1/B[11]
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.366ns (23.056%)  route 4.559ns (76.944%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.308     6.101    fsm2/mult1_go
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.225 r  fsm2/out_tmp_reg_i_27__1/O
                         net (fo=2, routed)           0.673     6.898    mult1/out_tmp0_0[6]
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.366ns (23.057%)  route 4.558ns (76.943%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.414     6.207    fsm2/mult1_go
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.331 r  fsm2/out_tmp_reg_i_7__1/O
                         net (fo=1, routed)           0.566     6.897    mult1/B[9]
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 fsm2/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.366ns (23.147%)  route 4.536ns (76.853%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.973     0.973    fsm2/clk
    SLICE_X30Y55         FDRE                                         r  fsm2/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[7]/Q
                         net (fo=2, routed)           0.819     2.310    fsm2/fsm2_out[7]
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     2.434 f  fsm2/F_write_data[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.295     2.730    fsm2/F_write_data[31]_INST_0_i_12_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.854 f  fsm2/F_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.599     3.452    fsm2/F_write_data[31]_INST_0_i_10_n_0
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.150     3.602 f  fsm2/F_write_en_INST_0_i_3/O
                         net (fo=4, routed)           0.865     4.467    fsm2/F_write_en_INST_0_i_3_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I0_O)        0.326     4.793 r  fsm2/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.439     6.232    fsm2/mult1_go
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.356 r  fsm2/out_tmp_reg_i_14__1/O
                         net (fo=1, routed)           0.518     6.875    mult1/B[2]
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=827, unset)          0.924     7.924    mult1/clk
    DSP48_X1Y16          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mult1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult1/clk
    SLICE_X24Y46         FDRE                                         r  mult1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[9]/Q
                         net (fo=1, routed)           0.104     0.655    v1/Q[9]
    SLICE_X27Y46         FDRE                                         r  v1/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    v1/clk
    SLICE_X27Y46         FDRE                                         r  v1/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.076     0.508    v1/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 v1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    v1/clk
    SLICE_X25Y45         FDRE                                         r  v1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[1]/Q
                         net (fo=1, routed)           0.099     0.650    FWrite10/out_reg[1]_1
    SLICE_X27Y44         FDRE                                         r  FWrite10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    FWrite10/clk
    SLICE_X27Y44         FDRE                                         r  FWrite10/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    FWrite10/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mult0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult0/clk
    SLICE_X40Y53         FDRE                                         r  mult0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[10]/Q
                         net (fo=1, routed)           0.106     0.657    v0/Q[10]
    SLICE_X42Y53         FDRE                                         r  v0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    v0/clk
    SLICE_X42Y53         FDRE                                         r  v0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.075     0.507    v0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mult1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult1/clk
    SLICE_X25Y47         FDRE                                         r  mult1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[5]/Q
                         net (fo=1, routed)           0.099     0.650    v1/Q[5]
    SLICE_X27Y46         FDRE                                         r  v1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    v1/clk
    SLICE_X27Y46         FDRE                                         r  v1/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.066     0.498    v1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mult0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult0/clk
    SLICE_X41Y52         FDRE                                         r  mult0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[4]/Q
                         net (fo=1, routed)           0.110     0.661    v0/Q[4]
    SLICE_X41Y51         FDRE                                         r  v0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    v0/clk
    SLICE_X41Y51         FDRE                                         r  v0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.075     0.507    v0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 v2/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            GWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    v2/clk
    SLICE_X29Y65         FDRE                                         r  v2/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v2/out_reg[8]/Q
                         net (fo=1, routed)           0.100     0.651    GWrite10/out_reg[8]_1
    SLICE_X30Y64         FDRE                                         r  GWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    GWrite10/clk
    SLICE_X30Y64         FDRE                                         r  GWrite10/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.063     0.495    GWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult0/clk
    SLICE_X43Y55         FDRE                                         r  mult0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.110     0.661    mult0/p_1_in[3]
    SLICE_X43Y54         FDRE                                         r  mult0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    mult0/clk
    SLICE_X43Y54         FDRE                                         r  mult0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.072     0.504    mult0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            EWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    v0/clk
    SLICE_X41Y51         FDRE                                         r  v0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    EWrite10/out_reg[0]_1
    SLICE_X41Y50         FDRE                                         r  EWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    EWrite10/clk
    SLICE_X41Y50         FDRE                                         r  EWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070     0.502    EWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    v1/clk
    SLICE_X27Y46         FDRE                                         r  v1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    FWrite10/out_reg[6]_1
    SLICE_X27Y45         FDRE                                         r  FWrite10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    FWrite10/clk
    SLICE_X27Y45         FDRE                                         r  FWrite10/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.070     0.502    FWrite10/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.410     0.410    mult0/clk
    SLICE_X43Y53         FDRE                                         r  mult0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    mult0/done_buf_reg[0]__0
    SLICE_X43Y52         FDRE                                         r  mult0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=827, unset)          0.432     0.432    mult0/clk
    SLICE_X43Y52         FDRE                                         r  mult0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y51  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y52  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y53  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y52  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y52  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y56  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y52  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y52  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y56  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y55  ARead00/out_reg[18]/C



