#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct  5 14:11:30 2020
# Process ID: 4384
# Current directory: C:/Users/Administrator/Desktop/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1160 C:\Users\Administrator\Desktop\lab1\lab1.xpr
# Log file: C:/Users/Administrator/Desktop/lab1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab1/lab1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/9/Desktop/lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 768.320 ; gain = 105.012
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_2' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sources_1/new/ALU_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sim_lab1/new/tb_ALU_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sim_lab1/new/tb_ALU_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_2_behav xil_defaultlib.tb_ALU_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture tb of entity xil_defaultlib.tb_alu_2
Built simulation snapshot tb_ALU_2_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim/xsim.dir/tb_ALU_2_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 56.125 ; gain = 0.883
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 14:16:39 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 768.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_2_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_2} -tclbatch {tb_ALU_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 782.992 ; gain = 14.672
set_property top tb_ALU_logic [get_filesets sim_lab1]
set_property top_lib xil_defaultlib [get_filesets sim_lab1]
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_logic' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_logic_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_logic_behav xil_defaultlib.tb_ALU_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.ALU_logic [alu_logic_default]
Compiling architecture tb of entity xil_defaultlib.tb_alu_logic
Built simulation snapshot tb_ALU_logic_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim/xsim.dir/tb_ALU_logic_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 14:17:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_logic_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_logic} -tclbatch {tb_ALU_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 790.527 ; gain = 0.000
set_property top tb_ALU_2 [get_filesets sim_lab1]
set_property top_lib xil_defaultlib [get_filesets sim_lab1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_2' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_2_behav xil_defaultlib.tb_ALU_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_2_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_2} -tclbatch {tb_ALU_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_ALU_logic [get_filesets sim_lab1]
set_property top_lib xil_defaultlib [get_filesets sim_lab1]
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_logic' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_logic_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_logic_behav xil_defaultlib.tb_ALU_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_logic_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_logic} -tclbatch {tb_ALU_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
set_property top tb_ALU_2 [get_filesets sim_lab1]
set_property top_lib xil_defaultlib [get_filesets sim_lab1]
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_2' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_2_behav xil_defaultlib.tb_ALU_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_2_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_2} -tclbatch {tb_ALU_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
current_sim simulation_4
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_2' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sources_1/new/ALU_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_2_behav xil_defaultlib.tb_ALU_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture tb of entity xil_defaultlib.tb_alu_2
Built simulation snapshot tb_ALU_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_2_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_2} -tclbatch {tb_ALU_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
current_sim simulation_4
set_property top ALU_logic [current_fileset]
set_property top tb_ALU_logic [get_filesets sim_lab1]
set_property top_lib xil_defaultlib [get_filesets sim_lab1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_logic' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_logic_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_logic_behav xil_defaultlib.tb_ALU_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.ALU_logic [alu_logic_default]
Compiling architecture tb of entity xil_defaultlib.tb_alu_logic
Built simulation snapshot tb_ALU_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_logic_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_logic} -tclbatch {tb_ALU_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_lab1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_lab1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU_logic' in fileset 'sim_lab1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_lab1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
"xvhdl --incr --relax -prj tb_ALU_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/lab1/lab1.srcs/sources_1/new/ALU_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 30d8e3490d8c43baaf679a3268b7c849 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_logic_behav xil_defaultlib.tb_ALU_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.ALU_logic [alu_logic_default]
Compiling architecture tb of entity xil_defaultlib.tb_alu_logic
Built simulation snapshot tb_ALU_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab1/lab1.sim/sim_lab1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_logic_behav -key {Behavioral:sim_lab1:Functional:tb_ALU_logic} -tclbatch {tb_ALU_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_ALU_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 327700ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 327700ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 15:14:10 2020...
