+nowarnTFNPC
+nowarnIWFA
+nowarnSVTL
src/timescale.v
src/CU_vec_test.v
src/CU.v
-v /classes/eeee720/maieee/lib/tsmc-0.18/verilog/tsmc18.v
+librescan
